###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:00 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                   1.000
= Required Time                 0.882
- Arrival Time                  3.764
= Slack Time                   -2.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.000 |       |   0.000 |   -2.882 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   -2.882 | 
     | I0/LD/CTRL/\curr_state_reg[2]                    | CLK ^ -> Q v   | DFFSR   | 0.215 | 0.595 |   0.595 |   -2.287 | 
     | I0/LD/CTRL/FE_OCP_RBC338_curr_state_2_           | A v -> Y v     | BUFX4   | 0.097 | 0.248 |   0.842 |   -2.040 | 
     | I0/LD/CTRL/FE_RC_494_0                           | A v -> Y v     | AND2X2  | 0.079 | 0.192 |   1.035 |   -1.848 | 
     | I0/LD/CTRL/FE_RC_1684_0                          | C v -> Y ^     | NAND3X1 | 0.240 | 0.162 |   1.197 |   -1.686 | 
     | I0/LD/CTRL/FE_RC_13_0                            | A ^ -> Y v     | NAND2X1 | 0.213 | 0.161 |   1.357 |   -1.525 | 
     | I0/LD/CTRL/U79                                   | A v -> Y ^     | NOR2X1  | 0.336 | 0.269 |   1.626 |   -1.256 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15                    | B ^ -> Y v     | NOR2X1  | 0.214 | 0.227 |   1.854 |   -1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_316_0       | A v -> Y v     | AND2X2  | 0.229 | 0.359 |   2.213 |   -0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_136_0       | B v -> Y ^     | NAND2X1 | 0.287 | 0.220 |   2.433 |   -0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1579_0      | A ^ -> Y v     | NAND2X1 | 0.175 | 0.075 |   2.508 |   -0.374 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1578_0      | C v -> Y ^     | OAI21X1 | 0.264 | 0.192 |   2.700 |   -0.182 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPC268_rptr_nxt_3_ | A ^ -> Y ^     | BUFX2   | 0.120 | 0.249 |   2.949 |    0.066 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_483_0            | B ^ -> Y ^     | XOR2X1  | 0.275 | 0.284 |   3.232 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19                    | A ^ -> Y v     | XOR2X1  | 0.133 | 0.209 |   3.441 |    0.559 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18                    | B v -> Y ^     | NAND2X1 | 0.188 | 0.165 |   3.606 |    0.724 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17                    | B ^ -> Y v     | NOR2X1  | 0.164 | 0.157 |   3.763 |    0.881 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg       | D v            | DFFSR   | 0.164 | 0.000 |   3.764 |    0.882 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |    2.882 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    2.882 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    2.882 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.189
+ Phase Shift                   1.000
= Required Time                 0.811
- Arrival Time                  3.561
= Slack Time                   -2.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.000 |       |   0.000 |   -2.749 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   -2.749 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.215 | 0.595 |   0.595 |   -2.155 | 
     | I0/LD/CTRL/FE_OCP_RBC340_curr_state_2_ | A v -> Y v     | BUFX2   | 0.098 | 0.228 |   0.823 |   -1.927 | 
     | I0/LD/CTRL/FE_OCP_RBC339_curr_state_2_ | A v -> Y v     | BUFX2   | 0.124 | 0.222 |   1.045 |   -1.704 | 
     | I0/LD/CTRL/FE_OCPC247_curr_state_2_    | A v -> Y v     | BUFX2   | 0.060 | 0.171 |   1.216 |   -1.533 | 
     | I0/LD/CTRL/FE_OCPC115_curr_state_2_    | A v -> Y v     | BUFX2   | 0.059 | 0.152 |   1.368 |   -1.381 | 
     | I0/LD/CTRL/FE_OCPC81_curr_state_2_     | A v -> Y v     | BUFX2   | 0.072 | 0.164 |   1.533 |   -1.217 | 
     | I0/LD/CTRL/U73                         | B v -> Y ^     | NOR2X1  | 0.276 | 0.208 |   1.741 |   -1.009 | 
     | I0/LD/CTRL/FE_OCPC259_n62              | A ^ -> Y ^     | BUFX2   | 0.079 | 0.216 |   1.957 |   -0.793 | 
     | I0/LD/CTRL/U72                         | B ^ -> Y v     | NAND2X1 | 0.136 | 0.110 |   2.067 |   -0.682 | 
     | I0/LD/CTRL/FE_OCPC191_n26              | A v -> Y v     | BUFX4   | 0.093 | 0.220 |   2.287 |   -0.462 | 
     | I0/LD/CTRL/U37                         | A v -> Y ^     | OAI21X1 | 0.256 | 0.206 |   2.493 |   -0.256 | 
     | I0/LD/CTRL/U36                         | A ^ -> Y v     | INVX2   | 0.145 | 0.137 |   2.631 |   -0.119 | 
     | I0/LD/CTRL/FE_RC_895_0                 | A v -> Y ^     | INVX2   | 0.076 | 0.082 |   2.713 |   -0.036 | 
     | I0/LD/CTRL/FE_RC_894_0                 | B ^ -> Y v     | NAND2X1 | 0.097 | 0.084 |   2.797 |    0.047 | 
     | I0/LD/CTRL/FE_RC_893_0                 | A v -> Y ^     | NAND2X1 | 0.216 | 0.189 |   2.985 |    0.236 | 
     | I0/LD/CTRL/U24                         | A ^ -> Y ^     | OR2X2   | 0.114 | 0.256 |   3.241 |    0.492 | 
     | I0/LD/CTRL/U23                         | B ^ -> Y v     | MUX2X1  | 0.174 | 0.153 |   3.394 |    0.645 | 
     | I0/LD/CTRL/U20                         | B v -> Y ^     | NAND2X1 | 0.163 | 0.166 |   3.560 |    0.811 | 
     | I0/LD/CTRL/\curr_state_reg[1]          | D ^            | DFFSR   | 0.163 | 0.001 |   3.561 |    0.811 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |    2.749 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    2.749 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    2.749 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 0.636
- Arrival Time                  3.304
= Slack Time                   -2.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.668 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.169 | 0.139 |   3.304 |    0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.169 | 0.000 |   3.304 |    0.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.668 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   1.000
= Required Time                 0.637
- Arrival Time                  3.294
= Slack Time                   -2.657
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.657 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1580_0       | A ^ -> Y v     | MUX2X1   | 0.168 | 0.129 |   3.294 |    0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.168 | 0.000 |   3.294 |    0.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.657 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.657 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 0.641
- Arrival Time                  3.298
= Slack Time                   -2.657
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.657 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.162 | 0.132 |   3.297 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.162 | 0.000 |   3.298 |    0.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.657 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.657 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 0.636
- Arrival Time                  3.292
= Slack Time                   -2.656
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.656 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1588_0       | A ^ -> Y v     | MUX2X1   | 0.170 | 0.126 |   3.291 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.170 | 0.000 |   3.292 |    0.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.656 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.656 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.292
= Slack Time                   -2.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.654 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1596_0       | A ^ -> Y v     | MUX2X1   | 0.166 | 0.127 |   3.292 |    0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.166 | 0.000 |   3.292 |    0.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.654 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                   1.000
= Required Time                 0.652
- Arrival Time                  3.304
= Slack Time                   -2.652
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.652 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.465 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.181 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_588_0          | A ^ -> Y v     | MUX2X1   | 0.147 | 0.123 |   3.303 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   3.304 |    0.652 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.652 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   1.000
= Required Time                 0.630
- Arrival Time                  3.281
= Slack Time                   -2.651
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.651 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.273 |   2.222 |   -0.429 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.180 | 0.109 |   2.331 |   -0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.115 |   2.446 |   -0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.125 | 0.121 |   2.567 |   -0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.099 |   2.666 |    0.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.176 | 0.145 |   2.811 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.252 | 0.332 |   3.143 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1518_0         | A ^ -> Y v     | MUX2X1   | 0.178 | 0.138 |   3.281 |    0.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.178 | 0.000 |   3.281 |    0.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.651 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.288
= Slack Time                   -2.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1584_0       | A ^ -> Y v     | MUX2X1   | 0.166 | 0.123 |   3.288 |    0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.166 | 0.000 |   3.288 |    0.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 0.643
- Arrival Time                  3.293
= Slack Time                   -2.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.160 | 0.128 |   3.293 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.160 | 0.000 |   3.293 |    0.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.289
= Slack Time                   -2.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.649 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.075 | 0.216 |   2.229 |   -0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.209 | 0.118 |   2.347 |   -0.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.234 | 0.138 |   2.485 |   -0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.114 | 0.117 |   2.602 |   -0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.134 | 0.102 |   2.704 |    0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.826 |    0.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   3.165 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1575_0       | A ^ -> Y v     | MUX2X1   | 0.163 | 0.124 |   3.289 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.163 | 0.000 |   3.289 |    0.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.649 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                   1.000
= Required Time                 0.651
- Arrival Time                  3.295
= Slack Time                   -2.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.643 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.162 | 0.165 |   1.998 |   -0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.088 | 0.219 |   2.218 |   -0.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.197 | 0.111 |   2.329 |   -0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.206 | 0.137 |   2.466 |   -0.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.121 | 0.123 |   2.589 |   -0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.131 | 0.107 |   2.696 |    0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.204 | 0.165 |   2.861 |    0.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.205 | 0.314 |   3.176 |    0.533 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1598_0         | A ^ -> Y v     | MUX2X1   | 0.148 | 0.119 |   3.294 |    0.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.148 | 0.000 |   3.295 |    0.651 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.643 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                   1.000
= Required Time                 0.652
- Arrival Time                  3.292
= Slack Time                   -2.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.640 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.162 | 0.165 |   1.998 |   -0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.088 | 0.219 |   2.218 |   -0.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.197 | 0.111 |   2.329 |   -0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.206 | 0.137 |   2.466 |   -0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.121 | 0.123 |   2.589 |   -0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.131 | 0.107 |   2.696 |    0.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.204 | 0.165 |   2.861 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.205 | 0.314 |   3.176 |    0.536 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1606_0         | A ^ -> Y v     | MUX2X1   | 0.147 | 0.116 |   3.292 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   3.292 |    0.652 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.640 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   1.000
= Required Time                 0.653
- Arrival Time                  3.293
= Slack Time                   -2.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.640 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.162 | 0.165 |   1.998 |   -0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.088 | 0.219 |   2.218 |   -0.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.197 | 0.111 |   2.329 |   -0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.206 | 0.137 |   2.466 |   -0.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.121 | 0.123 |   2.589 |   -0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.131 | 0.107 |   2.696 |    0.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.204 | 0.165 |   2.861 |    0.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.205 | 0.314 |   3.176 |    0.536 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1594_0         | A ^ -> Y v     | MUX2X1   | 0.146 | 0.117 |   3.292 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.146 | 0.000 |   3.293 |    0.653 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.640 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   1.000
= Required Time                 0.662
- Arrival Time                  3.300
= Slack Time                   -2.638
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.638 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.451 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.181 |    0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.134 | 0.119 |   3.299 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.134 | 0.000 |   3.300 |    0.662 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.638 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.369
+ Phase Shift                   1.000
= Required Time                 0.631
- Arrival Time                  3.268
= Slack Time                   -2.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.637 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_905_0        | A ^ -> Y v     | MUX2X1   | 0.176 | 0.141 |   3.268 |    0.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.176 | 0.000 |   3.268 |    0.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.637 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   1.000
= Required Time                 0.646
- Arrival Time                  3.283
= Slack Time                   -2.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.637 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.155 | 0.123 |   3.283 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.155 | 0.000 |   3.283 |    0.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.637 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   1.000
= Required Time                 0.642
- Arrival Time                  3.279
= Slack Time                   -2.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.637 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1590_0       | A ^ -> Y v     | MUX2X1   | 0.161 | 0.118 |   3.278 |    0.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.161 | 0.000 |   3.279 |    0.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.637 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                   1.000
= Required Time                 0.655
- Arrival Time                  3.291
= Slack Time                   -2.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.636 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.162 | 0.165 |   1.998 |   -0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.088 | 0.219 |   2.218 |   -0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.197 | 0.111 |   2.329 |   -0.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.206 | 0.137 |   2.466 |   -0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.121 | 0.123 |   2.589 |   -0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.131 | 0.107 |   2.696 |    0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.204 | 0.165 |   2.861 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.205 | 0.314 |   3.176 |    0.539 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1602_0         | A ^ -> Y v     | MUX2X1   | 0.144 | 0.115 |   3.291 |    0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.144 | 0.000 |   3.291 |    0.655 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.341
+ Phase Shift                   1.000
= Required Time                 0.659
- Arrival Time                  3.295
= Slack Time                   -2.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.636 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.449 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.181 |    0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_600_0          | A ^ -> Y v     | MUX2X1   | 0.138 | 0.115 |   3.295 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.138 | 0.000 |   3.295 |    0.659 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.342
+ Phase Shift                   1.000
= Required Time                 0.658
- Arrival Time                  3.294
= Slack Time                   -2.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.636 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.449 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.171 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.139 | 0.123 |   3.294 |    0.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.139 | 0.000 |   3.294 |    0.658 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.272
= Slack Time                   -2.635
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.635 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.162 | 0.165 |   1.998 |   -0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.088 | 0.219 |   2.218 |   -0.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.197 | 0.111 |   2.329 |   -0.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.206 | 0.137 |   2.466 |   -0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.121 | 0.123 |   2.589 |   -0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.131 | 0.107 |   2.696 |    0.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.204 | 0.165 |   2.861 |    0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC136_FE_OFN72_ | A ^ -> Y ^     | BUFX2    | 0.153 | 0.265 |   3.126 |    0.492 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.167 | 0.145 |   3.272 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.167 | 0.001 |   3.272 |    0.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.635 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                   1.000
= Required Time                 0.656
- Arrival Time                  3.290
= Slack Time                   -2.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.634 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.162 | 0.165 |   1.998 |   -0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.088 | 0.219 |   2.218 |   -0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.197 | 0.111 |   2.329 |   -0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.206 | 0.137 |   2.466 |   -0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.121 | 0.123 |   2.589 |   -0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.131 | 0.107 |   2.696 |    0.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.204 | 0.165 |   2.861 |    0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.205 | 0.314 |   3.176 |    0.542 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1604_0         | A ^ -> Y v     | MUX2X1   | 0.142 | 0.114 |   3.289 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   3.290 |    0.656 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.634 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                   1.000
= Required Time                 0.655
- Arrival Time                  3.288
= Slack Time                   -2.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.634 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.162 | 0.165 |   1.998 |   -0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.088 | 0.219 |   2.218 |   -0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.197 | 0.111 |   2.329 |   -0.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.206 | 0.137 |   2.466 |   -0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.121 | 0.123 |   2.589 |   -0.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.131 | 0.107 |   2.696 |    0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.204 | 0.165 |   2.861 |    0.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.205 | 0.314 |   3.176 |    0.542 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_931_0          | A ^ -> Y v     | MUX2X1   | 0.144 | 0.112 |   3.288 |    0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.144 | 0.000 |   3.288 |    0.655 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.634 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 0.644
- Arrival Time                  3.277
= Slack Time                   -2.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.633 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1545_0       | A ^ -> Y v     | MUX2X1   | 0.158 | 0.116 |   3.276 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.158 | 0.000 |   3.277 |    0.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.633 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 0.644
- Arrival Time                  3.276
= Slack Time                   -2.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1592_0       | A ^ -> Y v     | MUX2X1   | 0.158 | 0.116 |   3.276 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.158 | 0.000 |   3.276 |    0.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   1.000
= Required Time                 0.649
- Arrival Time                  3.281
= Slack Time                   -2.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.151 | 0.121 |   3.281 |    0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.151 | 0.000 |   3.281 |    0.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                   1.000
= Required Time                 0.656
- Arrival Time                  3.288
= Slack Time                   -2.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.632 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.445 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.171 |    0.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_594_0          | A ^ -> Y v     | MUX2X1   | 0.142 | 0.116 |   3.287 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   3.288 |    0.656 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   1.000
= Required Time                 0.649
- Arrival Time                  3.281
= Slack Time                   -2.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.152 | 0.120 |   3.280 |    0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.152 | 0.000 |   3.281 |    0.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.269
= Slack Time                   -2.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.631 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.167 | 0.142 |   3.269 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.167 | 0.000 |   3.269 |    0.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.631 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                   1.000
= Required Time                 0.661
- Arrival Time                  3.292
= Slack Time                   -2.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.630 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.443 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.171 |    0.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.134 | 0.121 |   3.292 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.134 | 0.000 |   3.292 |    0.661 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.630 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   1.000
= Required Time                 0.645
- Arrival Time                  3.275
= Slack Time                   -2.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.630 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1582_0       | A ^ -> Y v     | MUX2X1   | 0.157 | 0.115 |   3.275 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.157 | 0.000 |   3.275 |    0.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.630 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                   1.000
= Required Time                 0.661
- Arrival Time                  3.290
= Slack Time                   -2.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.629 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.442 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.181 |    0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | A ^ -> Y v     | MUX2X1   | 0.135 | 0.109 |   3.290 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.135 | 0.000 |   3.290 |    0.661 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 0.636
- Arrival Time                  3.263
= Slack Time                   -2.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.628 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.079 | 0.246 |   2.196 |   -0.432 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.135 | 0.105 |   2.300 |   -0.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.158 | 0.128 |   2.429 |   -0.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.146 | 0.139 |   2.568 |   -0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.120 | 0.105 |   2.672 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.128 | 0.116 |   2.788 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   3.124 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.170 | 0.139 |   3.263 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.170 | 0.000 |   3.263 |    0.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.628 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.628 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                   1.000
= Required Time                 0.660
- Arrival Time                  3.286
= Slack Time                   -2.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.626 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.238 |   2.187 |   -0.439 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.187 | 0.125 |   2.312 |   -0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.232 | 0.154 |   2.466 |   -0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.105 | 0.107 |   2.573 |   -0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.175 | 0.138 |   2.711 |    0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.203 | 0.178 |   2.889 |    0.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.171 |    0.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_612_0          | A ^ -> Y v     | MUX2X1   | 0.137 | 0.114 |   3.285 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.137 | 0.000 |   3.286 |    0.660 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.626 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.626 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 0.636
- Arrival Time                  3.261
= Slack Time                   -2.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.170 | 0.134 |   3.260 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.170 | 0.000 |   3.261 |    0.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.353
+ Phase Shift                   1.000
= Required Time                 0.647
- Arrival Time                  3.272
= Slack Time                   -2.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.178 | 0.180 |   2.013 |   -0.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.086 | 0.210 |   2.223 |   -0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.209 | 0.121 |   2.344 |   -0.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.242 | 0.143 |   2.487 |   -0.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.098 | 0.222 |   2.709 |    0.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.112 |   2.821 |    0.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.252 | 0.339 |   3.160 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1586_0       | A ^ -> Y v     | MUX2X1   | 0.154 | 0.112 |   3.272 |    0.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.154 | 0.000 |   3.272 |    0.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 0.641
- Arrival Time                  3.264
= Slack Time                   -2.623
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.623 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.273 |   2.222 |   -0.401 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.180 | 0.109 |   2.331 |   -0.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.115 |   2.446 |   -0.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.125 | 0.121 |   2.567 |   -0.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.099 |   2.666 |    0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.176 | 0.145 |   2.811 |    0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.252 | 0.332 |   3.143 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1514_0         | A ^ -> Y v     | MUX2X1   | 0.162 | 0.121 |   3.264 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.162 | 0.000 |   3.264 |    0.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.623 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.623 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.260
= Slack Time                   -2.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.167 | 0.133 |   3.260 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.167 | 0.000 |   3.260 |    0.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   1.000
= Required Time                 0.639
- Arrival Time                  3.260
= Slack Time                   -2.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.166 | 0.133 |   3.260 |    0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.166 | 0.000 |   3.260 |    0.639 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q           (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                   1.000
= Required Time                 0.829
- Arrival Time                  3.449
= Slack Time                   -2.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.000 |       |   0.000 |   -2.621 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   -2.621 | 
     | I0/LD/CTRL/\curr_state_reg[2]                     | CLK ^ -> Q v   | DFFSR   | 0.215 | 0.595 |   0.595 |   -2.026 | 
     | I0/LD/CTRL/FE_OCP_RBC338_curr_state_2_            | A v -> Y v     | BUFX4   | 0.097 | 0.248 |   0.842 |   -1.779 | 
     | I0/LD/CTRL/FE_RC_494_0                            | A v -> Y v     | AND2X2  | 0.079 | 0.192 |   1.035 |   -1.586 | 
     | I0/LD/CTRL/FE_RC_1684_0                           | C v -> Y ^     | NAND3X1 | 0.240 | 0.162 |   1.197 |   -1.424 | 
     | I0/LD/CTRL/FE_RC_13_0                             | A ^ -> Y v     | NAND2X1 | 0.213 | 0.161 |   1.357 |   -1.264 | 
     | I0/LD/CTRL/U79                                    | A v -> Y ^     | NOR2X1  | 0.336 | 0.269 |   1.626 |   -0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15                     | B ^ -> Y v     | NOR2X1  | 0.214 | 0.227 |   1.854 |   -0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_316_0        | A v -> Y v     | AND2X2  | 0.229 | 0.359 |   2.213 |   -0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_136_0        | B v -> Y ^     | NAND2X1 | 0.287 | 0.220 |   2.433 |   -0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1579_0       | A ^ -> Y v     | NAND2X1 | 0.175 | 0.075 |   2.508 |   -0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1578_0       | C v -> Y ^     | OAI21X1 | 0.264 | 0.192 |   2.700 |    0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPC268_rptr_nxt_3_  | A ^ -> Y ^     | BUFX2   | 0.120 | 0.249 |   2.949 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_483_0             | B ^ -> Y ^     | XOR2X1  | 0.275 | 0.284 |   3.232 |    0.611 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPC218_gray_rptr_2_ | A ^ -> Y ^     | BUFX2   | 0.081 | 0.217 |   3.449 |    0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2]           | D ^            | DFFSR   | 0.081 | 0.000 |   3.449 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |    2.621 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    2.621 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 0.643
- Arrival Time                  3.263
= Slack Time                   -2.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.620 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.273 |   2.222 |   -0.398 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.180 | 0.109 |   2.331 |   -0.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.115 |   2.446 |   -0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.125 | 0.121 |   2.567 |   -0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.099 |   2.666 |    0.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.176 | 0.145 |   2.811 |    0.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.252 | 0.332 |   3.143 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1520_0         | A ^ -> Y v     | MUX2X1   | 0.159 | 0.120 |   3.263 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.159 | 0.000 |   3.263 |    0.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.620 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   1.000
= Required Time                 0.637
- Arrival Time                  3.256
= Slack Time                   -2.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_899_0        | A ^ -> Y v     | MUX2X1   | 0.168 | 0.129 |   3.255 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.168 | 0.000 |   3.256 |    0.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 0.644
- Arrival Time                  3.262
= Slack Time                   -2.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.618 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.273 |   2.222 |   -0.396 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.180 | 0.109 |   2.331 |   -0.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.115 |   2.446 |   -0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.125 | 0.121 |   2.567 |   -0.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.099 |   2.666 |    0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.176 | 0.145 |   2.811 |    0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.252 | 0.332 |   3.143 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1516_0         | A ^ -> Y v     | MUX2X1   | 0.158 | 0.119 |   3.262 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   3.262 |    0.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.257
= Slack Time                   -2.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.617 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.079 | 0.246 |   2.196 |   -0.422 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.135 | 0.105 |   2.300 |   -0.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.158 | 0.128 |   2.429 |   -0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.146 | 0.139 |   2.568 |   -0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.120 | 0.105 |   2.672 |    0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.128 | 0.116 |   2.788 |    0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   3.124 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.164 | 0.133 |   3.257 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.164 | 0.000 |   3.257 |    0.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   1.000
= Required Time                 0.645
- Arrival Time                  3.261
= Slack Time                   -2.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.616 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.087 | 0.273 |   2.222 |   -0.394 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.180 | 0.109 |   2.331 |   -0.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.115 |   2.446 |   -0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.125 | 0.121 |   2.567 |   -0.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.122 | 0.099 |   2.666 |    0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.176 | 0.145 |   2.811 |    0.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.252 | 0.332 |   3.143 |    0.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1522_0         | A ^ -> Y v     | MUX2X1   | 0.157 | 0.118 |   3.260 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.157 | 0.000 |   3.261 |    0.645 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 0.643
- Arrival Time                  3.259
= Slack Time                   -2.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.019 |   -1.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.159 | 0.133 |   3.259 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.159 | 0.000 |   3.259 |    0.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 0.643
- Arrival Time                  3.258
= Slack Time                   -2.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -2.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.776 | 1.020 |   1.020 |   -1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.280 |   1.300 |   -1.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.280 | 0.301 |   1.600 |   -1.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.256 | 0.233 |   1.833 |   -0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.297 | 0.283 |   2.116 |   -0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | B v -> Y ^     | AOI22X1  | 0.206 | 0.181 |   2.297 |   -0.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.231 | 0.138 |   2.435 |   -0.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.112 | 0.236 |   2.670 |    0.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.137 | 0.116 |   2.786 |    0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.340 |   3.126 |    0.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.159 | 0.131 |   3.258 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.159 | 0.000 |   3.258 |    0.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.255
= Slack Time                   -2.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -2.614 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -2.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.897 | 1.110 |   1.110 |   -1.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.236 | 0.219 |   1.329 |   -1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.288 | 0.176 |   1.506 |   -1.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.222 | 0.221 |   1.727 |   -0.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.283 | 0.222 |   1.949 |   -0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.079 | 0.246 |   2.196 |   -0.419 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.135 | 0.105 |   2.300 |   -0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.158 | 0.128 |   2.429 |   -0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.146 | 0.139 |   2.568 |   -0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.120 | 0.105 |   2.672 |    0.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.128 | 0.116 |   2.788 |    0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   3.124 |    0.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.163 | 0.131 |   3.254 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.163 | 0.000 |   3.255 |    0.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

