{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "08", "@year": "2019", "@timestamp": "2019-11-08T09:32:26.000026-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2011", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Simulation environment for visual prototyping of circuits and systems", "abstracts": "The paper presents results in the following two areas: the visual graphical verification of hardware systems and the synthesis of digital circuits from modular, hierarchical, recursive, and parallel specifications. Within these areas a simulation multimedia environment has been developed and used for verification of the proposed methods that are based on new structural models. The applicability of the environment and the methods is demonstrated through examples. \u00a9 2011 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Finite state machine", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Simulation environment", "@xml:lang": "eng"}, {"$": "Visual prototyping", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. Symp. Integr. Circuits, ISIC", "@country": "usa", "issuetitle": "2011 International Symposium on Integrated Circuits, ISIC 2011", "volisspag": {"pagerange": {"@first": "266", "@last": "269"}}, "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"$": "9781612848648", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2011 International Symposium on Integrated Circuits, ISIC 2011", "confsponsors": {"confsponsor": "Lee Foundation and Agilent Technologies", "@complete": "y"}, "confcatnumber": "CFP1176B-CDR", "conflocation": {"city-group": "SingaporeSingapore", "@country": "sgp"}, "confcode": "88393", "confdate": {"enddate": {"@day": "14", "@year": "2011", "@month": "12"}, "startdate": {"@day": "12", "@year": "2011", "@month": "12"}}}}}, "sourcetitle": "2011 International Symposium on Integrated Circuits, ISIC 2011", "article-number": "6131947", "@srcid": "21100197752", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "408", "classification-description": "Structural Design"}, {"classification-code": "703.1.1", "classification-description": "Electric Network Analysis"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "961", "classification-description": "Systems Science"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2012 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@year": "2012", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "364211725", "@idtype": "PUI"}, {"$": "20120714762036", "@idtype": "CPX"}, {"$": "84856710866", "@idtype": "SCP"}, {"$": "84856710866", "@idtype": "SGR"}], "ce:doi": "10.1109/ISICir.2011.6131947"}}, "tail": {"bibliography": {"@refcount": "18", "reference": [{"ref-fulltext": "T. Suh, H.H. S. Lee, S.L. Lu, and J. Shen, \"Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research\", Proc. 2nd Workshop on Architecture Research using FPGA Platforms, Austin, 2006, [Online]. Available: http://www.cag.csail.mit.edu/warfp2006/submissions/suh-git. pdf.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-website": {"ce:e-address": {"$": "http://www.cag.csail.mit.edu/warfp2006/submissions/suh-git.pdf", "@type": "url"}}, "ref-title": {"ref-titletext": "Initial observations of hardware/software co-simulation using FPGA in architecture research"}, "refd-itemidlist": {"itemid": {"$": "79953665104", "@idtype": "SGR"}}, "ref-text": "Austin, [Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suh", "ce:indexed-name": "Suh T."}, {"@seq": "2", "ce:initials": "H.H.S.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee H.H.S."}, {"@seq": "3", "ce:initials": "S.L.", "@_fa": "true", "ce:surname": "Lu", "ce:indexed-name": "Lu S.L."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Shen", "ce:indexed-name": "Shen J."}]}, "ref-sourcetitle": "Proc. 2nd Workshop on Architecture Research Using FPGA Platforms"}}, {"ref-fulltext": "E.S. Chung, E. Nurvitadhi, J.C. Hoe, B. Falsafi, and K. Mai, \"A Complexity-Effective Architecture for Accelerating Full-System Multiprocessor Simulations Using FPGAs\", Proc. FCCM'2008, pp. 77-86.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs"}, "refd-itemidlist": {"itemid": {"$": "70349311122", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "77", "@last": "86"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.S.", "@_fa": "true", "ce:surname": "Chung", "ce:indexed-name": "Chung E.S."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Nurvitadhi", "ce:indexed-name": "Nurvitadhi E."}, {"@seq": "3", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Hoe", "ce:indexed-name": "Hoe J.C."}, {"@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Falsafi", "ce:indexed-name": "Falsafi B."}, {"@seq": "5", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Mai", "ce:indexed-name": "Mai K."}]}, "ref-sourcetitle": "Proc. FCCM"}}, {"ref-fulltext": "U.Y. Ogras, R. Marculescu, H.G. Lee, P. Choudhary, D. Marculescu, M. Kaufman, and P. Nelson, \"NoC Prototyping Using FPGAs: Challenges and Promising Results in NoC Prototyping Using FPGAs\", IEEE Micro Special Issue on Interconnects for Multi-Core Chips, vol. 27, issue 5, Sept. 2007, pp. 86-95. (Pubitemid 350218390)", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Challenges and promising results in NoC prototyping using FPGAs"}, "refd-itemidlist": {"itemid": {"$": "36849024950", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27", "@issue": "5"}, "pagerange": {"@first": "86", "@last": "95"}}, "ref-text": "DOI 10.1109/MM.2007.4378786", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "U.Y.", "@_fa": "true", "ce:surname": "Ogras", "ce:indexed-name": "Ogras U.Y."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Marculescu", "ce:indexed-name": "Marculescu R."}, {"@seq": "3", "ce:initials": "H.G.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee H.G."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Choudhary", "ce:indexed-name": "Choudhary P."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Marculescu", "ce:indexed-name": "Marculescu D."}, {"@seq": "6", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kaufman", "ce:indexed-name": "Kaufman M."}, {"@seq": "7", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Nelson", "ce:indexed-name": "Nelson P."}]}, "ref-sourcetitle": "IEEE Micro"}}, {"ref-fulltext": "K.N. Vikram and V. Vasudevan, \"Hardware-software co-simulation of bus-based reconfigurable systems\", Microprocessors and Microsystems, vol. 29, issue 4, May, 2005, pp. 133-144. (Pubitemid 40537223)", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Hardware-software co-simulation of bus-based reconfigurable systems"}, "refd-itemidlist": {"itemid": {"$": "17444362256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "29", "@issue": "4"}, "pagerange": {"@first": "133", "@last": "144"}}, "ref-text": "DOI 10.1016/j.micpro.2004.07.004, PII S0141933104000924", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.N.", "@_fa": "true", "ce:surname": "Vikram", "ce:indexed-name": "Vikram K.N."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Vasudevan", "ce:indexed-name": "Vasudevan V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "D. Chiou, D. Sunwoo, J. Kim, et al., \"The FAST Methodology for High-Speed SoC/Computer Simulation\", Proc. IEEE/ACM Int. Conf. on CAD, San Jose, 2007, pp. 295-302.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "The FAST methodology for high-speed SoC/computer simulation"}, "refd-itemidlist": {"itemid": {"$": "50249148445", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "295", "@last": "302"}}, "ref-text": "San Jose", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Chiou", "ce:indexed-name": "Chiou D."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Sunwoo", "ce:indexed-name": "Sunwoo D."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Kim", "ce:indexed-name": "Kim J."}], "et-al": null}, "ref-sourcetitle": "Proc. IEEE/ACM Int. Conf. on CAD"}}, {"ref-fulltext": "M. Koster and J. Teich, \"(Self-)reconfigurable Finite State Machines: Theory and Implementation\", Proc. DATE'2002, Paris, 2002, pp. 559-566.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "(Self-)reconfigurable finite state machines: Theory and implementation"}, "refd-itemidlist": {"itemid": {"$": "33846977823", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "559", "@last": "566"}}, "ref-text": "Paris", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Koster", "ce:indexed-name": "Koster M."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teich", "ce:indexed-name": "Teich J."}]}, "ref-sourcetitle": "Proc. DATE'2002"}}, {"ref-fulltext": "V. Sklyarov, Synthesis of Finite State Machines Based on Matrix LSI, Minsk, Science and Techniques, 1984, 271 p.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1984"}, "refd-itemidlist": {"itemid": {"$": "33845513627", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Synthesis of Finite State Machines Based on Matrix LSI, Minsk, Science and Techniques"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control\", IEEE Trans. on VLSI Syst., 1999, vol. 7, no. 2, pp. 222-228.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Syst."}}, {"ref-fulltext": "T. Maruyama, M. Takagi, and T. Hoshino, \"Hardware Implementation Techniques for Recursive Calls and Loop\", Proc. 9th Int. Workshop on Field-Programmable Logic and Applications, 1999, pp. 450-455.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware implementation techniques for recursive calls and loop"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "450", "@last": "455"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. 9th Int. Workshop on Field-Programmable Logic and Applications"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms\", Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, 2004, pp. 197-211.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"FPGA-based implementation and comparison of recursive and iterative algorithms\", Proc. FPL'2005, Tampere, Finland, 2005, pp. 235-240. (Pubitemid 44183439)", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "DOI 10.1109/FPL.2005.1515728, 1515728, Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL"}}, {"ref-fulltext": "S. Ninos and A. Dollas, \"Modeling Recursion Data Structures for FPGA-based Implementations\", Proc. FPL'08, Heidelberg, Germany, pp. 11-16, 2008.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementations"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-text": "Heidelberg, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc. FPL'08"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and Implementation of Parallel Hierarchical Finite State Machines\", Proc. 2nd Int. Conf. on Communications and Electronics-HUT-ICCE'2008, Hoi An, Vietnam, June 2008, pp. 33-38.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Design and implementation of parallel hierarchical finite state machines"}, "refd-itemidlist": {"itemid": {"$": "51549112960", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "ref-text": "Hoi An, Vietnam, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 2nd Int. Conf. on Communications and Electronics-HUT-ICCE'2008"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, and M. Almeida, \"Multimedia Tools and Architectures for Hardware/Software Co-Simulation of Reconfigurable Systems\", Proc 21st Int. Conf. on VLSI Design, Hyderabad, India, January 2008, pp. 85-90.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Multimedia tools and architectures for hardware/software co-simulation of reconfigurable systems"}, "refd-itemidlist": {"itemid": {"$": "47649096359", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "85", "@last": "90"}}, "ref-text": "Hyderabad, India, January", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}]}, "ref-sourcetitle": "Proc 21st Int. Conf. on VLSI Design"}}, {"ref-fulltext": "M. Almeida, B. Pimentel, V. Sklyarov, and I. Skliarova, \"Design Tools for Rapid Prototyping of Embedded Controllers\", Proc. 3rd Int. Conf. on Autonomous Robots and Agents-ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 683-688.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design tools for rapid prototyping of embedded controllers"}, "refd-itemidlist": {"itemid": {"$": "36849023412", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "683", "@last": "688"}}, "ref-text": "Palmerston North, New Zealand, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 3rd Int. Conf. on Autonomous Robots and Agents-ICARA'2006"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A. Neves, \"Modeling and Implementation of Automatic System for Garage Control\", Proc. ICROS-SICE Int. Joint Conf.-ICCAS-SICE'2009, Fukuoka, Japan, August 2009, pp. 4295-4300.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling and implementation of automatic system for garage control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-text": "Fukuoka, Japan, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proc. ICROS-SICE Int. Joint Conf.-ICCAS-SICE'2009"}}, {"ref-fulltext": "S.T. Soldado, FPGA Urban Traffic Control Simulation and Evaluation Platform, M.Sc. thesis, University of Aveiro, 2009, available at: http://www.ieeta.pt/~skl/Research/From2008/MSc/Sergio.pdf.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-website": {"ce:e-address": {"$": "http://www.ieeta.pt/~skl/Research/From2008/MSc/Sergio.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84855970984", "@idtype": "SGR"}}, "ref-text": "M.Sc. thesis, University of Aveiro, available at", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.T.", "@_fa": "true", "ce:surname": "Soldado", "ce:indexed-name": "Soldado S.T."}]}, "ref-sourcetitle": "FPGA Urban Traffic Control Simulation and Evaluation Platform"}}, {"ref-fulltext": "P.P. Chu, FPGA prototyping by VHDL examples, Jonh Willey & sons, Inc, 2008.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "84889487946", "@idtype": "SGR"}}, "ref-text": "Jonh Willey & sons, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.P.", "@_fa": "true", "ce:surname": "Chu", "ce:indexed-name": "Chu P.P."}]}, "ref-sourcetitle": "FPGA Prototyping by VHDL Examples"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84856710866", "dc:description": "The paper presents results in the following two areas: the visual graphical verification of hardware systems and the synthesis of digital circuits from modular, hierarchical, recursive, and parallel specifications. Within these areas a simulation multimedia environment has been developed and used for verification of the proposed methods that are based on new structural models. The applicability of the environment and the methods is demonstrated through examples. \u00a9 2011 IEEE.", "prism:coverDate": "2011-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84856710866", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84856710866"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84856710866&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84856710866&origin=inward"}], "prism:isbn": "9781612848648", "prism:publicationName": "2011 International Symposium on Integrated Circuits, ISIC 2011", "source-id": "21100197752", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "266-269", "dc:title": "Simulation environment for visual prototyping of circuits and systems", "prism:endingPage": "269", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ISICir.2011.6131947", "prism:startingPage": "266", "article-number": "6131947", "dc:identifier": "SCOPUS_ID:84856710866"}, "idxterms": {"mainterm": [{"$": "Hardware system", "@weight": "a", "@candidate": "n"}, {"$": "Multimedia environment", "@weight": "a", "@candidate": "n"}, {"$": "Simulation environment", "@weight": "a", "@candidate": "n"}, {"$": "Structural models", "@weight": "a", "@candidate": "n"}, {"$": "Visual prototyping", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Finite state machine"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Simulation environment"}, {"@_fa": "true", "$": "Visual prototyping"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}