ea141d5819db ("clk: tegra20: Correct PLL_C_OUT1 setup")
2dcabf053c6e ("clk: tegra: Mark HCLK, SCLK and EMC as critical")
d80a32fe98b7 ("clk: tegra: Bump SCLK clock rate to 216 MHz")
