// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_CONV_Pipeline_VITIS_LOOP_45_4_VITIS_LOOP_46_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln1171_3,
        scoring_fn_source_V_address0,
        scoring_fn_source_V_ce0,
        scoring_fn_source_V_q0,
        scoring_fn_source_V_address1,
        scoring_fn_source_V_ce1,
        scoring_fn_source_V_q1,
        scores_source_V_address0,
        scores_source_V_ce0,
        scores_source_V_q0,
        scores_source_V_address1,
        scores_source_V_ce1,
        scores_source_V_we1,
        scores_source_V_d1,
        nodes_features_proj_V_address0,
        nodes_features_proj_V_ce0,
        nodes_features_proj_V_q0,
        nodes_features_proj_V_address1,
        nodes_features_proj_V_ce1,
        nodes_features_proj_V_q1,
        grp_fu_830_p_din0,
        grp_fu_830_p_din1,
        grp_fu_830_p_dout0,
        grp_fu_830_p_ce,
        grp_fu_834_p_din0,
        grp_fu_834_p_din1,
        grp_fu_834_p_dout0,
        grp_fu_834_p_ce,
        grp_fu_838_p_din0,
        grp_fu_838_p_din1,
        grp_fu_838_p_dout0,
        grp_fu_838_p_ce,
        grp_fu_842_p_din0,
        grp_fu_842_p_din1,
        grp_fu_842_p_dout0,
        grp_fu_842_p_ce,
        grp_fu_846_p_din0,
        grp_fu_846_p_din1,
        grp_fu_846_p_dout0,
        grp_fu_846_p_ce,
        grp_fu_850_p_din0,
        grp_fu_850_p_din1,
        grp_fu_850_p_dout0,
        grp_fu_850_p_ce,
        grp_fu_854_p_din0,
        grp_fu_854_p_din1,
        grp_fu_854_p_dout0,
        grp_fu_854_p_ce,
        grp_fu_858_p_din0,
        grp_fu_858_p_din1,
        grp_fu_858_p_dout0,
        grp_fu_858_p_ce,
        grp_fu_862_p_din0,
        grp_fu_862_p_din1,
        grp_fu_862_p_dout0,
        grp_fu_862_p_ce,
        grp_fu_866_p_din0,
        grp_fu_866_p_din1,
        grp_fu_866_p_dout0,
        grp_fu_866_p_ce,
        grp_fu_870_p_din0,
        grp_fu_870_p_din1,
        grp_fu_870_p_dout0,
        grp_fu_870_p_ce,
        grp_fu_874_p_din0,
        grp_fu_874_p_din1,
        grp_fu_874_p_dout0,
        grp_fu_874_p_ce,
        grp_fu_878_p_din0,
        grp_fu_878_p_din1,
        grp_fu_878_p_dout0,
        grp_fu_878_p_ce,
        grp_fu_882_p_din0,
        grp_fu_882_p_din1,
        grp_fu_882_p_dout0,
        grp_fu_882_p_ce,
        grp_fu_886_p_din0,
        grp_fu_886_p_din1,
        grp_fu_886_p_dout0,
        grp_fu_886_p_ce,
        grp_fu_890_p_din0,
        grp_fu_890_p_din1,
        grp_fu_890_p_dout0,
        grp_fu_890_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] zext_ln1171_3;
output  [8:0] scoring_fn_source_V_address0;
output   scoring_fn_source_V_ce0;
input  [27:0] scoring_fn_source_V_q0;
output  [8:0] scoring_fn_source_V_address1;
output   scoring_fn_source_V_ce1;
input  [27:0] scoring_fn_source_V_q1;
output  [8:0] scores_source_V_address0;
output   scores_source_V_ce0;
input  [27:0] scores_source_V_q0;
output  [8:0] scores_source_V_address1;
output   scores_source_V_ce1;
output   scores_source_V_we1;
output  [27:0] scores_source_V_d1;
output  [12:0] nodes_features_proj_V_address0;
output   nodes_features_proj_V_ce0;
input  [27:0] nodes_features_proj_V_q0;
output  [12:0] nodes_features_proj_V_address1;
output   nodes_features_proj_V_ce1;
input  [27:0] nodes_features_proj_V_q1;
output  [27:0] grp_fu_830_p_din0;
output  [27:0] grp_fu_830_p_din1;
input  [45:0] grp_fu_830_p_dout0;
output   grp_fu_830_p_ce;
output  [27:0] grp_fu_834_p_din0;
output  [27:0] grp_fu_834_p_din1;
input  [45:0] grp_fu_834_p_dout0;
output   grp_fu_834_p_ce;
output  [27:0] grp_fu_838_p_din0;
output  [27:0] grp_fu_838_p_din1;
input  [45:0] grp_fu_838_p_dout0;
output   grp_fu_838_p_ce;
output  [27:0] grp_fu_842_p_din0;
output  [27:0] grp_fu_842_p_din1;
input  [45:0] grp_fu_842_p_dout0;
output   grp_fu_842_p_ce;
output  [27:0] grp_fu_846_p_din0;
output  [27:0] grp_fu_846_p_din1;
input  [45:0] grp_fu_846_p_dout0;
output   grp_fu_846_p_ce;
output  [27:0] grp_fu_850_p_din0;
output  [27:0] grp_fu_850_p_din1;
input  [45:0] grp_fu_850_p_dout0;
output   grp_fu_850_p_ce;
output  [27:0] grp_fu_854_p_din0;
output  [27:0] grp_fu_854_p_din1;
input  [45:0] grp_fu_854_p_dout0;
output   grp_fu_854_p_ce;
output  [27:0] grp_fu_858_p_din0;
output  [27:0] grp_fu_858_p_din1;
input  [45:0] grp_fu_858_p_dout0;
output   grp_fu_858_p_ce;
output  [27:0] grp_fu_862_p_din0;
output  [27:0] grp_fu_862_p_din1;
input  [45:0] grp_fu_862_p_dout0;
output   grp_fu_862_p_ce;
output  [27:0] grp_fu_866_p_din0;
output  [27:0] grp_fu_866_p_din1;
input  [45:0] grp_fu_866_p_dout0;
output   grp_fu_866_p_ce;
output  [27:0] grp_fu_870_p_din0;
output  [27:0] grp_fu_870_p_din1;
input  [45:0] grp_fu_870_p_dout0;
output   grp_fu_870_p_ce;
output  [27:0] grp_fu_874_p_din0;
output  [27:0] grp_fu_874_p_din1;
input  [45:0] grp_fu_874_p_dout0;
output   grp_fu_874_p_ce;
output  [27:0] grp_fu_878_p_din0;
output  [27:0] grp_fu_878_p_din1;
input  [45:0] grp_fu_878_p_dout0;
output   grp_fu_878_p_ce;
output  [27:0] grp_fu_882_p_din0;
output  [27:0] grp_fu_882_p_din1;
input  [45:0] grp_fu_882_p_dout0;
output   grp_fu_882_p_ce;
output  [27:0] grp_fu_886_p_din0;
output  [27:0] grp_fu_886_p_din1;
input  [45:0] grp_fu_886_p_dout0;
output   grp_fu_886_p_ce;
output  [27:0] grp_fu_890_p_din0;
output  [27:0] grp_fu_890_p_din1;
input  [45:0] grp_fu_890_p_dout0;
output   grp_fu_890_p_ce;

reg ap_idle;
reg[8:0] scoring_fn_source_V_address0;
reg scoring_fn_source_V_ce0;
reg[8:0] scoring_fn_source_V_address1;
reg scoring_fn_source_V_ce1;
reg scores_source_V_ce0;
reg scores_source_V_ce1;
reg scores_source_V_we1;
reg[12:0] nodes_features_proj_V_address0;
reg nodes_features_proj_V_ce0;
reg[12:0] nodes_features_proj_V_address1;
reg nodes_features_proj_V_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
reg   [0:0] icmp_ln45_reg_1679;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
reg   [27:0] reg_451;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [27:0] reg_455;
reg   [27:0] reg_459;
reg   [27:0] reg_463;
wire   [0:0] icmp_ln45_fu_506_p2;
wire   [4:0] select_ln45_fu_533_p3;
reg   [4:0] select_ln45_reg_1683;
wire   [2:0] select_ln45_1_fu_559_p3;
reg   [2:0] select_ln45_1_reg_1689;
wire   [8:0] select_ln45_2_fu_571_p3;
reg   [8:0] select_ln45_2_reg_1699;
wire   [11:0] tmp_fu_634_p3;
reg   [11:0] tmp_reg_1729;
wire  signed [45:0] sext_ln45_fu_725_p1;
wire  signed [45:0] sext_ln45_1_fu_729_p1;
reg   [8:0] scores_source_V_addr_reg_1812;
reg   [8:0] scores_source_V_addr_reg_1812_pp0_iter1_reg;
wire  signed [45:0] sext_ln1171_1_fu_793_p1;
wire  signed [45:0] sext_ln1171_2_fu_803_p1;
wire  signed [45:0] sext_ln45_2_fu_813_p1;
wire  signed [45:0] sext_ln45_3_fu_817_p1;
reg   [27:0] scores_source_V_load_reg_1858;
wire  signed [45:0] sext_ln1171_3_fu_877_p1;
wire  signed [45:0] sext_ln1171_4_fu_887_p1;
wire  signed [45:0] sext_ln45_4_fu_897_p1;
wire  signed [45:0] sext_ln45_5_fu_901_p1;
reg   [45:0] mul_ln1171_reg_1903;
reg   [45:0] mul_ln1171_1_reg_1908;
wire  signed [45:0] sext_ln1171_5_fu_961_p1;
wire  signed [45:0] sext_ln1171_6_fu_971_p1;
wire  signed [45:0] sext_ln45_6_fu_981_p1;
wire  signed [45:0] sext_ln45_7_fu_985_p1;
reg   [45:0] mul_ln1171_2_reg_1953;
reg   [27:0] tmp_33_reg_1958;
reg   [45:0] mul_ln1171_3_reg_1963;
wire  signed [45:0] sext_ln1171_7_fu_1090_p1;
wire  signed [45:0] sext_ln1171_8_fu_1100_p1;
wire  signed [45:0] sext_ln45_8_fu_1110_p1;
wire  signed [45:0] sext_ln45_9_fu_1114_p1;
reg   [45:0] mul_ln1171_4_reg_2008;
reg   [27:0] tmp_35_reg_2013;
reg   [45:0] mul_ln1171_5_reg_2018;
wire  signed [45:0] sext_ln1171_9_fu_1219_p1;
wire  signed [45:0] sext_ln1171_10_fu_1229_p1;
wire  signed [45:0] sext_ln45_10_fu_1239_p1;
wire  signed [45:0] sext_ln45_11_fu_1243_p1;
reg   [45:0] mul_ln1171_6_reg_2063;
reg   [27:0] tmp_37_reg_2068;
reg   [45:0] mul_ln1171_7_reg_2073;
wire  signed [45:0] sext_ln1171_11_fu_1348_p1;
wire  signed [45:0] sext_ln1171_12_fu_1358_p1;
wire  signed [45:0] sext_ln45_12_fu_1368_p1;
wire  signed [45:0] sext_ln45_13_fu_1372_p1;
reg   [45:0] mul_ln1171_8_reg_2098;
reg   [27:0] tmp_39_reg_2103;
reg   [45:0] mul_ln1171_9_reg_2108;
wire  signed [45:0] sext_ln1171_13_fu_1421_p1;
wire  signed [45:0] sext_ln1171_14_fu_1431_p1;
wire  signed [45:0] sext_ln45_14_fu_1441_p1;
wire  signed [45:0] sext_ln45_15_fu_1445_p1;
reg   [45:0] mul_ln1171_10_reg_2133;
reg   [27:0] tmp_41_reg_2138;
reg   [45:0] mul_ln1171_11_reg_2143;
wire  signed [45:0] sext_ln1171_15_fu_1494_p1;
wire  signed [45:0] sext_ln1171_16_fu_1504_p1;
reg   [45:0] mul_ln1171_12_reg_2158;
reg   [27:0] tmp_43_reg_2163;
reg   [45:0] mul_ln1171_13_reg_2168;
reg   [45:0] mul_ln1171_14_reg_2173;
reg   [27:0] tmp_45_reg_2178;
reg   [45:0] mul_ln1171_15_reg_2183;
reg   [27:0] trunc_ln717_s_reg_2188;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln1171_22_fu_603_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1171_23_fu_612_p1;
wire   [63:0] zext_ln1169_21_fu_642_p1;
wire   [63:0] zext_ln1169_22_fu_661_p1;
wire   [63:0] zext_ln1171_24_fu_671_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1171_25_fu_681_p1;
wire   [63:0] zext_ln1169_23_fu_702_p1;
wire   [63:0] zext_ln1169_24_fu_720_p1;
wire   [63:0] zext_ln1171_26_fu_738_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1171_27_fu_748_p1;
wire   [63:0] zext_ln1169_25_fu_766_p1;
wire   [63:0] zext_ln1169_26_fu_784_p1;
wire   [63:0] p_cast2_fu_789_p1;
wire   [63:0] zext_ln1171_28_fu_826_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1171_29_fu_836_p1;
wire   [63:0] zext_ln1169_27_fu_854_p1;
wire   [63:0] zext_ln1169_28_fu_872_p1;
wire   [63:0] zext_ln1171_30_fu_910_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1171_31_fu_920_p1;
wire   [63:0] zext_ln1169_29_fu_938_p1;
wire   [63:0] zext_ln1169_30_fu_956_p1;
wire   [63:0] zext_ln1171_32_fu_994_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1171_33_fu_1004_p1;
wire   [63:0] zext_ln1169_31_fu_1022_p1;
wire   [63:0] zext_ln1169_32_fu_1040_p1;
wire   [63:0] zext_ln1171_34_fu_1123_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln1171_35_fu_1133_p1;
wire   [63:0] zext_ln1169_33_fu_1151_p1;
wire   [63:0] zext_ln1169_34_fu_1169_p1;
wire   [63:0] zext_ln1171_36_fu_1252_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1171_37_fu_1262_p1;
wire   [63:0] zext_ln1169_35_fu_1280_p1;
wire   [63:0] zext_ln1169_36_fu_1298_p1;
reg   [4:0] n_fu_142;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n_load;
wire   [4:0] add_ln46_fu_579_p2;
reg   [2:0] nh_fu_146;
reg   [2:0] ap_sig_allocacmp_nh_2;
reg   [6:0] indvar_flatten26_fu_150;
reg   [6:0] ap_sig_allocacmp_indvar_flatten26_load;
wire   [6:0] add_ln45_1_fu_512_p2;
wire   [4:0] zext_ln1171_fu_488_p1;
wire   [4:0] add_ln1171_fu_492_p2;
wire   [0:0] icmp_ln46_fu_527_p2;
wire   [2:0] add_ln45_fu_521_p2;
wire   [4:0] zext_ln1171_21_fu_541_p1;
wire   [4:0] add_ln1171_2_fu_545_p2;
wire   [8:0] tmp_50_cast_fu_551_p3;
wire   [8:0] tmp_48_cast_fu_498_p3;
wire   [8:0] or_ln45_fu_607_p2;
wire   [6:0] tmp_s_fu_617_p3;
wire   [7:0] zext_ln1169_20_fu_624_p1;
wire   [7:0] select_ln45_1_cast1_fu_600_p1;
wire   [7:0] add_ln1169_fu_628_p2;
wire   [11:0] or_ln1169_28_fu_647_p2;
wire   [12:0] or_ln_fu_653_p3;
wire   [8:0] or_ln45_1_fu_666_p2;
wire   [8:0] or_ln45_2_fu_676_p2;
wire   [11:0] or_ln1169_fu_689_p2;
wire   [12:0] or_ln1169_1_fu_694_p3;
wire   [11:0] or_ln1169_29_fu_707_p2;
wire   [12:0] or_ln1169_2_fu_712_p3;
wire   [8:0] or_ln45_3_fu_733_p2;
wire   [8:0] or_ln45_4_fu_743_p2;
wire   [11:0] or_ln1169_30_fu_753_p2;
wire   [12:0] or_ln1169_3_fu_758_p3;
wire   [11:0] or_ln1169_31_fu_771_p2;
wire   [12:0] or_ln1169_4_fu_776_p3;
wire   [8:0] grp_fu_1649_p3;
wire   [8:0] or_ln45_5_fu_821_p2;
wire   [8:0] or_ln45_6_fu_831_p2;
wire   [11:0] or_ln1169_32_fu_841_p2;
wire   [12:0] or_ln1169_5_fu_846_p3;
wire   [11:0] or_ln1169_33_fu_859_p2;
wire   [12:0] or_ln1169_6_fu_864_p3;
wire   [8:0] or_ln45_7_fu_905_p2;
wire   [8:0] or_ln45_8_fu_915_p2;
wire   [11:0] or_ln1169_34_fu_925_p2;
wire   [12:0] or_ln1169_7_fu_930_p3;
wire   [11:0] or_ln1169_35_fu_943_p2;
wire   [12:0] or_ln1169_8_fu_948_p3;
wire   [8:0] or_ln45_9_fu_989_p2;
wire   [8:0] or_ln45_10_fu_999_p2;
wire   [11:0] or_ln1169_36_fu_1009_p2;
wire   [12:0] or_ln1169_9_fu_1014_p3;
wire   [11:0] or_ln1169_37_fu_1027_p2;
wire   [12:0] or_ln1169_10_fu_1032_p3;
wire   [45:0] shl_ln_fu_1045_p3;
wire   [45:0] add_ln1245_fu_1052_p2;
wire   [27:0] tmp_32_fu_1057_p4;
wire   [45:0] shl_ln737_1_fu_1067_p3;
wire   [45:0] add_ln1245_2_fu_1075_p2;
wire   [8:0] or_ln45_11_fu_1118_p2;
wire   [8:0] or_ln45_12_fu_1128_p2;
wire   [11:0] or_ln1169_38_fu_1138_p2;
wire   [12:0] or_ln1169_11_fu_1143_p3;
wire   [11:0] or_ln1169_39_fu_1156_p2;
wire   [12:0] or_ln1169_12_fu_1161_p3;
wire   [45:0] shl_ln737_2_fu_1174_p3;
wire   [45:0] add_ln1245_3_fu_1181_p2;
wire   [27:0] tmp_34_fu_1186_p4;
wire   [45:0] shl_ln737_3_fu_1196_p3;
wire   [45:0] add_ln1245_4_fu_1204_p2;
wire   [8:0] or_ln45_13_fu_1247_p2;
wire   [8:0] or_ln45_14_fu_1257_p2;
wire   [11:0] or_ln1169_40_fu_1267_p2;
wire   [12:0] or_ln1169_13_fu_1272_p3;
wire   [11:0] or_ln1169_41_fu_1285_p2;
wire   [12:0] or_ln1169_14_fu_1290_p3;
wire   [45:0] shl_ln737_4_fu_1303_p3;
wire   [45:0] add_ln1245_5_fu_1310_p2;
wire   [27:0] tmp_36_fu_1315_p4;
wire   [45:0] shl_ln737_5_fu_1325_p3;
wire   [45:0] add_ln1245_6_fu_1333_p2;
wire   [45:0] shl_ln737_6_fu_1376_p3;
wire   [45:0] add_ln1245_7_fu_1383_p2;
wire   [27:0] tmp_38_fu_1388_p4;
wire   [45:0] shl_ln737_7_fu_1398_p3;
wire   [45:0] add_ln1245_8_fu_1406_p2;
wire   [45:0] shl_ln737_8_fu_1449_p3;
wire   [45:0] add_ln1245_9_fu_1456_p2;
wire   [27:0] tmp_40_fu_1461_p4;
wire   [45:0] shl_ln737_9_fu_1471_p3;
wire   [45:0] add_ln1245_10_fu_1479_p2;
wire   [45:0] shl_ln737_s_fu_1514_p3;
wire   [45:0] add_ln1245_11_fu_1521_p2;
wire   [27:0] tmp_42_fu_1526_p4;
wire   [45:0] shl_ln737_10_fu_1536_p3;
wire   [45:0] add_ln1245_12_fu_1544_p2;
wire   [45:0] shl_ln737_11_fu_1559_p3;
wire   [45:0] add_ln1245_13_fu_1566_p2;
wire   [27:0] tmp_44_fu_1571_p4;
wire   [45:0] shl_ln737_12_fu_1581_p3;
wire   [45:0] add_ln1245_14_fu_1589_p2;
wire   [45:0] shl_ln737_13_fu_1604_p3;
wire   [45:0] add_ln1245_15_fu_1611_p2;
wire   [27:0] tmp_46_fu_1616_p4;
wire   [45:0] shl_ln737_14_fu_1626_p3;
wire   [45:0] add_ln1245_16_fu_1634_p2;
wire   [2:0] grp_fu_1649_p0;
wire   [6:0] grp_fu_1649_p1;
wire   [4:0] grp_fu_1649_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_1649_p00;
wire   [8:0] grp_fu_1649_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_5ns_9_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1649_p0),
    .din1(grp_fu_1649_p1),
    .din2(grp_fu_1649_p2),
    .ce(1'b1),
    .dout(grp_fu_1649_p3)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln45_fu_506_p2 == 1'd0))) begin
            indvar_flatten26_fu_150 <= add_ln45_1_fu_512_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten26_fu_150 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln45_fu_506_p2 == 1'd0))) begin
            n_fu_142 <= add_ln46_fu_579_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_142 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln45_fu_506_p2 == 1'd0))) begin
            nh_fu_146 <= select_ln45_1_fu_559_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_146 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln45_reg_1679 <= icmp_ln45_fu_506_p2;
        mul_ln1171_6_reg_2063 <= grp_fu_854_p_dout0;
        mul_ln1171_7_reg_2073 <= grp_fu_858_p_dout0;
        tmp_37_reg_2068 <= {{add_ln1245_6_fu_1333_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln1171_10_reg_2133 <= grp_fu_870_p_dout0;
        mul_ln1171_11_reg_2143 <= grp_fu_874_p_dout0;
        tmp_41_reg_2138 <= {{add_ln1245_10_fu_1479_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln1171_12_reg_2158 <= grp_fu_878_p_dout0;
        mul_ln1171_13_reg_2168 <= grp_fu_882_p_dout0;
        scores_source_V_addr_reg_1812_pp0_iter1_reg <= scores_source_V_addr_reg_1812;
        tmp_43_reg_2163 <= {{add_ln1245_12_fu_1544_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln1171_14_reg_2173 <= grp_fu_886_p_dout0;
        mul_ln1171_15_reg_2183 <= grp_fu_890_p_dout0;
        tmp_45_reg_2178 <= {{add_ln1245_14_fu_1589_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln1171_1_reg_1908 <= grp_fu_834_p_dout0;
        mul_ln1171_reg_1903 <= grp_fu_830_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln1171_2_reg_1953 <= grp_fu_838_p_dout0;
        mul_ln1171_3_reg_1963 <= grp_fu_842_p_dout0;
        tmp_33_reg_1958 <= {{add_ln1245_2_fu_1075_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln1171_4_reg_2008 <= grp_fu_846_p_dout0;
        mul_ln1171_5_reg_2018 <= grp_fu_850_p_dout0;
        tmp_35_reg_2013 <= {{add_ln1245_4_fu_1204_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln1171_8_reg_2098 <= grp_fu_862_p_dout0;
        mul_ln1171_9_reg_2108 <= grp_fu_866_p_dout0;
        tmp_39_reg_2103 <= {{add_ln1245_8_fu_1406_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_451 <= scoring_fn_source_V_q1;
        reg_455 <= scoring_fn_source_V_q0;
        reg_459 <= nodes_features_proj_V_q1;
        reg_463 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scores_source_V_addr_reg_1812 <= p_cast2_fu_789_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        scores_source_V_load_reg_1858 <= scores_source_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln45_fu_506_p2 == 1'd0))) begin
        select_ln45_1_reg_1689 <= select_ln45_1_fu_559_p3;
        select_ln45_2_reg_1699[8 : 4] <= select_ln45_2_fu_571_p3[8 : 4];
        select_ln45_reg_1683 <= select_ln45_fu_533_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_1679 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_reg_1729[11 : 4] <= tmp_fu_634_p3[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln717_s_reg_2188 <= {{add_ln1245_16_fu_1634_p2[45:18]}};
    end
end

always @ (*) begin
    if (((icmp_ln45_reg_1679 == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten26_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten26_load = indvar_flatten26_fu_150;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_142;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nh_2 = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_2 = nh_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_address0 = zext_ln1169_36_fu_1298_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        nodes_features_proj_V_address0 = zext_ln1169_34_fu_1169_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        nodes_features_proj_V_address0 = zext_ln1169_32_fu_1040_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        nodes_features_proj_V_address0 = zext_ln1169_30_fu_956_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        nodes_features_proj_V_address0 = zext_ln1169_28_fu_872_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        nodes_features_proj_V_address0 = zext_ln1169_26_fu_784_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        nodes_features_proj_V_address0 = zext_ln1169_24_fu_720_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nodes_features_proj_V_address0 = zext_ln1169_22_fu_661_p1;
    end else begin
        nodes_features_proj_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_address1 = zext_ln1169_35_fu_1280_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        nodes_features_proj_V_address1 = zext_ln1169_33_fu_1151_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        nodes_features_proj_V_address1 = zext_ln1169_31_fu_1022_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        nodes_features_proj_V_address1 = zext_ln1169_29_fu_938_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        nodes_features_proj_V_address1 = zext_ln1169_27_fu_854_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        nodes_features_proj_V_address1 = zext_ln1169_25_fu_766_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        nodes_features_proj_V_address1 = zext_ln1169_23_fu_702_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nodes_features_proj_V_address1 = zext_ln1169_21_fu_642_p1;
    end else begin
        nodes_features_proj_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        nodes_features_proj_V_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        nodes_features_proj_V_ce1 = 1'b1;
    end else begin
        nodes_features_proj_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scores_source_V_ce0 = 1'b1;
    end else begin
        scores_source_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scores_source_V_ce1 = 1'b1;
    end else begin
        scores_source_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scores_source_V_we1 = 1'b1;
    end else begin
        scores_source_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_address0 = zext_ln1171_37_fu_1262_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        scoring_fn_source_V_address0 = zext_ln1171_35_fu_1133_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scoring_fn_source_V_address0 = zext_ln1171_33_fu_1004_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        scoring_fn_source_V_address0 = zext_ln1171_31_fu_920_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        scoring_fn_source_V_address0 = zext_ln1171_29_fu_836_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scoring_fn_source_V_address0 = zext_ln1171_27_fu_748_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        scoring_fn_source_V_address0 = zext_ln1171_25_fu_681_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        scoring_fn_source_V_address0 = zext_ln1171_23_fu_612_p1;
    end else begin
        scoring_fn_source_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_address1 = zext_ln1171_36_fu_1252_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        scoring_fn_source_V_address1 = zext_ln1171_34_fu_1123_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scoring_fn_source_V_address1 = zext_ln1171_32_fu_994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        scoring_fn_source_V_address1 = zext_ln1171_30_fu_910_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        scoring_fn_source_V_address1 = zext_ln1171_28_fu_826_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scoring_fn_source_V_address1 = zext_ln1171_26_fu_738_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        scoring_fn_source_V_address1 = zext_ln1171_24_fu_671_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        scoring_fn_source_V_address1 = zext_ln1171_22_fu_603_p1;
    end else begin
        scoring_fn_source_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        scoring_fn_source_V_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        scoring_fn_source_V_ce1 = 1'b1;
    end else begin
        scoring_fn_source_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_fu_628_p2 = (zext_ln1169_20_fu_624_p1 + select_ln45_1_cast1_fu_600_p1);

assign add_ln1171_2_fu_545_p2 = (zext_ln1171_3 + zext_ln1171_21_fu_541_p1);

assign add_ln1171_fu_492_p2 = (zext_ln1171_3 + zext_ln1171_fu_488_p1);

assign add_ln1245_10_fu_1479_p2 = (shl_ln737_9_fu_1471_p3 + mul_ln1171_9_reg_2108);

assign add_ln1245_11_fu_1521_p2 = (shl_ln737_s_fu_1514_p3 + mul_ln1171_10_reg_2133);

assign add_ln1245_12_fu_1544_p2 = (shl_ln737_10_fu_1536_p3 + mul_ln1171_11_reg_2143);

assign add_ln1245_13_fu_1566_p2 = (shl_ln737_11_fu_1559_p3 + mul_ln1171_12_reg_2158);

assign add_ln1245_14_fu_1589_p2 = (shl_ln737_12_fu_1581_p3 + mul_ln1171_13_reg_2168);

assign add_ln1245_15_fu_1611_p2 = (shl_ln737_13_fu_1604_p3 + mul_ln1171_14_reg_2173);

assign add_ln1245_16_fu_1634_p2 = (shl_ln737_14_fu_1626_p3 + mul_ln1171_15_reg_2183);

assign add_ln1245_2_fu_1075_p2 = (shl_ln737_1_fu_1067_p3 + mul_ln1171_1_reg_1908);

assign add_ln1245_3_fu_1181_p2 = (shl_ln737_2_fu_1174_p3 + mul_ln1171_2_reg_1953);

assign add_ln1245_4_fu_1204_p2 = (shl_ln737_3_fu_1196_p3 + mul_ln1171_3_reg_1963);

assign add_ln1245_5_fu_1310_p2 = (shl_ln737_4_fu_1303_p3 + mul_ln1171_4_reg_2008);

assign add_ln1245_6_fu_1333_p2 = (shl_ln737_5_fu_1325_p3 + mul_ln1171_5_reg_2018);

assign add_ln1245_7_fu_1383_p2 = (shl_ln737_6_fu_1376_p3 + mul_ln1171_6_reg_2063);

assign add_ln1245_8_fu_1406_p2 = (shl_ln737_7_fu_1398_p3 + mul_ln1171_7_reg_2073);

assign add_ln1245_9_fu_1456_p2 = (shl_ln737_8_fu_1449_p3 + mul_ln1171_8_reg_2098);

assign add_ln1245_fu_1052_p2 = (shl_ln_fu_1045_p3 + mul_ln1171_reg_1903);

assign add_ln45_1_fu_512_p2 = (ap_sig_allocacmp_indvar_flatten26_load + 7'd1);

assign add_ln45_fu_521_p2 = (ap_sig_allocacmp_nh_2 + 3'd1);

assign add_ln46_fu_579_p2 = (select_ln45_fu_533_p3 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign grp_fu_1649_p0 = grp_fu_1649_p00;

assign grp_fu_1649_p00 = select_ln45_1_fu_559_p3;

assign grp_fu_1649_p1 = 9'd100;

assign grp_fu_1649_p2 = grp_fu_1649_p20;

assign grp_fu_1649_p20 = select_ln45_reg_1683;

assign grp_fu_830_p_ce = 1'b1;

assign grp_fu_830_p_din0 = sext_ln45_fu_725_p1;

assign grp_fu_830_p_din1 = sext_ln1171_1_fu_793_p1;

assign grp_fu_834_p_ce = 1'b1;

assign grp_fu_834_p_din0 = sext_ln45_1_fu_729_p1;

assign grp_fu_834_p_din1 = sext_ln1171_2_fu_803_p1;

assign grp_fu_838_p_ce = 1'b1;

assign grp_fu_838_p_din0 = sext_ln45_2_fu_813_p1;

assign grp_fu_838_p_din1 = sext_ln1171_3_fu_877_p1;

assign grp_fu_842_p_ce = 1'b1;

assign grp_fu_842_p_din0 = sext_ln45_3_fu_817_p1;

assign grp_fu_842_p_din1 = sext_ln1171_4_fu_887_p1;

assign grp_fu_846_p_ce = 1'b1;

assign grp_fu_846_p_din0 = sext_ln45_4_fu_897_p1;

assign grp_fu_846_p_din1 = sext_ln1171_5_fu_961_p1;

assign grp_fu_850_p_ce = 1'b1;

assign grp_fu_850_p_din0 = sext_ln45_5_fu_901_p1;

assign grp_fu_850_p_din1 = sext_ln1171_6_fu_971_p1;

assign grp_fu_854_p_ce = 1'b1;

assign grp_fu_854_p_din0 = sext_ln45_6_fu_981_p1;

assign grp_fu_854_p_din1 = sext_ln1171_7_fu_1090_p1;

assign grp_fu_858_p_ce = 1'b1;

assign grp_fu_858_p_din0 = sext_ln45_7_fu_985_p1;

assign grp_fu_858_p_din1 = sext_ln1171_8_fu_1100_p1;

assign grp_fu_862_p_ce = 1'b1;

assign grp_fu_862_p_din0 = sext_ln45_8_fu_1110_p1;

assign grp_fu_862_p_din1 = sext_ln1171_9_fu_1219_p1;

assign grp_fu_866_p_ce = 1'b1;

assign grp_fu_866_p_din0 = sext_ln45_9_fu_1114_p1;

assign grp_fu_866_p_din1 = sext_ln1171_10_fu_1229_p1;

assign grp_fu_870_p_ce = 1'b1;

assign grp_fu_870_p_din0 = sext_ln45_10_fu_1239_p1;

assign grp_fu_870_p_din1 = sext_ln1171_11_fu_1348_p1;

assign grp_fu_874_p_ce = 1'b1;

assign grp_fu_874_p_din0 = sext_ln45_11_fu_1243_p1;

assign grp_fu_874_p_din1 = sext_ln1171_12_fu_1358_p1;

assign grp_fu_878_p_ce = 1'b1;

assign grp_fu_878_p_din0 = sext_ln45_12_fu_1368_p1;

assign grp_fu_878_p_din1 = sext_ln1171_13_fu_1421_p1;

assign grp_fu_882_p_ce = 1'b1;

assign grp_fu_882_p_din0 = sext_ln45_13_fu_1372_p1;

assign grp_fu_882_p_din1 = sext_ln1171_14_fu_1431_p1;

assign grp_fu_886_p_ce = 1'b1;

assign grp_fu_886_p_din0 = sext_ln45_14_fu_1441_p1;

assign grp_fu_886_p_din1 = sext_ln1171_15_fu_1494_p1;

assign grp_fu_890_p_ce = 1'b1;

assign grp_fu_890_p_din0 = sext_ln45_15_fu_1445_p1;

assign grp_fu_890_p_din1 = sext_ln1171_16_fu_1504_p1;

assign icmp_ln45_fu_506_p2 = ((ap_sig_allocacmp_indvar_flatten26_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_527_p2 = ((ap_sig_allocacmp_n_load == 5'd19) ? 1'b1 : 1'b0);

assign or_ln1169_10_fu_1032_p3 = {{1'd0}, {or_ln1169_37_fu_1027_p2}};

assign or_ln1169_11_fu_1143_p3 = {{1'd0}, {or_ln1169_38_fu_1138_p2}};

assign or_ln1169_12_fu_1161_p3 = {{1'd0}, {or_ln1169_39_fu_1156_p2}};

assign or_ln1169_13_fu_1272_p3 = {{1'd0}, {or_ln1169_40_fu_1267_p2}};

assign or_ln1169_14_fu_1290_p3 = {{1'd0}, {or_ln1169_41_fu_1285_p2}};

assign or_ln1169_1_fu_694_p3 = {{1'd0}, {or_ln1169_fu_689_p2}};

assign or_ln1169_28_fu_647_p2 = (tmp_fu_634_p3 | 12'd1);

assign or_ln1169_29_fu_707_p2 = (tmp_reg_1729 | 12'd3);

assign or_ln1169_2_fu_712_p3 = {{1'd0}, {or_ln1169_29_fu_707_p2}};

assign or_ln1169_30_fu_753_p2 = (tmp_reg_1729 | 12'd4);

assign or_ln1169_31_fu_771_p2 = (tmp_reg_1729 | 12'd5);

assign or_ln1169_32_fu_841_p2 = (tmp_reg_1729 | 12'd6);

assign or_ln1169_33_fu_859_p2 = (tmp_reg_1729 | 12'd7);

assign or_ln1169_34_fu_925_p2 = (tmp_reg_1729 | 12'd8);

assign or_ln1169_35_fu_943_p2 = (tmp_reg_1729 | 12'd9);

assign or_ln1169_36_fu_1009_p2 = (tmp_reg_1729 | 12'd10);

assign or_ln1169_37_fu_1027_p2 = (tmp_reg_1729 | 12'd11);

assign or_ln1169_38_fu_1138_p2 = (tmp_reg_1729 | 12'd12);

assign or_ln1169_39_fu_1156_p2 = (tmp_reg_1729 | 12'd13);

assign or_ln1169_3_fu_758_p3 = {{1'd0}, {or_ln1169_30_fu_753_p2}};

assign or_ln1169_40_fu_1267_p2 = (tmp_reg_1729 | 12'd14);

assign or_ln1169_41_fu_1285_p2 = (tmp_reg_1729 | 12'd15);

assign or_ln1169_4_fu_776_p3 = {{1'd0}, {or_ln1169_31_fu_771_p2}};

assign or_ln1169_5_fu_846_p3 = {{1'd0}, {or_ln1169_32_fu_841_p2}};

assign or_ln1169_6_fu_864_p3 = {{1'd0}, {or_ln1169_33_fu_859_p2}};

assign or_ln1169_7_fu_930_p3 = {{1'd0}, {or_ln1169_34_fu_925_p2}};

assign or_ln1169_8_fu_948_p3 = {{1'd0}, {or_ln1169_35_fu_943_p2}};

assign or_ln1169_9_fu_1014_p3 = {{1'd0}, {or_ln1169_36_fu_1009_p2}};

assign or_ln1169_fu_689_p2 = (tmp_reg_1729 | 12'd2);

assign or_ln45_10_fu_999_p2 = (select_ln45_2_reg_1699 | 9'd11);

assign or_ln45_11_fu_1118_p2 = (select_ln45_2_reg_1699 | 9'd12);

assign or_ln45_12_fu_1128_p2 = (select_ln45_2_reg_1699 | 9'd13);

assign or_ln45_13_fu_1247_p2 = (select_ln45_2_reg_1699 | 9'd14);

assign or_ln45_14_fu_1257_p2 = (select_ln45_2_reg_1699 | 9'd15);

assign or_ln45_1_fu_666_p2 = (select_ln45_2_reg_1699 | 9'd2);

assign or_ln45_2_fu_676_p2 = (select_ln45_2_reg_1699 | 9'd3);

assign or_ln45_3_fu_733_p2 = (select_ln45_2_reg_1699 | 9'd4);

assign or_ln45_4_fu_743_p2 = (select_ln45_2_reg_1699 | 9'd5);

assign or_ln45_5_fu_821_p2 = (select_ln45_2_reg_1699 | 9'd6);

assign or_ln45_6_fu_831_p2 = (select_ln45_2_reg_1699 | 9'd7);

assign or_ln45_7_fu_905_p2 = (select_ln45_2_reg_1699 | 9'd8);

assign or_ln45_8_fu_915_p2 = (select_ln45_2_reg_1699 | 9'd9);

assign or_ln45_9_fu_989_p2 = (select_ln45_2_reg_1699 | 9'd10);

assign or_ln45_fu_607_p2 = (select_ln45_2_reg_1699 | 9'd1);

assign or_ln_fu_653_p3 = {{1'd0}, {or_ln1169_28_fu_647_p2}};

assign p_cast2_fu_789_p1 = grp_fu_1649_p3;

assign scores_source_V_address0 = p_cast2_fu_789_p1;

assign scores_source_V_address1 = scores_source_V_addr_reg_1812_pp0_iter1_reg;

assign scores_source_V_d1 = trunc_ln717_s_reg_2188;

assign select_ln45_1_cast1_fu_600_p1 = select_ln45_1_reg_1689;

assign select_ln45_1_fu_559_p3 = ((icmp_ln46_fu_527_p2[0:0] == 1'b1) ? add_ln45_fu_521_p2 : ap_sig_allocacmp_nh_2);

assign select_ln45_2_fu_571_p3 = ((icmp_ln46_fu_527_p2[0:0] == 1'b1) ? tmp_50_cast_fu_551_p3 : tmp_48_cast_fu_498_p3);

assign select_ln45_fu_533_p3 = ((icmp_ln46_fu_527_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n_load);

assign sext_ln1171_10_fu_1229_p1 = $signed(reg_463);

assign sext_ln1171_11_fu_1348_p1 = $signed(reg_459);

assign sext_ln1171_12_fu_1358_p1 = $signed(reg_463);

assign sext_ln1171_13_fu_1421_p1 = $signed(reg_459);

assign sext_ln1171_14_fu_1431_p1 = $signed(reg_463);

assign sext_ln1171_15_fu_1494_p1 = $signed(reg_459);

assign sext_ln1171_16_fu_1504_p1 = $signed(reg_463);

assign sext_ln1171_1_fu_793_p1 = $signed(reg_459);

assign sext_ln1171_2_fu_803_p1 = $signed(reg_463);

assign sext_ln1171_3_fu_877_p1 = $signed(reg_459);

assign sext_ln1171_4_fu_887_p1 = $signed(reg_463);

assign sext_ln1171_5_fu_961_p1 = $signed(reg_459);

assign sext_ln1171_6_fu_971_p1 = $signed(reg_463);

assign sext_ln1171_7_fu_1090_p1 = $signed(reg_459);

assign sext_ln1171_8_fu_1100_p1 = $signed(reg_463);

assign sext_ln1171_9_fu_1219_p1 = $signed(reg_459);

assign sext_ln45_10_fu_1239_p1 = $signed(reg_451);

assign sext_ln45_11_fu_1243_p1 = $signed(reg_455);

assign sext_ln45_12_fu_1368_p1 = $signed(reg_451);

assign sext_ln45_13_fu_1372_p1 = $signed(reg_455);

assign sext_ln45_14_fu_1441_p1 = $signed(reg_451);

assign sext_ln45_15_fu_1445_p1 = $signed(reg_455);

assign sext_ln45_1_fu_729_p1 = $signed(reg_455);

assign sext_ln45_2_fu_813_p1 = $signed(reg_451);

assign sext_ln45_3_fu_817_p1 = $signed(reg_455);

assign sext_ln45_4_fu_897_p1 = $signed(reg_451);

assign sext_ln45_5_fu_901_p1 = $signed(reg_455);

assign sext_ln45_6_fu_981_p1 = $signed(reg_451);

assign sext_ln45_7_fu_985_p1 = $signed(reg_455);

assign sext_ln45_8_fu_1110_p1 = $signed(reg_451);

assign sext_ln45_9_fu_1114_p1 = $signed(reg_455);

assign sext_ln45_fu_725_p1 = $signed(reg_451);

assign shl_ln737_10_fu_1536_p3 = {{tmp_42_fu_1526_p4}, {18'd0}};

assign shl_ln737_11_fu_1559_p3 = {{tmp_43_reg_2163}, {18'd0}};

assign shl_ln737_12_fu_1581_p3 = {{tmp_44_fu_1571_p4}, {18'd0}};

assign shl_ln737_13_fu_1604_p3 = {{tmp_45_reg_2178}, {18'd0}};

assign shl_ln737_14_fu_1626_p3 = {{tmp_46_fu_1616_p4}, {18'd0}};

assign shl_ln737_1_fu_1067_p3 = {{tmp_32_fu_1057_p4}, {18'd0}};

assign shl_ln737_2_fu_1174_p3 = {{tmp_33_reg_1958}, {18'd0}};

assign shl_ln737_3_fu_1196_p3 = {{tmp_34_fu_1186_p4}, {18'd0}};

assign shl_ln737_4_fu_1303_p3 = {{tmp_35_reg_2013}, {18'd0}};

assign shl_ln737_5_fu_1325_p3 = {{tmp_36_fu_1315_p4}, {18'd0}};

assign shl_ln737_6_fu_1376_p3 = {{tmp_37_reg_2068}, {18'd0}};

assign shl_ln737_7_fu_1398_p3 = {{tmp_38_fu_1388_p4}, {18'd0}};

assign shl_ln737_8_fu_1449_p3 = {{tmp_39_reg_2103}, {18'd0}};

assign shl_ln737_9_fu_1471_p3 = {{tmp_40_fu_1461_p4}, {18'd0}};

assign shl_ln737_s_fu_1514_p3 = {{tmp_41_reg_2138}, {18'd0}};

assign shl_ln_fu_1045_p3 = {{scores_source_V_load_reg_1858}, {18'd0}};

assign tmp_32_fu_1057_p4 = {{add_ln1245_fu_1052_p2[45:18]}};

assign tmp_34_fu_1186_p4 = {{add_ln1245_3_fu_1181_p2[45:18]}};

assign tmp_36_fu_1315_p4 = {{add_ln1245_5_fu_1310_p2[45:18]}};

assign tmp_38_fu_1388_p4 = {{add_ln1245_7_fu_1383_p2[45:18]}};

assign tmp_40_fu_1461_p4 = {{add_ln1245_9_fu_1456_p2[45:18]}};

assign tmp_42_fu_1526_p4 = {{add_ln1245_11_fu_1521_p2[45:18]}};

assign tmp_44_fu_1571_p4 = {{add_ln1245_13_fu_1566_p2[45:18]}};

assign tmp_46_fu_1616_p4 = {{add_ln1245_15_fu_1611_p2[45:18]}};

assign tmp_48_cast_fu_498_p3 = {{add_ln1171_fu_492_p2}, {4'd0}};

assign tmp_50_cast_fu_551_p3 = {{add_ln1171_2_fu_545_p2}, {4'd0}};

assign tmp_fu_634_p3 = {{add_ln1169_fu_628_p2}, {4'd0}};

assign tmp_s_fu_617_p3 = {{select_ln45_reg_1683}, {2'd0}};

assign zext_ln1169_20_fu_624_p1 = tmp_s_fu_617_p3;

assign zext_ln1169_21_fu_642_p1 = tmp_fu_634_p3;

assign zext_ln1169_22_fu_661_p1 = or_ln_fu_653_p3;

assign zext_ln1169_23_fu_702_p1 = or_ln1169_1_fu_694_p3;

assign zext_ln1169_24_fu_720_p1 = or_ln1169_2_fu_712_p3;

assign zext_ln1169_25_fu_766_p1 = or_ln1169_3_fu_758_p3;

assign zext_ln1169_26_fu_784_p1 = or_ln1169_4_fu_776_p3;

assign zext_ln1169_27_fu_854_p1 = or_ln1169_5_fu_846_p3;

assign zext_ln1169_28_fu_872_p1 = or_ln1169_6_fu_864_p3;

assign zext_ln1169_29_fu_938_p1 = or_ln1169_7_fu_930_p3;

assign zext_ln1169_30_fu_956_p1 = or_ln1169_8_fu_948_p3;

assign zext_ln1169_31_fu_1022_p1 = or_ln1169_9_fu_1014_p3;

assign zext_ln1169_32_fu_1040_p1 = or_ln1169_10_fu_1032_p3;

assign zext_ln1169_33_fu_1151_p1 = or_ln1169_11_fu_1143_p3;

assign zext_ln1169_34_fu_1169_p1 = or_ln1169_12_fu_1161_p3;

assign zext_ln1169_35_fu_1280_p1 = or_ln1169_13_fu_1272_p3;

assign zext_ln1169_36_fu_1298_p1 = or_ln1169_14_fu_1290_p3;

assign zext_ln1171_21_fu_541_p1 = add_ln45_fu_521_p2;

assign zext_ln1171_22_fu_603_p1 = select_ln45_2_reg_1699;

assign zext_ln1171_23_fu_612_p1 = or_ln45_fu_607_p2;

assign zext_ln1171_24_fu_671_p1 = or_ln45_1_fu_666_p2;

assign zext_ln1171_25_fu_681_p1 = or_ln45_2_fu_676_p2;

assign zext_ln1171_26_fu_738_p1 = or_ln45_3_fu_733_p2;

assign zext_ln1171_27_fu_748_p1 = or_ln45_4_fu_743_p2;

assign zext_ln1171_28_fu_826_p1 = or_ln45_5_fu_821_p2;

assign zext_ln1171_29_fu_836_p1 = or_ln45_6_fu_831_p2;

assign zext_ln1171_30_fu_910_p1 = or_ln45_7_fu_905_p2;

assign zext_ln1171_31_fu_920_p1 = or_ln45_8_fu_915_p2;

assign zext_ln1171_32_fu_994_p1 = or_ln45_9_fu_989_p2;

assign zext_ln1171_33_fu_1004_p1 = or_ln45_10_fu_999_p2;

assign zext_ln1171_34_fu_1123_p1 = or_ln45_11_fu_1118_p2;

assign zext_ln1171_35_fu_1133_p1 = or_ln45_12_fu_1128_p2;

assign zext_ln1171_36_fu_1252_p1 = or_ln45_13_fu_1247_p2;

assign zext_ln1171_37_fu_1262_p1 = or_ln45_14_fu_1257_p2;

assign zext_ln1171_fu_488_p1 = ap_sig_allocacmp_nh_2;

always @ (posedge ap_clk) begin
    select_ln45_2_reg_1699[3:0] <= 4'b0000;
    tmp_reg_1729[3:0] <= 4'b0000;
end

endmodule //GAT_compute_one_graph_CONV_Pipeline_VITIS_LOOP_45_4_VITIS_LOOP_46_5
