######  ECE552 Project Phase3 Specification   ######


########################   How to run this project   ########################

  STEP1
    Put memory initialization file "loadfile_all.img" under directory ./src/testcase/
    (To figure out how to initialize memory, please refer to ./src/multicycle-memory/multicycle_memory.v)

  STEP2
    For Windows equipped with ModelSim 10.4a, run the following commands in cmd:
      cd ./src
      vlib work
      vlog project-phase3-testbench.v
      vsim -c -do "run -all" cpu_ptb

    (Not recommend) For OSX equipped with icarus, run the following commands in terminal:
      cd ./src
      make

      // To scan wave for debug by Scansion, run command: make scan
      // To remove temporary files, run command: make clean

  STEP3
    Check output file verilogsim.ptrace and verilogsim.plog under directory ./src/



############################   Directory Tree   ############################

.
├── README
├── log   // output log files
│   ├── verilogsim1.plog
│   ├── verilogsim1.ptrace
│   ├── verilogsim2.plog
│   ├── verilogsim2.ptrace
│   ├── verilogsim3.plog
│   ├── verilogsim3.ptrace
│   ├── verilogsim4.plog
│   └── verilogsim4.ptrace
└── src  // source codes
    ├── cpu.v             // main module
    ├── project-phase3-testbench.v    // testbench for project phase3
    ├── Makefile         // support running project on OSX
    ├── ALU   // ALU modules
    │   ├── ALU.v
    │   ├── ALU_adder.v
    │   ├── PADDSB.v
    │   ├── RED.v
    │   └── Shift.v
    ├── Control   // control modules
    │   ├── Branch.v
    │   ├── Buffer3bit.v      // Buffer for flag reg
    │   ├── Main_control.v
    │   ├── PC_generator.v
    │   ├── FWD_unit.v
    │   ├── Hazard_detection.v
    │   └── Sign_extend.v
    ├── Register  // register modules
    │   ├── RegisterFile.v    // main register module
    │   ├── Register.v
    │   ├── BitCell.v
    │   ├── D-Flip-Flop.v
    │   ├── ReadDecoder2_4_16.v
    │   ├── ReadDecoder_4_16.v
    │   └── WriteDecoder_4_16.v
    ├── cache
    │   ├── top_mod.v    // top module for cache
    │   ├── cache_fill_FSM.v  	// finite state machine
    │   ├── D_cache.v
    │   ├── I_cache.v
    │   ├── DataArray.v	
    │   ├── MetaDataArray.v
    │   ├── convert3to8.v   // decoders
    │   └── convert6to128.v
    ├── multicycle-memory
    │   └── multicycle_memory.v
    ├── module-testbenches   // includes all testbenches for single modules
    └── testcase  // directory for memory initialization file



############################   Contributers   ############################

                        Group name:  Times Smart
           Member names:  Chen Chen     Yifan Hong    Zhichen Wu


