{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 17:59:55 2006 " "Info: Processing started: Thu Sep 07 17:59:55 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\] register FD\[0\]~reg0 147.17 MHz 6.795 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 147.17 MHz between source register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\]\" and destination register \"FD\[0\]~reg0\" (period= 6.795 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.550 ns + Longest register register " "Info: + Longest register to register delay is 6.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\] 1 REG LCFF_X18_Y10_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.541 ns) 1.780 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~73 2 COMB LCCOMB_X20_Y8_N28 1 " "Info: 2: + IC(1.239 ns) + CELL(0.541 ns) = 1.780 ns; Loc. = LCCOMB_X20_Y8_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~73'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.780 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.178 ns) 2.848 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0 3 COMB LCCOMB_X20_Y11_N28 6 " "Info: 3: + IC(0.890 ns) + CELL(0.178 ns) = 2.848 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.068 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.178 ns) 3.912 ns FD\[5\]~567 4 COMB LCCOMB_X20_Y10_N6 2 " "Info: 4: + IC(0.886 ns) + CELL(0.178 ns) = 3.912 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 2; COMB Node = 'FD\[5\]~567'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.064 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[5]~567 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 4.388 ns FD\[5\]~568 5 COMB LCCOMB_X20_Y10_N12 16 " "Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 4.388 ns; Loc. = LCCOMB_X20_Y10_N12; Fanout = 16; COMB Node = 'FD\[5\]~568'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { FD[5]~567 FD[5]~568 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.758 ns) 6.550 ns FD\[0\]~reg0 6 REG LCFF_X10_Y10_N29 1 " "Info: 6: + IC(1.404 ns) + CELL(0.758 ns) = 6.550 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.162 ns" { FD[5]~568 FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.833 ns ( 27.98 % ) " "Info: Total cell delay = 1.833 ns ( 27.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.717 ns ( 72.02 % ) " "Info: Total interconnect delay = 4.717 ns ( 72.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.550 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[5]~567 FD[5]~568 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.550 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[5]~567 FD[5]~568 FD[0]~reg0 } { 0.000ns 1.239ns 0.890ns 0.886ns 0.298ns 1.404ns } { 0.000ns 0.541ns 0.178ns 0.178ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.558 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.602 ns) 2.558 ns FD\[0\]~reg0 3 REG LCFF_X10_Y10_N29 1 " "Info: 3: + IC(0.770 ns) + CELL(0.602 ns) = 2.558 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.372 ns" { IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.82 % ) " "Info: Total cell delay = 1.658 ns ( 64.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 35.18 % ) " "Info: Total interconnect delay = 0.900 ns ( 35.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.558 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.558 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.770ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.564 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.602 ns) 2.564 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\] 3 REG LCFF_X18_Y10_N11 2 " "Info: 3: + IC(0.776 ns) + CELL(0.602 ns) = 2.564 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.378 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.66 % ) " "Info: Total cell delay = 1.658 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.776ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.558 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.558 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.770ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.776ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.550 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[5]~567 FD[5]~568 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.550 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[5]~567 FD[5]~568 FD[0]~reg0 } { 0.000ns 1.239ns 0.890ns 0.886ns 0.298ns 1.404ns } { 0.000ns 0.541ns 0.178ns 0.178ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.558 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.558 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.770ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.776ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register phase_accumulator:rx_phase_accumulator\|phase_out\[3\] register phase_accumulator:rx_phase_accumulator\|phase_out\[23\] 164.77 MHz 6.069 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 164.77 MHz between source register \"phase_accumulator:rx_phase_accumulator\|phase_out\[3\]\" and destination register \"phase_accumulator:rx_phase_accumulator\|phase_out\[23\]\" (period= 6.069 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.876 ns + Longest register register " "Info: + Longest register to register delay is 5.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_accumulator:rx_phase_accumulator\|phase_out\[3\] 1 REG LCFF_X22_Y8_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator\|phase_out\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { phase_accumulator:rx_phase_accumulator|phase_out[3] } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.495 ns) 1.940 ns phase_accumulator:rx_phase_accumulator\|Add0~475 2 COMB LCCOMB_X12_Y8_N6 2 " "Info: 2: + IC(1.445 ns) + CELL(0.495 ns) = 1.940 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~475'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.940 ns" { phase_accumulator:rx_phase_accumulator|phase_out[3] phase_accumulator:rx_phase_accumulator|Add0~475 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.020 ns phase_accumulator:rx_phase_accumulator\|Add0~477 3 COMB LCCOMB_X12_Y8_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.020 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~477'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~475 phase_accumulator:rx_phase_accumulator|Add0~477 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.100 ns phase_accumulator:rx_phase_accumulator\|Add0~479 4 COMB LCCOMB_X12_Y8_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.100 ns; Loc. = LCCOMB_X12_Y8_N10; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~479'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~477 phase_accumulator:rx_phase_accumulator|Add0~479 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.180 ns phase_accumulator:rx_phase_accumulator\|Add0~481 5 COMB LCCOMB_X12_Y8_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.180 ns; Loc. = LCCOMB_X12_Y8_N12; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~481'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~479 phase_accumulator:rx_phase_accumulator|Add0~481 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.354 ns phase_accumulator:rx_phase_accumulator\|Add0~483 6 COMB LCCOMB_X12_Y8_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 2.354 ns; Loc. = LCCOMB_X12_Y8_N14; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~483'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { phase_accumulator:rx_phase_accumulator|Add0~481 phase_accumulator:rx_phase_accumulator|Add0~483 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.434 ns phase_accumulator:rx_phase_accumulator\|Add0~485 7 COMB LCCOMB_X12_Y8_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.434 ns; Loc. = LCCOMB_X12_Y8_N16; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~485'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~483 phase_accumulator:rx_phase_accumulator|Add0~485 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.514 ns phase_accumulator:rx_phase_accumulator\|Add0~487 8 COMB LCCOMB_X12_Y8_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.514 ns; Loc. = LCCOMB_X12_Y8_N18; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~487'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~485 phase_accumulator:rx_phase_accumulator|Add0~487 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.594 ns phase_accumulator:rx_phase_accumulator\|Add0~489 9 COMB LCCOMB_X12_Y8_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.594 ns; Loc. = LCCOMB_X12_Y8_N20; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~489'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~487 phase_accumulator:rx_phase_accumulator|Add0~489 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.674 ns phase_accumulator:rx_phase_accumulator\|Add0~491 10 COMB LCCOMB_X12_Y8_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.674 ns; Loc. = LCCOMB_X12_Y8_N22; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~491'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~489 phase_accumulator:rx_phase_accumulator|Add0~491 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.754 ns phase_accumulator:rx_phase_accumulator\|Add0~493 11 COMB LCCOMB_X12_Y8_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.754 ns; Loc. = LCCOMB_X12_Y8_N24; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~493'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~491 phase_accumulator:rx_phase_accumulator|Add0~493 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.834 ns phase_accumulator:rx_phase_accumulator\|Add0~495 12 COMB LCCOMB_X12_Y8_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.834 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~495'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~493 phase_accumulator:rx_phase_accumulator|Add0~495 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.914 ns phase_accumulator:rx_phase_accumulator\|Add0~497 13 COMB LCCOMB_X12_Y8_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.914 ns; Loc. = LCCOMB_X12_Y8_N28; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~497'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~495 phase_accumulator:rx_phase_accumulator|Add0~497 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.075 ns phase_accumulator:rx_phase_accumulator\|Add0~499 14 COMB LCCOMB_X12_Y8_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 3.075 ns; Loc. = LCCOMB_X12_Y8_N30; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~499'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { phase_accumulator:rx_phase_accumulator|Add0~497 phase_accumulator:rx_phase_accumulator|Add0~499 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.155 ns phase_accumulator:rx_phase_accumulator\|Add0~501 15 COMB LCCOMB_X12_Y7_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.155 ns; Loc. = LCCOMB_X12_Y7_N0; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~501'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~499 phase_accumulator:rx_phase_accumulator|Add0~501 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.235 ns phase_accumulator:rx_phase_accumulator\|Add0~503 16 COMB LCCOMB_X12_Y7_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.235 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~503'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~501 phase_accumulator:rx_phase_accumulator|Add0~503 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.315 ns phase_accumulator:rx_phase_accumulator\|Add0~505 17 COMB LCCOMB_X12_Y7_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.315 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~505'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~503 phase_accumulator:rx_phase_accumulator|Add0~505 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.395 ns phase_accumulator:rx_phase_accumulator\|Add0~507 18 COMB LCCOMB_X12_Y7_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.395 ns; Loc. = LCCOMB_X12_Y7_N6; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~507'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~505 phase_accumulator:rx_phase_accumulator|Add0~507 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.475 ns phase_accumulator:rx_phase_accumulator\|Add0~509 19 COMB LCCOMB_X12_Y7_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.475 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~509'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~507 phase_accumulator:rx_phase_accumulator|Add0~509 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.555 ns phase_accumulator:rx_phase_accumulator\|Add0~511 20 COMB LCCOMB_X12_Y7_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.555 ns; Loc. = LCCOMB_X12_Y7_N10; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~511'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~509 phase_accumulator:rx_phase_accumulator|Add0~511 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.635 ns phase_accumulator:rx_phase_accumulator\|Add0~513 21 COMB LCCOMB_X12_Y7_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.635 ns; Loc. = LCCOMB_X12_Y7_N12; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~513'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { phase_accumulator:rx_phase_accumulator|Add0~511 phase_accumulator:rx_phase_accumulator|Add0~513 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.093 ns phase_accumulator:rx_phase_accumulator\|Add0~514 22 COMB LCCOMB_X12_Y7_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 4.093 ns; Loc. = LCCOMB_X12_Y7_N14; Fanout = 1; COMB Node = 'phase_accumulator:rx_phase_accumulator\|Add0~514'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { phase_accumulator:rx_phase_accumulator|Add0~513 phase_accumulator:rx_phase_accumulator|Add0~514 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.178 ns) 5.780 ns phase_accumulator:rx_phase_accumulator\|phase_out~359 23 COMB LCCOMB_X17_Y9_N28 1 " "Info: 23: + IC(1.509 ns) + CELL(0.178 ns) = 5.780 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 1; COMB Node = 'phase_accumulator:rx_phase_accumulator\|phase_out~359'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.687 ns" { phase_accumulator:rx_phase_accumulator|Add0~514 phase_accumulator:rx_phase_accumulator|phase_out~359 } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.876 ns phase_accumulator:rx_phase_accumulator\|phase_out\[23\] 24 REG LCFF_X17_Y9_N29 3 " "Info: 24: + IC(0.000 ns) + CELL(0.096 ns) = 5.876 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 3; REG Node = 'phase_accumulator:rx_phase_accumulator\|phase_out\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { phase_accumulator:rx_phase_accumulator|phase_out~359 phase_accumulator:rx_phase_accumulator|phase_out[23] } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.922 ns ( 49.73 % ) " "Info: Total cell delay = 2.922 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.954 ns ( 50.27 % ) " "Info: Total interconnect delay = 2.954 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.876 ns" { phase_accumulator:rx_phase_accumulator|phase_out[3] phase_accumulator:rx_phase_accumulator|Add0~475 phase_accumulator:rx_phase_accumulator|Add0~477 phase_accumulator:rx_phase_accumulator|Add0~479 phase_accumulator:rx_phase_accumulator|Add0~481 phase_accumulator:rx_phase_accumulator|Add0~483 phase_accumulator:rx_phase_accumulator|Add0~485 phase_accumulator:rx_phase_accumulator|Add0~487 phase_accumulator:rx_phase_accumulator|Add0~489 phase_accumulator:rx_phase_accumulator|Add0~491 phase_accumulator:rx_phase_accumulator|Add0~493 phase_accumulator:rx_phase_accumulator|Add0~495 phase_accumulator:rx_phase_accumulator|Add0~497 phase_accumulator:rx_phase_accumulator|Add0~499 phase_accumulator:rx_phase_accumulator|Add0~501 phase_accumulator:rx_phase_accumulator|Add0~503 phase_accumulator:rx_phase_accumulator|Add0~505 phase_accumulator:rx_phase_accumulator|Add0~507 phase_accumulator:rx_phase_accumulator|Add0~509 phase_accumulator:rx_phase_accumulator|Add0~511 phase_accumulator:rx_phase_accumulator|Add0~513 phase_accumulator:rx_phase_accumulator|Add0~514 phase_accumulator:rx_phase_accumulator|phase_out~359 phase_accumulator:rx_phase_accumulator|phase_out[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.876 ns" { phase_accumulator:rx_phase_accumulator|phase_out[3] phase_accumulator:rx_phase_accumulator|Add0~475 phase_accumulator:rx_phase_accumulator|Add0~477 phase_accumulator:rx_phase_accumulator|Add0~479 phase_accumulator:rx_phase_accumulator|Add0~481 phase_accumulator:rx_phase_accumulator|Add0~483 phase_accumulator:rx_phase_accumulator|Add0~485 phase_accumulator:rx_phase_accumulator|Add0~487 phase_accumulator:rx_phase_accumulator|Add0~489 phase_accumulator:rx_phase_accumulator|Add0~491 phase_accumulator:rx_phase_accumulator|Add0~493 phase_accumulator:rx_phase_accumulator|Add0~495 phase_accumulator:rx_phase_accumulator|Add0~497 phase_accumulator:rx_phase_accumulator|Add0~499 phase_accumulator:rx_phase_accumulator|Add0~501 phase_accumulator:rx_phase_accumulator|Add0~503 phase_accumulator:rx_phase_accumulator|Add0~505 phase_accumulator:rx_phase_accumulator|Add0~507 phase_accumulator:rx_phase_accumulator|Add0~509 phase_accumulator:rx_phase_accumulator|Add0~511 phase_accumulator:rx_phase_accumulator|Add0~513 phase_accumulator:rx_phase_accumulator|Add0~514 phase_accumulator:rx_phase_accumulator|phase_out~359 phase_accumulator:rx_phase_accumulator|phase_out[23] } { 0.000ns 1.445ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.509ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.046 ns - Smallest " "Info: - Smallest clock skew is 0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.312 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1536 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.602 ns) 3.312 ns phase_accumulator:rx_phase_accumulator\|phase_out\[23\] 2 REG LCFF_X17_Y9_N29 3 " "Info: 2: + IC(1.776 ns) + CELL(0.602 ns) = 3.312 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 3; REG Node = 'phase_accumulator:rx_phase_accumulator\|phase_out\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.378 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[23] } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 46.38 % ) " "Info: Total cell delay = 1.536 ns ( 46.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.776 ns ( 53.62 % ) " "Info: Total interconnect delay = 1.776 ns ( 53.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.312 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.312 ns" { ENC_CLK ENC_CLK~combout phase_accumulator:rx_phase_accumulator|phase_out[23] } { 0.000ns 0.000ns 1.776ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.266 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 3.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1536 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.602 ns) 3.266 ns phase_accumulator:rx_phase_accumulator\|phase_out\[3\] 2 REG LCFF_X22_Y8_N3 2 " "Info: 2: + IC(1.730 ns) + CELL(0.602 ns) = 3.266 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator\|phase_out\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.332 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[3] } "NODE_NAME" } } { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 47.03 % ) " "Info: Total cell delay = 1.536 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.730 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.730 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.266 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.266 ns" { ENC_CLK ENC_CLK~combout phase_accumulator:rx_phase_accumulator|phase_out[3] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.312 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.312 ns" { ENC_CLK ENC_CLK~combout phase_accumulator:rx_phase_accumulator|phase_out[23] } { 0.000ns 0.000ns 1.776ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.266 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.266 ns" { ENC_CLK ENC_CLK~combout phase_accumulator:rx_phase_accumulator|phase_out[3] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.876 ns" { phase_accumulator:rx_phase_accumulator|phase_out[3] phase_accumulator:rx_phase_accumulator|Add0~475 phase_accumulator:rx_phase_accumulator|Add0~477 phase_accumulator:rx_phase_accumulator|Add0~479 phase_accumulator:rx_phase_accumulator|Add0~481 phase_accumulator:rx_phase_accumulator|Add0~483 phase_accumulator:rx_phase_accumulator|Add0~485 phase_accumulator:rx_phase_accumulator|Add0~487 phase_accumulator:rx_phase_accumulator|Add0~489 phase_accumulator:rx_phase_accumulator|Add0~491 phase_accumulator:rx_phase_accumulator|Add0~493 phase_accumulator:rx_phase_accumulator|Add0~495 phase_accumulator:rx_phase_accumulator|Add0~497 phase_accumulator:rx_phase_accumulator|Add0~499 phase_accumulator:rx_phase_accumulator|Add0~501 phase_accumulator:rx_phase_accumulator|Add0~503 phase_accumulator:rx_phase_accumulator|Add0~505 phase_accumulator:rx_phase_accumulator|Add0~507 phase_accumulator:rx_phase_accumulator|Add0~509 phase_accumulator:rx_phase_accumulator|Add0~511 phase_accumulator:rx_phase_accumulator|Add0~513 phase_accumulator:rx_phase_accumulator|Add0~514 phase_accumulator:rx_phase_accumulator|phase_out~359 phase_accumulator:rx_phase_accumulator|phase_out[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.876 ns" { phase_accumulator:rx_phase_accumulator|phase_out[3] phase_accumulator:rx_phase_accumulator|Add0~475 phase_accumulator:rx_phase_accumulator|Add0~477 phase_accumulator:rx_phase_accumulator|Add0~479 phase_accumulator:rx_phase_accumulator|Add0~481 phase_accumulator:rx_phase_accumulator|Add0~483 phase_accumulator:rx_phase_accumulator|Add0~485 phase_accumulator:rx_phase_accumulator|Add0~487 phase_accumulator:rx_phase_accumulator|Add0~489 phase_accumulator:rx_phase_accumulator|Add0~491 phase_accumulator:rx_phase_accumulator|Add0~493 phase_accumulator:rx_phase_accumulator|Add0~495 phase_accumulator:rx_phase_accumulator|Add0~497 phase_accumulator:rx_phase_accumulator|Add0~499 phase_accumulator:rx_phase_accumulator|Add0~501 phase_accumulator:rx_phase_accumulator|Add0~503 phase_accumulator:rx_phase_accumulator|Add0~505 phase_accumulator:rx_phase_accumulator|Add0~507 phase_accumulator:rx_phase_accumulator|Add0~509 phase_accumulator:rx_phase_accumulator|Add0~511 phase_accumulator:rx_phase_accumulator|Add0~513 phase_accumulator:rx_phase_accumulator|Add0~514 phase_accumulator:rx_phase_accumulator|phase_out~359 phase_accumulator:rx_phase_accumulator|phase_out[23] } { 0.000ns 1.445ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.509ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.312 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.312 ns" { ENC_CLK ENC_CLK~combout phase_accumulator:rx_phase_accumulator|phase_out[23] } { 0.000ns 0.000ns 1.776ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.266 ns" { ENC_CLK phase_accumulator:rx_phase_accumulator|phase_out[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.266 ns" { ENC_CLK ENC_CLK~combout phase_accumulator:rx_phase_accumulator|phase_out[3] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FX2_CLK register register SPI_REGS:spi_regs\|CS_ph1 RegisterX:freqsetreg\|OUT\[30\] 380.08 MHz Internal " "Info: Clock \"FX2_CLK\" Internal fmax is restricted to 380.08 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:freqsetreg\|OUT\[30\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.120 ns + Longest register register " "Info: + Longest register to register delay is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X9_Y7_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.177 ns) 0.534 ns RegisterX:freqsetreg\|always0~0 2 COMB LCCOMB_X9_Y7_N0 32 " "Info: 2: + IC(0.357 ns) + CELL(0.177 ns) = 0.534 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 32; COMB Node = 'RegisterX:freqsetreg\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.534 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.758 ns) 2.120 ns RegisterX:freqsetreg\|OUT\[30\] 3 REG LCFF_X12_Y7_N29 3 " "Info: 3: + IC(0.828 ns) + CELL(0.758 ns) = 2.120 ns; Loc. = LCFF_X12_Y7_N29; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.586 ns" { RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.935 ns ( 44.10 % ) " "Info: Total cell delay = 0.935 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.185 ns ( 55.90 % ) " "Info: Total interconnect delay = 1.185 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.120 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.120 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[30] } { 0.000ns 0.357ns 0.828ns } { 0.000ns 0.177ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.547 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 34 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.602 ns) 2.547 ns RegisterX:freqsetreg\|OUT\[30\] 3 REG LCFF_X12_Y7_N29 3 " "Info: 3: + IC(0.747 ns) + CELL(0.602 ns) = 2.547 ns; Loc. = LCFF_X12_Y7_N29; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.349 ns" { FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 65.49 % ) " "Info: Total cell delay = 1.668 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 34.51 % ) " "Info: Total interconnect delay = 0.879 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.547 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.547 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[30] } { 0.000ns 0.000ns 0.132ns 0.747ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.544 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 34 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.602 ns) 2.544 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X9_Y7_N31 2 " "Info: 3: + IC(0.744 ns) + CELL(0.602 ns) = 2.544 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.346 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 65.57 % ) " "Info: Total cell delay = 1.668 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 34.43 % ) " "Info: Total interconnect delay = 0.876 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.544 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.544 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.744ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.547 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.547 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[30] } { 0.000ns 0.000ns 0.132ns 0.747ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.544 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.544 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.744ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.120 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.120 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:freqsetreg|always0~0 RegisterX:freqsetreg|OUT[30] } { 0.000ns 0.357ns 0.828ns } { 0.000ns 0.177ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.547 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.547 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[30] } { 0.000ns 0.000ns 0.132ns 0.747ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.544 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.544 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.744ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RegisterX:freqsetreg|OUT[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { RegisterX:freqsetreg|OUT[30] } {  } {  } } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[24\] register SPI_REGS:spi_regs\|saddr\[6\] 180.28 MHz 5.547 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 180.28 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[24\]\" and destination register \"SPI_REGS:spi_regs\|saddr\[6\]\" (period= 5.547 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.328 ns + Longest register register " "Info: + Longest register to register delay is 5.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[24\] 1 REG LCFF_X8_Y9_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[24\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[24] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.322 ns) 1.225 ns SPI_REGS:spi_regs\|Equal0~316 2 COMB LCCOMB_X9_Y9_N10 1 " "Info: 2: + IC(0.903 ns) + CELL(0.322 ns) = 1.225 ns; Loc. = LCCOMB_X9_Y9_N10; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~316'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.225 ns" { SPI_REGS:spi_regs|BitCounter[24] SPI_REGS:spi_regs|Equal0~316 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.512 ns) 2.068 ns SPI_REGS:spi_regs\|Equal0~319 3 COMB LCCOMB_X9_Y9_N8 1 " "Info: 3: + IC(0.331 ns) + CELL(0.512 ns) = 2.068 ns; Loc. = LCCOMB_X9_Y9_N8; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~319'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.843 ns" { SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~319 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 2.687 ns SPI_REGS:spi_regs\|Equal0~323 4 COMB LCCOMB_X9_Y9_N2 4 " "Info: 4: + IC(0.297 ns) + CELL(0.322 ns) = 2.687 ns; Loc. = LCCOMB_X9_Y9_N2; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs\|Equal0~323'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.619 ns" { SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 3.176 ns SPI_REGS:spi_regs\|always2~0 5 COMB LCCOMB_X9_Y9_N6 33 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 3.176 ns; Loc. = LCCOMB_X9_Y9_N6; Fanout = 33; COMB Node = 'SPI_REGS:spi_regs\|always2~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.489 ns" { SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 3.702 ns SPI_REGS:spi_regs\|saddr\[5\]~8 6 COMB LCCOMB_X9_Y9_N16 38 " "Info: 6: + IC(0.348 ns) + CELL(0.178 ns) = 3.702 ns; Loc. = LCCOMB_X9_Y9_N16; Fanout = 38; COMB Node = 'SPI_REGS:spi_regs\|saddr\[5\]~8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.526 ns" { SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.758 ns) 5.328 ns SPI_REGS:spi_regs\|saddr\[6\] 7 REG LCFF_X9_Y7_N25 1 " "Info: 7: + IC(0.868 ns) + CELL(0.758 ns) = 5.328 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 1; REG Node = 'SPI_REGS:spi_regs\|saddr\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.626 ns" { SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|saddr[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.270 ns ( 42.61 % ) " "Info: Total cell delay = 2.270 ns ( 42.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.058 ns ( 57.39 % ) " "Info: Total interconnect delay = 3.058 ns ( 57.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.328 ns" { SPI_REGS:spi_regs|BitCounter[24] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|saddr[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.328 ns" { SPI_REGS:spi_regs|BitCounter[24] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|saddr[6] } { 0.000ns 0.903ns 0.331ns 0.297ns 0.311ns 0.348ns 0.868ns } { 0.000ns 0.322ns 0.512ns 0.322ns 0.178ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.020 ns - Smallest " "Info: - Smallest clock skew is 0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.123 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 3.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.602 ns) 3.123 ns SPI_REGS:spi_regs\|saddr\[6\] 2 REG LCFF_X9_Y7_N25 1 " "Info: 2: + IC(1.597 ns) + CELL(0.602 ns) = 3.123 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 1; REG Node = 'SPI_REGS:spi_regs\|saddr\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.199 ns" { SCK SPI_REGS:spi_regs|saddr[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 48.86 % ) " "Info: Total cell delay = 1.526 ns ( 48.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 51.14 % ) " "Info: Total interconnect delay = 1.597 ns ( 51.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.123 ns" { SCK SPI_REGS:spi_regs|saddr[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.123 ns" { SCK SCK~combout SPI_REGS:spi_regs|saddr[6] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.103 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 3.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.602 ns) 3.103 ns SPI_REGS:spi_regs\|BitCounter\[24\] 2 REG LCFF_X8_Y9_N17 3 " "Info: 2: + IC(1.577 ns) + CELL(0.602 ns) = 3.103 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[24\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.179 ns" { SCK SPI_REGS:spi_regs|BitCounter[24] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 49.18 % ) " "Info: Total cell delay = 1.526 ns ( 49.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.577 ns ( 50.82 % ) " "Info: Total interconnect delay = 1.577 ns ( 50.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.103 ns" { SCK SPI_REGS:spi_regs|BitCounter[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.103 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[24] } { 0.000ns 0.000ns 1.577ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.123 ns" { SCK SPI_REGS:spi_regs|saddr[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.123 ns" { SCK SCK~combout SPI_REGS:spi_regs|saddr[6] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.103 ns" { SCK SPI_REGS:spi_regs|BitCounter[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.103 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[24] } { 0.000ns 0.000ns 1.577ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.328 ns" { SPI_REGS:spi_regs|BitCounter[24] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|saddr[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.328 ns" { SPI_REGS:spi_regs|BitCounter[24] SPI_REGS:spi_regs|Equal0~316 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|saddr[5]~8 SPI_REGS:spi_regs|saddr[6] } { 0.000ns 0.903ns 0.331ns 0.297ns 0.311ns 0.348ns 0.868ns } { 0.000ns 0.322ns 0.512ns 0.322ns 0.178ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.123 ns" { SCK SPI_REGS:spi_regs|saddr[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.123 ns" { SCK SCK~combout SPI_REGS:spi_regs|saddr[6] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.103 ns" { SCK SPI_REGS:spi_regs|BitCounter[24] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.103 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[24] } { 0.000ns 0.000ns 1.577ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FD\[0\]~reg0 FLAGB IFCLK 7.732 ns register " "Info: tsu for register \"FD\[0\]~reg0\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 7.732 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.328 ns + Longest pin register " "Info: + Longest pin to register delay is 10.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.245 ns) + CELL(0.542 ns) 7.690 ns FD\[5\]~567 2 COMB LCCOMB_X20_Y10_N6 2 " "Info: 2: + IC(6.245 ns) + CELL(0.542 ns) = 7.690 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 2; COMB Node = 'FD\[5\]~567'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.787 ns" { FLAGB FD[5]~567 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 8.166 ns FD\[5\]~568 3 COMB LCCOMB_X20_Y10_N12 16 " "Info: 3: + IC(0.298 ns) + CELL(0.178 ns) = 8.166 ns; Loc. = LCCOMB_X20_Y10_N12; Fanout = 16; COMB Node = 'FD\[5\]~568'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { FD[5]~567 FD[5]~568 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.758 ns) 10.328 ns FD\[0\]~reg0 4 REG LCFF_X10_Y10_N29 1 " "Info: 4: + IC(1.404 ns) + CELL(0.758 ns) = 10.328 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.162 ns" { FD[5]~568 FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.381 ns ( 23.05 % ) " "Info: Total cell delay = 2.381 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.947 ns ( 76.95 % ) " "Info: Total interconnect delay = 7.947 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.328 ns" { FLAGB FD[5]~567 FD[5]~568 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.328 ns" { FLAGB FLAGB~combout FD[5]~567 FD[5]~568 FD[0]~reg0 } { 0.000ns 0.000ns 6.245ns 0.298ns 1.404ns } { 0.000ns 0.903ns 0.542ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.558 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.602 ns) 2.558 ns FD\[0\]~reg0 3 REG LCFF_X10_Y10_N29 1 " "Info: 3: + IC(0.770 ns) + CELL(0.602 ns) = 2.558 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.372 ns" { IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.82 % ) " "Info: Total cell delay = 1.658 ns ( 64.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 35.18 % ) " "Info: Total interconnect delay = 0.900 ns ( 35.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.558 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.558 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.770ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.328 ns" { FLAGB FD[5]~567 FD[5]~568 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.328 ns" { FLAGB FLAGB~combout FD[5]~567 FD[5]~568 FD[0]~reg0 } { 0.000ns 0.000ns 6.245ns 0.298ns 1.404ns } { 0.000ns 0.903ns 0.542ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.558 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.558 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.770ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[6\] 12.309 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[6\]\" is 12.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.071 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1536 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.602 ns) 3.071 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[6\] 2 REG LCFF_X22_Y12_N25 7 " "Info: 2: + IC(1.535 ns) + CELL(0.602 ns) = 3.071 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.137 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 50.02 % ) " "Info: Total cell delay = 1.536 ns ( 50.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.535 ns ( 49.98 % ) " "Info: Total interconnect delay = 1.535 ns ( 49.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.071 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.071 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 1.535ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.961 ns + Longest register pin " "Info: + Longest register to pin delay is 8.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[6\] 1 REG LCFF_X22_Y12_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.521 ns) 1.764 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~62 2 COMB LCCOMB_X25_Y11_N30 1 " "Info: 2: + IC(1.243 ns) + CELL(0.521 ns) = 1.764 ns; Loc. = LCCOMB_X25_Y11_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~62'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.764 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~62 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.178 ns) 3.112 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0 3 COMB LCCOMB_X22_Y12_N2 2 " "Info: 3: + IC(1.170 ns) + CELL(0.178 ns) = 3.112 ns; Loc. = LCCOMB_X22_Y12_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.348 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(3.066 ns) 8.961 ns GPIO2 4 PIN PIN_68 0 " "Info: 4: + IC(2.783 ns) + CELL(3.066 ns) = 8.961 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.849 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.765 ns ( 42.02 % ) " "Info: Total cell delay = 3.765 ns ( 42.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.196 ns ( 57.98 % ) " "Info: Total interconnect delay = 5.196 ns ( 57.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.961 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.961 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 1.243ns 1.170ns 2.783ns } { 0.000ns 0.521ns 0.178ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.071 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.071 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] } { 0.000ns 0.000ns 1.535ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.961 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.961 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 1.243ns 1.170ns 2.783ns } { 0.000ns 0.521ns 0.178ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.793 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.854 ns) + CELL(3.036 ns) 10.793 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.854 ns) + CELL(3.036 ns) = 10.793 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.890 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 36.50 % ) " "Info: Total cell delay = 3.939 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.854 ns ( 63.50 % ) " "Info: Total interconnect delay = 6.854 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.793 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.793 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.854ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[3\] DA\[3\] ENC_CLK -3.007 ns register " "Info: th for register \"ADC\[3\]\" (data pin = \"DA\[3\]\", clock pin = \"ENC_CLK\") is -3.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.498 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1536 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.602 ns) 3.498 ns ADC\[3\] 2 REG LCFF_X19_Y6_N1 2 " "Info: 2: + IC(1.962 ns) + CELL(0.602 ns) = 3.498 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'ADC\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 43.91 % ) " "Info: Total cell delay = 1.536 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.962 ns ( 56.09 % ) " "Info: Total interconnect delay = 1.962 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.498 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.498 ns" { ENC_CLK ENC_CLK~combout ADC[3] } { 0.000ns 0.000ns 1.962ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.791 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns DA\[3\] 1 PIN PIN_175 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_175; Fanout = 1; PIN Node = 'DA\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.624 ns) + CELL(0.178 ns) 6.695 ns ADC\[3\]~feeder 2 COMB LCCOMB_X19_Y6_N0 1 " "Info: 2: + IC(5.624 ns) + CELL(0.178 ns) = 6.695 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'ADC\[3\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.802 ns" { DA[3] ADC[3]~feeder } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.791 ns ADC\[3\] 3 REG LCFF_X19_Y6_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.791 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'ADC\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { ADC[3]~feeder ADC[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 17.18 % ) " "Info: Total cell delay = 1.167 ns ( 17.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.624 ns ( 82.82 % ) " "Info: Total interconnect delay = 5.624 ns ( 82.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.791 ns" { DA[3] ADC[3]~feeder ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.791 ns" { DA[3] DA[3]~combout ADC[3]~feeder ADC[3] } { 0.000ns 0.000ns 5.624ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.498 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.498 ns" { ENC_CLK ENC_CLK~combout ADC[3] } { 0.000ns 0.000ns 1.962ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.791 ns" { DA[3] ADC[3]~feeder ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.791 ns" { DA[3] DA[3]~combout ADC[3]~feeder ADC[3] } { 0.000ns 0.000ns 5.624ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 17:59:58 2006 " "Info: Processing ended: Thu Sep 07 17:59:58 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
