[connectivity]

nk=rpa_router:1:rpa_router_1
nk=cla_router:1:cla_router_1


nk=irsgu:1:irsgu_1
nk=ssink:1:ssink_1
nk=rng_instance:1:rng_instance_1

nk=router_source:1:router_source_1
nk=router_sink:1:router_sink_1

nk=dummy_rpa_source:1:dummy_rpa_source_1
nk=dummy_rpa_sink:1:dummy_rpa_sink_1
nk=dummy_rng_sink:1:dummy_rng_sink_1

nk=dummy_cla_source:1:dummy_cla_source_1
nk=dummy_cla_sink:1:dummy_cla_sink_1




nk=vertex_loader:1:vertex_loader_1
nk=vertex_loader:1:vertex_loader_2
nk=vertex_loader:1:vertex_loader_3
nk=vertex_loader:1:vertex_loader_4


nk=vcache_mem:1:vcache_mem_0_1

nk=end_ctrl:1:end_ctrl_1

nk=vcache_vd:1:vcache_vd_1
nk=vcache_vd:1:vcache_vd_2
nk=vcache_vd:1:vcache_vd_3
nk=vcache_vd:1:vcache_vd_4


nk=uniform_sample:1:uniform_sample_1
nk=uniform_sample:1:uniform_sample_2
nk=uniform_sample:1:uniform_sample_3
nk=uniform_sample:1:uniform_sample_4



nk=cla_in:1:cla_in_1
nk=cla_in:1:cla_in_2
nk=cla_in:1:cla_in_3
nk=cla_in:1:cla_in_4


nk=cla_engine:1:cla_engine_0_1


nk=cla_out:1:cla_out_1
nk=cla_out:1:cla_out_2
nk=cla_out:1:cla_out_3
nk=cla_out:1:cla_out_4





stream_connect=router_source_1.output1:rpa_router_1.in1:16
stream_connect=router_source_1.output2:rpa_router_1.in2:16
stream_connect=router_source_1.output3:rpa_router_1.in3:16
stream_connect=router_source_1.output4:rpa_router_1.in4:16
stream_connect=dummy_rpa_source_1.output1:rpa_router_1.in5:16
stream_connect=dummy_rpa_source_1.output2:rpa_router_1.in6:16
stream_connect=dummy_rpa_source_1.output3:rpa_router_1.in7:16
stream_connect=dummy_rpa_source_1.output4:rpa_router_1.in8:16


stream_connect=rpa_router_1.out1:vertex_loader_1.input:16
stream_connect=rpa_router_1.out2:vertex_loader_2.input:16
stream_connect=rpa_router_1.out3:vertex_loader_3.input:16
stream_connect=rpa_router_1.out4:vertex_loader_4.input:16
stream_connect=rpa_router_1.out5:dummy_rpa_sink_1.in1:16
stream_connect=rpa_router_1.out6:dummy_rpa_sink_1.in2:16
stream_connect=rpa_router_1.out7:dummy_rpa_sink_1.in3:16
stream_connect=rpa_router_1.out8:dummy_rpa_sink_1.in4:16

stream_connect=vertex_loader_1.vertex_cmd_0:vcache_mem_0_1.in_cmd1:16
stream_connect=vertex_loader_2.vertex_cmd_0:vcache_mem_0_1.in_cmd2:16
stream_connect=vertex_loader_3.vertex_cmd_0:vcache_mem_0_1.in_cmd3:16
stream_connect=vertex_loader_4.vertex_cmd_0:vcache_mem_0_1.in_cmd4:16


stream_connect=vertex_loader_1.vertex_cmd_1:vcache_mem_0_1.in_cmd5:16
stream_connect=vertex_loader_2.vertex_cmd_1:vcache_mem_0_1.in_cmd6:16
stream_connect=vertex_loader_3.vertex_cmd_1:vcache_mem_0_1.in_cmd7:16
stream_connect=vertex_loader_4.vertex_cmd_1:vcache_mem_0_1.in_cmd8:16


stream_connect=vcache_mem_0_1.out_data1:vcache_vd_1.in_data_0:16
stream_connect=vcache_mem_0_1.out_data2:vcache_vd_2.in_data_0:16
stream_connect=vcache_mem_0_1.out_data3:vcache_vd_3.in_data_0:16
stream_connect=vcache_mem_0_1.out_data4:vcache_vd_4.in_data_0:16
stream_connect=vcache_mem_0_1.out_data5:vcache_vd_1.in_data_1:16
stream_connect=vcache_mem_0_1.out_data6:vcache_vd_2.in_data_1:16
stream_connect=vcache_mem_0_1.out_data7:vcache_vd_3.in_data_1:16
stream_connect=vcache_mem_0_1.out_data8:vcache_vd_4.in_data_1:16



stream_connect=vertex_loader_1.vds_0:vcache_vd_1.in_vds_0:512
stream_connect=vertex_loader_2.vds_0:vcache_vd_2.in_vds_0:512
stream_connect=vertex_loader_3.vds_0:vcache_vd_3.in_vds_0:512
stream_connect=vertex_loader_4.vds_0:vcache_vd_4.in_vds_0:512

stream_connect=vertex_loader_1.vds_1:vcache_vd_1.in_vds_1:512
stream_connect=vertex_loader_2.vds_1:vcache_vd_2.in_vds_1:512
stream_connect=vertex_loader_3.vds_1:vcache_vd_3.in_vds_1:512
stream_connect=vertex_loader_4.vds_1:vcache_vd_4.in_vds_1:512


stream_connect=vcache_vd_1.out_vd:uniform_sample_1.input:16
stream_connect=vcache_vd_2.out_vd:uniform_sample_2.input:16
stream_connect=vcache_vd_3.out_vd:uniform_sample_3.input:16
stream_connect=vcache_vd_4.out_vd:uniform_sample_4.input:16


stream_connect=end_ctrl_1.out_0_1:vcache_mem_0_1.in_ctrl1
stream_connect=end_ctrl_1.out_0_2:vcache_mem_0_1.in_ctrl2
stream_connect=end_ctrl_1.out_0_3:vcache_mem_0_1.in_ctrl3
stream_connect=end_ctrl_1.out_0_4:vcache_mem_0_1.in_ctrl4
stream_connect=end_ctrl_1.out_0_5:vcache_mem_0_1.in_ctrl5
stream_connect=end_ctrl_1.out_0_6:vcache_mem_0_1.in_ctrl6
stream_connect=end_ctrl_1.out_0_7:vcache_mem_0_1.in_ctrl7
stream_connect=end_ctrl_1.out_0_8:vcache_mem_0_1.in_ctrl8


stream_connect=end_ctrl_1.out_1_1:cla_engine_0_1.in_ctrl1
stream_connect=end_ctrl_1.out_1_2:cla_engine_0_1.in_ctrl2
stream_connect=end_ctrl_1.out_1_3:cla_engine_0_1.in_ctrl3
stream_connect=end_ctrl_1.out_1_4:cla_engine_0_1.in_ctrl4
stream_connect=end_ctrl_1.out_1_5:cla_engine_0_1.in_ctrl5
stream_connect=end_ctrl_1.out_1_6:cla_engine_0_1.in_ctrl6
stream_connect=end_ctrl_1.out_1_7:cla_engine_0_1.in_ctrl7
stream_connect=end_ctrl_1.out_1_8:cla_engine_0_1.in_ctrl8

stream_connect=irsgu_1.out:rng_instance_1.s_in
stream_connect=rng_instance_1.s_out:ssink_1.input

stream_connect=rng_instance_1.r_out1:uniform_sample_1.rng
stream_connect=rng_instance_1.r_out2:uniform_sample_2.rng
stream_connect=rng_instance_1.r_out3:uniform_sample_3.rng
stream_connect=rng_instance_1.r_out4:uniform_sample_4.rng
stream_connect=rng_instance_1.r_out5:dummy_rng_sink_1.in1
stream_connect=rng_instance_1.r_out6:dummy_rng_sink_1.in2
stream_connect=rng_instance_1.r_out7:dummy_rng_sink_1.in3
stream_connect=rng_instance_1.r_out8:dummy_rng_sink_1.in4


stream_connect=uniform_sample_1.output:cla_router_1.in1:16
stream_connect=uniform_sample_2.output:cla_router_1.in2:16
stream_connect=uniform_sample_3.output:cla_router_1.in3:16
stream_connect=uniform_sample_4.output:cla_router_1.in4:16
stream_connect=dummy_cla_source_1.output1:cla_router_1.in5:16
stream_connect=dummy_cla_source_1.output2:cla_router_1.in6:16
stream_connect=dummy_cla_source_1.output3:cla_router_1.in7:16
stream_connect=dummy_cla_source_1.output4:cla_router_1.in8:16



stream_connect=cla_router_1.out1:cla_in_1.input:16
stream_connect=cla_router_1.out2:cla_in_2.input:16
stream_connect=cla_router_1.out3:cla_in_3.input:16
stream_connect=cla_router_1.out4:cla_in_4.input:16
stream_connect=cla_router_1.out5:dummy_cla_sink_1.in1:16
stream_connect=cla_router_1.out6:dummy_cla_sink_1.in2:16
stream_connect=cla_router_1.out7:dummy_cla_sink_1.in3:16
stream_connect=cla_router_1.out8:dummy_cla_sink_1.in4:16



stream_connect=cla_in_1.vertex_cmd_0:cla_engine_0_1.in_cmd1:16
stream_connect=cla_in_2.vertex_cmd_0:cla_engine_0_1.in_cmd2:16
stream_connect=cla_in_3.vertex_cmd_0:cla_engine_0_1.in_cmd3:16
stream_connect=cla_in_4.vertex_cmd_0:cla_engine_0_1.in_cmd4:16


stream_connect=cla_in_1.vertex_cmd_1:cla_engine_0_1.in_cmd5:16
stream_connect=cla_in_2.vertex_cmd_1:cla_engine_0_1.in_cmd6:16
stream_connect=cla_in_3.vertex_cmd_1:cla_engine_0_1.in_cmd7:16
stream_connect=cla_in_4.vertex_cmd_1:cla_engine_0_1.in_cmd8:16


stream_connect=cla_engine_0_1.out_data1:cla_out_1.in_data_0:16
stream_connect=cla_engine_0_1.out_data2:cla_out_2.in_data_0:16
stream_connect=cla_engine_0_1.out_data3:cla_out_3.in_data_0:16
stream_connect=cla_engine_0_1.out_data4:cla_out_4.in_data_0:16

stream_connect=cla_engine_0_1.out_data5:cla_out_1.in_data_1:16
stream_connect=cla_engine_0_1.out_data6:cla_out_2.in_data_1:16
stream_connect=cla_engine_0_1.out_data7:cla_out_3.in_data_1:16
stream_connect=cla_engine_0_1.out_data8:cla_out_4.in_data_1:16

stream_connect=cla_in_1.vds_0:cla_out_1.in_vds_0:512
stream_connect=cla_in_2.vds_0:cla_out_2.in_vds_0:512
stream_connect=cla_in_3.vds_0:cla_out_3.in_vds_0:512
stream_connect=cla_in_4.vds_0:cla_out_4.in_vds_0:512


stream_connect=cla_in_1.vds_1:cla_out_1.in_vds_1:512
stream_connect=cla_in_2.vds_1:cla_out_2.in_vds_1:512
stream_connect=cla_in_3.vds_1:cla_out_3.in_vds_1:512
stream_connect=cla_in_4.vds_1:cla_out_4.in_vds_1:512


stream_connect=cla_out_1.out_vd:router_sink_1.in1:16
stream_connect=cla_out_2.out_vd:router_sink_1.in2:16
stream_connect=cla_out_3.out_vd:router_sink_1.in3:16
stream_connect=cla_out_4.out_vd:router_sink_1.in4:16





slr=router_source_1:SLR1
slr=router_sink_1:SLR1

slr=dummy_rpa_source_1:SLR1
slr=dummy_rpa_sink_1:SLR1
slr=dummy_rng_sink_1:SLR1

slr=dummy_cla_source_1:SLR1
slr=dummy_cla_sink_1:SLR1

slr=rpa_router_1:SLR1
slr=cla_router_1:SLR1

slr=vertex_loader_1:SLR1
slr=vertex_loader_2:SLR1
slr=vertex_loader_3:SLR1
slr=vertex_loader_4:SLR1


slr=vcache_vd_1:SLR1
slr=vcache_vd_2:SLR1
slr=vcache_vd_3:SLR1
slr=vcache_vd_4:SLR1


slr=vcache_mem_0_1:SLR0
slr=end_ctrl_1:SLR0



slr=cla_in_1:SLR1
slr=cla_in_2:SLR1
slr=cla_in_3:SLR1
slr=cla_in_4:SLR1


slr=cla_out_1:SLR1
slr=cla_out_2:SLR1
slr=cla_out_3:SLR1
slr=cla_out_4:SLR1


slr=cla_engine_0_1:SLR0


slr=irsgu_1:SLR2
slr=ssink_1:SLR2
slr=rng_instance_1:SLR2

slr=uniform_sample_1:SLR1
slr=uniform_sample_2:SLR1
slr=uniform_sample_3:SLR1
slr=uniform_sample_4:SLR1



sp=router_sink_1.mem:PLRAM[3]


sp=vcache_mem_0_1.data1:HBM[0]
sp=vcache_mem_0_1.data2:HBM[4]
sp=vcache_mem_0_1.data3:HBM[8]
sp=vcache_mem_0_1.data4:HBM[12]
sp=vcache_mem_0_1.data5:HBM[16]
sp=vcache_mem_0_1.data6:HBM[20]
sp=vcache_mem_0_1.data7:HBM[24]
sp=vcache_mem_0_1.data8:HBM[28]

sp=cla_engine_0_1.data1:HBM[1]
sp=cla_engine_0_1.data2:HBM[5]
sp=cla_engine_0_1.data3:HBM[9]
sp=cla_engine_0_1.data4:HBM[13]
sp=cla_engine_0_1.data5:HBM[17]
sp=cla_engine_0_1.data6:HBM[21]
sp=cla_engine_0_1.data7:HBM[25]
sp=cla_engine_0_1.data8:HBM[29]






[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithRemap
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=SSI_SpreadLogic_high
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
