#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Feb 23 23:26:42 2025
# Process ID: 47376
# Current directory: C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1
# Command line: vivado.exe -log blk_mem_gen_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl
# Log file: C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.vds
# Journal file: C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1\vivado.jou
# Running On        :DEKTOP-MOV670
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency     :4491 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :67804 MB
# Swap memory       :81604 MB
# Total Virtual     :149408 MB
# Available Virtual :105352 MB
#-----------------------------------------------------------
source blk_mem_gen_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arg/Documents/GitHub/FPGA/First_Project'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/arg/Documents/GitHub/FPGA/First_Project' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ce63c3dfb6f696eb to dir: C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/c/e/ce63c3dfb6f696eb/blk_mem_gen_0.dcp to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/c/e/ce63c3dfb6f696eb/blk_mem_gen_0_sim_netlist.v to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/c/e/ce63c3dfb6f696eb/blk_mem_gen_0_sim_netlist.vhdl to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/c/e/ce63c3dfb6f696eb/blk_mem_gen_0_stub.v to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/c/e/ce63c3dfb6f696eb/blk_mem_gen_0_stub.vhdl to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = ce63c3dfb6f696eb.
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 23:26:50 2025...
