Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec  1 10:10:11 2025
| Host         : claudio-z790prors running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file top_block_wrapper_drc_routed.rpt -pb top_block_wrapper_drc_routed.pb -rpx top_block_wrapper_drc_routed.rpx
| Design       : top_block_wrapper
| Device       : xcau15p-sbvb484-1-i
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top_block_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections | 3          |
| PDCN-1569 | Warning  | LUT equation term check  | 3          |
| RTSTAT-10 | Warning  | No routable loads        | 1          |
| CASC-14   | Advisory | CLOCK_DOMAINS            | 24         |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer top_block_i/GPIO_rx_0/inst/genblk1[1].u_ibufds/IBUFCTRL_INST (in top_block_i/GPIO_rx_0/inst/genblk1[1].u_ibufds macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer top_block_i/GPIO_rx_0/inst/genblk1[2].u_ibufds/IBUFCTRL_INST (in top_block_i/GPIO_rx_0/inst/genblk1[2].u_ibufds macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer top_block_i/GPIO_rx_0/inst/genblk1[3].u_ibufds/IBUFCTRL_INST (in top_block_i/GPIO_rx_0/inst/genblk1[3].u_ibufds macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
182 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
top_block_i/GPIO_rx_0/inst/GPIO[0],
top_block_i/GPIO_rx_0/inst/GPIO_orig[6:4],
top_block_i/GPIO_rx_0/inst/genblk1[1].u_ibufds/O,
top_block_i/GPIO_rx_0/inst/genblk1[2].u_ibufds/O,
top_block_i/GPIO_rx_0/inst/genblk1[3].u_ibufds/O,
top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/check_delay[8:0],
top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].u_idelay_impl_clock/check_delay[8:0],
top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].u_idelay_impl_clock/current_idelay_master[8:0],
top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/check_delay[8:0],
top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].u_idelay_impl_clock/check_delay[8:0]
 (the first 15 of 49 listed).
Related violations: <none>

CASC-14#1 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#2 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#3 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#4 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#5 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#6 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#7 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#8 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#9 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#10 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#11 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#12 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#13 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#14 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#15 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#16 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#17 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#18 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#19 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#20 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#21 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#22 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#23 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>

CASC-14#24 Advisory
CLOCK_DOMAINS  
The FIFO36E2 cell top_block_i/appUnit/FIFO_logic/fifo_generator_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2 is cascaded in series to expand the FIFO depth. The cell has CLOCK_DOMAINS=INDEPENDENT. For the target hardware architecture, common-clock FIFOs are preferred for cascaded FIFOs, because they have less latency than independent-clock FIFOs.
Related violations: <none>


