# do TopDE.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:45 on Jun 22,2025
# vlog -work work TopDE.vo 
# -- Compiling module TopDE
# -- Compiling module hard_block
# 
# Top level modules:
# 	TopDE
# End time: 10:14:46 on Jun 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:46 on Jun 22,2025
# vlog -work work TopDE.vwf.vt 
# -- Compiling module TopDE_vlg_vec_tst
# 
# Top level modules:
# 	TopDE_vlg_vec_tst
# End time: 10:14:46 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TopDE_vlg_vec_tst 
# Start time: 10:14:46 on Jun 22,2025
# Loading work.TopDE_vlg_vec_tst
# Loading work.TopDE
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from TopDE_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10806 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from TopDE_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst File: TopDE.vwf.vt
# after#26
# ** Note: $finish    : TopDE.vwf.vt(56)
#    Time: 1 us  Iteration: 0  Instance: /TopDE_vlg_vec_tst
# End time: 10:14:47 on Jun 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
