--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 16.939 ns
From           : SW[16]
To             : LCD_Display:inst10|DATA_BUS_VALUE[1]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 47.044 ns
From           : SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4
To             : LEDR[1]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.457 ns
From           : SW[1]
To             : HEX6[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.951 ns
From           : KEY[0]
To             : clkhold:inst4|out
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 21.22 MHz ( period = 47.120 ns )
From           : SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]
To             : LCD_Display:inst10|DATA_BUS_VALUE[1]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'SW[17]'
Slack          : N/A
Required Time  : None
Actual Time    : 22.89 MHz ( period = 43.682 ns )
From           : SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]
To             : SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0
From Clock     : SW[17]
To Clock       : SW[17]
Failed Paths   : 0

Type           : Clock Setup: 'SW[14]'
Slack          : N/A
Required Time  : None
Actual Time    : 22.89 MHz ( period = 43.682 ns )
From           : SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]
To             : SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0
From Clock     : SW[14]
To Clock       : SW[14]
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0
To             : SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 30

Type           : Clock Hold: 'SW[14]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0
To             : SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]
From Clock     : SW[14]
To Clock       : SW[14]
Failed Paths   : 30

Type           : Clock Hold: 'SW[17]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0
To             : SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]
From Clock     : SW[17]
To Clock       : SW[17]
Failed Paths   : 30

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 90

--------------------------------------------------------------------------------------

