verilog work "../../aug6/streamout.v"
vhdl work "testbench.vhd"
verilog work "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v"
