
VisiTune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aea8  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001389c  0800b064  0800b064  0000c064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e900  0801e900  0002001c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801e900  0801e900  0001f900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e908  0801e908  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e908  0801e908  0001f908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801e90c  0801e90c  0001f90c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20040000  0801e910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00043b84  2004001c  0801e92c  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20083ba0  0801e92c  00020ba0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026661  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000448e  00000000  00000000  000466ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019a8  00000000  00000000  0004ab40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001317  00000000  00000000  0004c4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d773  00000000  00000000  0004d7ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e8d4  00000000  00000000  0007af72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f685  00000000  00000000  00099846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001b8ecb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d8c  00000000  00000000  001b8f84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001bfd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000303b  00000000  00000000  001bfd6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000c8  00000000  00000000  001c2da7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004001c 	.word	0x2004001c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800b04c 	.word	0x0800b04c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040020 	.word	0x20040020
 80001f8:	0800b04c 	.word	0x0800b04c

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	@ 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	3c01      	subs	r4, #1
 8000338:	bf28      	it	cs
 800033a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800033e:	d2e9      	bcs.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__aeabi_d2f>:
 8000998:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800099c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009a0:	bf24      	itt	cs
 80009a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009aa:	d90d      	bls.n	80009c8 <__aeabi_d2f+0x30>
 80009ac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009b8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c0:	bf08      	it	eq
 80009c2:	f020 0001 	biceq.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009cc:	d121      	bne.n	8000a12 <__aeabi_d2f+0x7a>
 80009ce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009d2:	bfbc      	itt	lt
 80009d4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009d8:	4770      	bxlt	lr
 80009da:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009de:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e2:	f1c2 0218 	rsb	r2, r2, #24
 80009e6:	f1c2 0c20 	rsb	ip, r2, #32
 80009ea:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ee:	fa20 f002 	lsr.w	r0, r0, r2
 80009f2:	bf18      	it	ne
 80009f4:	f040 0001 	orrne.w	r0, r0, #1
 80009f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a04:	ea40 000c 	orr.w	r0, r0, ip
 8000a08:	fa23 f302 	lsr.w	r3, r3, r2
 8000a0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a10:	e7cc      	b.n	80009ac <__aeabi_d2f+0x14>
 8000a12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a16:	d107      	bne.n	8000a28 <__aeabi_d2f+0x90>
 8000a18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a1c:	bf1e      	ittt	ne
 8000a1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a26:	4770      	bxne	lr
 8000a28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_uldivmod>:
 8000a38:	b953      	cbnz	r3, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3a:	b94a      	cbnz	r2, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	bf08      	it	eq
 8000a40:	2800      	cmpeq	r0, #0
 8000a42:	bf1c      	itt	ne
 8000a44:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a48:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a4c:	f000 b988 	b.w	8000d60 <__aeabi_idiv0>
 8000a50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a58:	f000 f806 	bl	8000a68 <__udivmoddi4>
 8000a5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a64:	b004      	add	sp, #16
 8000a66:	4770      	bx	lr

08000a68 <__udivmoddi4>:
 8000a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a6c:	9d08      	ldr	r5, [sp, #32]
 8000a6e:	468e      	mov	lr, r1
 8000a70:	4604      	mov	r4, r0
 8000a72:	4688      	mov	r8, r1
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d14a      	bne.n	8000b0e <__udivmoddi4+0xa6>
 8000a78:	428a      	cmp	r2, r1
 8000a7a:	4617      	mov	r7, r2
 8000a7c:	d962      	bls.n	8000b44 <__udivmoddi4+0xdc>
 8000a7e:	fab2 f682 	clz	r6, r2
 8000a82:	b14e      	cbz	r6, 8000a98 <__udivmoddi4+0x30>
 8000a84:	f1c6 0320 	rsb	r3, r6, #32
 8000a88:	fa01 f806 	lsl.w	r8, r1, r6
 8000a8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000a90:	40b7      	lsls	r7, r6
 8000a92:	ea43 0808 	orr.w	r8, r3, r8
 8000a96:	40b4      	lsls	r4, r6
 8000a98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a9c:	fa1f fc87 	uxth.w	ip, r7
 8000aa0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000aa4:	0c23      	lsrs	r3, r4, #16
 8000aa6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000aaa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aae:	fb01 f20c 	mul.w	r2, r1, ip
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	d909      	bls.n	8000aca <__udivmoddi4+0x62>
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000abc:	f080 80ea 	bcs.w	8000c94 <__udivmoddi4+0x22c>
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	f240 80e7 	bls.w	8000c94 <__udivmoddi4+0x22c>
 8000ac6:	3902      	subs	r1, #2
 8000ac8:	443b      	add	r3, r7
 8000aca:	1a9a      	subs	r2, r3, r2
 8000acc:	b2a3      	uxth	r3, r4
 8000ace:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ad2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ada:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ade:	459c      	cmp	ip, r3
 8000ae0:	d909      	bls.n	8000af6 <__udivmoddi4+0x8e>
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ae8:	f080 80d6 	bcs.w	8000c98 <__udivmoddi4+0x230>
 8000aec:	459c      	cmp	ip, r3
 8000aee:	f240 80d3 	bls.w	8000c98 <__udivmoddi4+0x230>
 8000af2:	443b      	add	r3, r7
 8000af4:	3802      	subs	r0, #2
 8000af6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000afa:	eba3 030c 	sub.w	r3, r3, ip
 8000afe:	2100      	movs	r1, #0
 8000b00:	b11d      	cbz	r5, 8000b0a <__udivmoddi4+0xa2>
 8000b02:	40f3      	lsrs	r3, r6
 8000b04:	2200      	movs	r2, #0
 8000b06:	e9c5 3200 	strd	r3, r2, [r5]
 8000b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	d905      	bls.n	8000b1e <__udivmoddi4+0xb6>
 8000b12:	b10d      	cbz	r5, 8000b18 <__udivmoddi4+0xb0>
 8000b14:	e9c5 0100 	strd	r0, r1, [r5]
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4608      	mov	r0, r1
 8000b1c:	e7f5      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b1e:	fab3 f183 	clz	r1, r3
 8000b22:	2900      	cmp	r1, #0
 8000b24:	d146      	bne.n	8000bb4 <__udivmoddi4+0x14c>
 8000b26:	4573      	cmp	r3, lr
 8000b28:	d302      	bcc.n	8000b30 <__udivmoddi4+0xc8>
 8000b2a:	4282      	cmp	r2, r0
 8000b2c:	f200 8105 	bhi.w	8000d3a <__udivmoddi4+0x2d2>
 8000b30:	1a84      	subs	r4, r0, r2
 8000b32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b36:	2001      	movs	r0, #1
 8000b38:	4690      	mov	r8, r2
 8000b3a:	2d00      	cmp	r5, #0
 8000b3c:	d0e5      	beq.n	8000b0a <__udivmoddi4+0xa2>
 8000b3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000b42:	e7e2      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b44:	2a00      	cmp	r2, #0
 8000b46:	f000 8090 	beq.w	8000c6a <__udivmoddi4+0x202>
 8000b4a:	fab2 f682 	clz	r6, r2
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	f040 80a4 	bne.w	8000c9c <__udivmoddi4+0x234>
 8000b54:	1a8a      	subs	r2, r1, r2
 8000b56:	0c03      	lsrs	r3, r0, #16
 8000b58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b5c:	b280      	uxth	r0, r0
 8000b5e:	b2bc      	uxth	r4, r7
 8000b60:	2101      	movs	r1, #1
 8000b62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d907      	bls.n	8000b86 <__udivmoddi4+0x11e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000b7c:	d202      	bcs.n	8000b84 <__udivmoddi4+0x11c>
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	f200 80e0 	bhi.w	8000d44 <__udivmoddi4+0x2dc>
 8000b84:	46c4      	mov	ip, r8
 8000b86:	1a9b      	subs	r3, r3, r2
 8000b88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b94:	fb02 f404 	mul.w	r4, r2, r4
 8000b98:	429c      	cmp	r4, r3
 8000b9a:	d907      	bls.n	8000bac <__udivmoddi4+0x144>
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ba2:	d202      	bcs.n	8000baa <__udivmoddi4+0x142>
 8000ba4:	429c      	cmp	r4, r3
 8000ba6:	f200 80ca 	bhi.w	8000d3e <__udivmoddi4+0x2d6>
 8000baa:	4602      	mov	r2, r0
 8000bac:	1b1b      	subs	r3, r3, r4
 8000bae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bb2:	e7a5      	b.n	8000b00 <__udivmoddi4+0x98>
 8000bb4:	f1c1 0620 	rsb	r6, r1, #32
 8000bb8:	408b      	lsls	r3, r1
 8000bba:	fa22 f706 	lsr.w	r7, r2, r6
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000bc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000bc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bd0:	4323      	orrs	r3, r4
 8000bd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000bd6:	fa1f fc87 	uxth.w	ip, r7
 8000bda:	fbbe f0f9 	udiv	r0, lr, r9
 8000bde:	0c1c      	lsrs	r4, r3, #16
 8000be0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000be4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000be8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	fa02 f201 	lsl.w	r2, r2, r1
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x1a0>
 8000bf4:	193c      	adds	r4, r7, r4
 8000bf6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000bfa:	f080 809c 	bcs.w	8000d36 <__udivmoddi4+0x2ce>
 8000bfe:	45a6      	cmp	lr, r4
 8000c00:	f240 8099 	bls.w	8000d36 <__udivmoddi4+0x2ce>
 8000c04:	3802      	subs	r0, #2
 8000c06:	443c      	add	r4, r7
 8000c08:	eba4 040e 	sub.w	r4, r4, lr
 8000c0c:	fa1f fe83 	uxth.w	lr, r3
 8000c10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c14:	fb09 4413 	mls	r4, r9, r3, r4
 8000c18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c20:	45a4      	cmp	ip, r4
 8000c22:	d908      	bls.n	8000c36 <__udivmoddi4+0x1ce>
 8000c24:	193c      	adds	r4, r7, r4
 8000c26:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c2a:	f080 8082 	bcs.w	8000d32 <__udivmoddi4+0x2ca>
 8000c2e:	45a4      	cmp	ip, r4
 8000c30:	d97f      	bls.n	8000d32 <__udivmoddi4+0x2ca>
 8000c32:	3b02      	subs	r3, #2
 8000c34:	443c      	add	r4, r7
 8000c36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c3a:	eba4 040c 	sub.w	r4, r4, ip
 8000c3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c42:	4564      	cmp	r4, ip
 8000c44:	4673      	mov	r3, lr
 8000c46:	46e1      	mov	r9, ip
 8000c48:	d362      	bcc.n	8000d10 <__udivmoddi4+0x2a8>
 8000c4a:	d05f      	beq.n	8000d0c <__udivmoddi4+0x2a4>
 8000c4c:	b15d      	cbz	r5, 8000c66 <__udivmoddi4+0x1fe>
 8000c4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000c52:	eb64 0409 	sbc.w	r4, r4, r9
 8000c56:	fa04 f606 	lsl.w	r6, r4, r6
 8000c5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000c5e:	431e      	orrs	r6, r3
 8000c60:	40cc      	lsrs	r4, r1
 8000c62:	e9c5 6400 	strd	r6, r4, [r5]
 8000c66:	2100      	movs	r1, #0
 8000c68:	e74f      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000c6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c6e:	0c01      	lsrs	r1, r0, #16
 8000c70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c74:	b280      	uxth	r0, r0
 8000c76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4638      	mov	r0, r7
 8000c7e:	463c      	mov	r4, r7
 8000c80:	46b8      	mov	r8, r7
 8000c82:	46be      	mov	lr, r7
 8000c84:	2620      	movs	r6, #32
 8000c86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c8a:	eba2 0208 	sub.w	r2, r2, r8
 8000c8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c92:	e766      	b.n	8000b62 <__udivmoddi4+0xfa>
 8000c94:	4601      	mov	r1, r0
 8000c96:	e718      	b.n	8000aca <__udivmoddi4+0x62>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	e72c      	b.n	8000af6 <__udivmoddi4+0x8e>
 8000c9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ca0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	40b1      	lsls	r1, r6
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cb6:	b2bc      	uxth	r4, r7
 8000cb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cbc:	0c11      	lsrs	r1, r2, #16
 8000cbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc2:	fb08 f904 	mul.w	r9, r8, r4
 8000cc6:	40b0      	lsls	r0, r6
 8000cc8:	4589      	cmp	r9, r1
 8000cca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cce:	b280      	uxth	r0, r0
 8000cd0:	d93e      	bls.n	8000d50 <__udivmoddi4+0x2e8>
 8000cd2:	1879      	adds	r1, r7, r1
 8000cd4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000cd8:	d201      	bcs.n	8000cde <__udivmoddi4+0x276>
 8000cda:	4589      	cmp	r9, r1
 8000cdc:	d81f      	bhi.n	8000d1e <__udivmoddi4+0x2b6>
 8000cde:	eba1 0109 	sub.w	r1, r1, r9
 8000ce2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ce6:	fb09 f804 	mul.w	r8, r9, r4
 8000cea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cee:	b292      	uxth	r2, r2
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	4542      	cmp	r2, r8
 8000cf6:	d229      	bcs.n	8000d4c <__udivmoddi4+0x2e4>
 8000cf8:	18ba      	adds	r2, r7, r2
 8000cfa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000cfe:	d2c4      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d00:	4542      	cmp	r2, r8
 8000d02:	d2c2      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d04:	f1a9 0102 	sub.w	r1, r9, #2
 8000d08:	443a      	add	r2, r7
 8000d0a:	e7be      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d0c:	45f0      	cmp	r8, lr
 8000d0e:	d29d      	bcs.n	8000c4c <__udivmoddi4+0x1e4>
 8000d10:	ebbe 0302 	subs.w	r3, lr, r2
 8000d14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d18:	3801      	subs	r0, #1
 8000d1a:	46e1      	mov	r9, ip
 8000d1c:	e796      	b.n	8000c4c <__udivmoddi4+0x1e4>
 8000d1e:	eba7 0909 	sub.w	r9, r7, r9
 8000d22:	4449      	add	r1, r9
 8000d24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2c:	fb09 f804 	mul.w	r8, r9, r4
 8000d30:	e7db      	b.n	8000cea <__udivmoddi4+0x282>
 8000d32:	4673      	mov	r3, lr
 8000d34:	e77f      	b.n	8000c36 <__udivmoddi4+0x1ce>
 8000d36:	4650      	mov	r0, sl
 8000d38:	e766      	b.n	8000c08 <__udivmoddi4+0x1a0>
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e6fd      	b.n	8000b3a <__udivmoddi4+0xd2>
 8000d3e:	443b      	add	r3, r7
 8000d40:	3a02      	subs	r2, #2
 8000d42:	e733      	b.n	8000bac <__udivmoddi4+0x144>
 8000d44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	e71c      	b.n	8000b86 <__udivmoddi4+0x11e>
 8000d4c:	4649      	mov	r1, r9
 8000d4e:	e79c      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d50:	eba1 0109 	sub.w	r1, r1, r9
 8000d54:	46c4      	mov	ip, r8
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	e7c4      	b.n	8000cea <__udivmoddi4+0x282>

08000d60 <__aeabi_idiv0>:
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <ADC_ReadAll_Polling>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ADC_ReadAll_Polling(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  	HAL_ADC_Start(&hadc1);
 8000d6a:	4810      	ldr	r0, [pc, #64]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d6c:	f002 fdd0 	bl	8003910 <HAL_ADC_Start>
    for (int i = 0; i < 4; i++)
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	e012      	b.n	8000d9c <ADC_ReadAll_Polling+0x38>
    {
        if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK)
 8000d76:	2105      	movs	r1, #5
 8000d78:	480c      	ldr	r0, [pc, #48]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d7a:	f002 fe2c 	bl	80039d6 <HAL_ADC_PollForConversion>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d108      	bne.n	8000d96 <ADC_ReadAll_Polling+0x32>
        {
            adc_buf[i] = HAL_ADC_GetValue(&hadc1);
 8000d84:	4809      	ldr	r0, [pc, #36]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d86:	f002 feb5 	bl	8003af4 <HAL_ADC_GetValue>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	b299      	uxth	r1, r3
 8000d8e:	4a08      	ldr	r2, [pc, #32]	@ (8000db0 <ADC_ReadAll_Polling+0x4c>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 4; i++)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2b03      	cmp	r3, #3
 8000da0:	dde9      	ble.n	8000d76 <ADC_ReadAll_Polling+0x12>
        }
    }
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20040038 	.word	0x20040038
 8000db0:	20040364 	.word	0x20040364

08000db4 <processFFT>:
void processFFT(const q15_t* in, q15_t* out, uint16_t num_samples) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b098      	sub	sp, #96	@ 0x60
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	80fb      	strh	r3, [r7, #6]
	uint32_t pos = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while ((pos + FFT_INCREMENT) <= num_samples) {
 8000dc6:	e1ae      	b.n	8001126 <processFFT+0x372>
		for (int i = 0; i < FFT_SIZE; i++) {
 8000dc8:	2300      	movs	r3, #0
 8000dca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000dcc:	e02d      	b.n	8000e2a <processFFT+0x76>
			float32_t sample = 0.0f;
 8000dce:	f04f 0300 	mov.w	r3, #0
 8000dd2:	657b      	str	r3, [r7, #84]	@ 0x54
		    if (pos + i < num_samples) {
 8000dd4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000dd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000dd8:	441a      	add	r2, r3
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d211      	bcs.n	8000e04 <processFFT+0x50>
		    	sample = (float32_t)in[pos + i] / 32768.0f;  // q15 â†’ float
 8000de0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000de4:	4413      	add	r3, r2
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	68fa      	ldr	r2, [r7, #12]
 8000dea:	4413      	add	r3, r2
 8000dec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000df0:	ee07 3a90 	vmov	s15, r3
 8000df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000df8:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 80010c4 <processFFT+0x310>
 8000dfc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e00:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		    }
		    fft_in[i] = sample * window[i];
 8000e04:	4ab0      	ldr	r2, [pc, #704]	@ (80010c8 <processFFT+0x314>)
 8000e06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	4413      	add	r3, r2
 8000e0c:	ed93 7a00 	vldr	s14, [r3]
 8000e10:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8000e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e18:	4aac      	ldr	r2, [pc, #688]	@ (80010cc <processFFT+0x318>)
 8000e1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_SIZE; i++) {
 8000e24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e26:	3301      	adds	r3, #1
 8000e28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000e2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e30:	dbcd      	blt.n	8000dce <processFFT+0x1a>
		}

		arm_rfft_fast_f32(&rfft, fft_in, fft_out, 0);
 8000e32:	2300      	movs	r3, #0
 8000e34:	4aa6      	ldr	r2, [pc, #664]	@ (80010d0 <processFFT+0x31c>)
 8000e36:	49a5      	ldr	r1, [pc, #660]	@ (80010cc <processFFT+0x318>)
 8000e38:	48a6      	ldr	r0, [pc, #664]	@ (80010d4 <processFFT+0x320>)
 8000e3a:	f009 f9f3 	bl	800a224 <arm_rfft_fast_f32>

		int low_bin = 40;
 8000e3e:	2328      	movs	r3, #40	@ 0x28
 8000e40:	633b      	str	r3, [r7, #48]	@ 0x30
		int high_bin = 90;
 8000e42:	235a      	movs	r3, #90	@ 0x5a
 8000e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
		//determine lowShelfGain (tied to adc_buf[0]
		uint32_t dial0 = adc_buf[0];
 8000e46:	4ba4      	ldr	r3, [pc, #656]	@ (80010d8 <processFFT+0x324>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	653b      	str	r3, [r7, #80]	@ 0x50
		if (dial0 < 15) dial0 = 0;
 8000e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e4e:	2b0e      	cmp	r3, #14
 8000e50:	d801      	bhi.n	8000e56 <processFFT+0xa2>
 8000e52:	2300      	movs	r3, #0
 8000e54:	653b      	str	r3, [r7, #80]	@ 0x50
		if (dial0 > 4000) dial0 = 4000;
 8000e56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e58:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000e5c:	d902      	bls.n	8000e64 <processFFT+0xb0>
 8000e5e:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000e62:	653b      	str	r3, [r7, #80]	@ 0x50
		uint32_t dial1 = adc_buf[1];
 8000e64:	4b9c      	ldr	r3, [pc, #624]	@ (80010d8 <processFFT+0x324>)
 8000e66:	885b      	ldrh	r3, [r3, #2]
 8000e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (dial1 < 15) dial1 = 0;
 8000e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e6c:	2b0e      	cmp	r3, #14
 8000e6e:	d801      	bhi.n	8000e74 <processFFT+0xc0>
 8000e70:	2300      	movs	r3, #0
 8000e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (dial1 > 4000) dial1 = 4000;
 8000e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e76:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000e7a:	d902      	bls.n	8000e82 <processFFT+0xce>
 8000e7c:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
		float32_t lowShelfGain = (dial0 * 1.0)/2000 * 1.0f;
 8000e82:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000e84:	f7ff fafc 	bl	8000480 <__aeabi_ui2d>
 8000e88:	f04f 0200 	mov.w	r2, #0
 8000e8c:	4b93      	ldr	r3, [pc, #588]	@ (80010dc <processFFT+0x328>)
 8000e8e:	f7ff fc9b 	bl	80007c8 <__aeabi_ddiv>
 8000e92:	4602      	mov	r2, r0
 8000e94:	460b      	mov	r3, r1
 8000e96:	4610      	mov	r0, r2
 8000e98:	4619      	mov	r1, r3
 8000e9a:	f7ff fd7d 	bl	8000998 <__aeabi_d2f>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
		float32_t highShelfGain = (dial1 * 1.0)/2000 * 1.0f;
 8000ea2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000ea4:	f7ff faec 	bl	8000480 <__aeabi_ui2d>
 8000ea8:	f04f 0200 	mov.w	r2, #0
 8000eac:	4b8b      	ldr	r3, [pc, #556]	@ (80010dc <processFFT+0x328>)
 8000eae:	f7ff fc8b 	bl	80007c8 <__aeabi_ddiv>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fd6d 	bl	8000998 <__aeabi_d2f>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	627b      	str	r3, [r7, #36]	@ 0x24

		for (int b = 0; b < low_bin; b++) {
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ec6:	e046      	b.n	8000f56 <processFFT+0x1a2>
			float32_t t = (float)b / (float)low_bin; // 0..1
 8000ec8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000eca:	ee07 3a90 	vmov	s15, r3
 8000ece:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ed4:	ee07 3a90 	vmov	s15, r3
 8000ed8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ee0:	edc7 7a06 	vstr	s15, [r7, #24]
			float32_t weight = lowShelfGain + (1.0f - lowShelfGain) * t;
 8000ee4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ee8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000eec:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f00:	edc7 7a05 	vstr	s15, [r7, #20]
			fft_out[b*2] *= weight;
 8000f04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	4a71      	ldr	r2, [pc, #452]	@ (80010d0 <processFFT+0x31c>)
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	4413      	add	r3, r2
 8000f0e:	ed93 7a00 	vldr	s14, [r3]
 8000f12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f1e:	4a6c      	ldr	r2, [pc, #432]	@ (80010d0 <processFFT+0x31c>)
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	4413      	add	r3, r2
 8000f24:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2+1] *= weight;
 8000f28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	4a68      	ldr	r2, [pc, #416]	@ (80010d0 <processFFT+0x31c>)
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	4413      	add	r3, r2
 8000f34:	ed93 7a00 	vldr	s14, [r3]
 8000f38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f46:	4a62      	ldr	r2, [pc, #392]	@ (80010d0 <processFFT+0x31c>)
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	4413      	add	r3, r2
 8000f4c:	edc3 7a00 	vstr	s15, [r3]
		for (int b = 0; b < low_bin; b++) {
 8000f50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f52:	3301      	adds	r3, #1
 8000f54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	dbb4      	blt.n	8000ec8 <processFFT+0x114>
		}

		for (int b = low_bin; b < high_bin; b++) {
 8000f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8000f62:	e046      	b.n	8000ff2 <processFFT+0x23e>
//			float32_t t = (float)(b - high_bin) / (float)((300 - high_bin) - 1); // 0..1
//			float32_t weight = 1.0f + (highShelfGain - 1.0f) * t;
			float32_t t = (float)b / (float)low_bin; // 0..1
 8000f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f70:	ee07 3a90 	vmov	s15, r3
 8000f74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f7c:	edc7 7a08 	vstr	s15, [r7, #32]
			float32_t weight = highShelfGain + (1.0f - highShelfGain) * t;
 8000f80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f84:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000f88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f8c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f94:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f9c:	edc7 7a07 	vstr	s15, [r7, #28]
			fft_out[b*2] *= weight;
 8000fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4a4a      	ldr	r2, [pc, #296]	@ (80010d0 <processFFT+0x31c>)
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	4413      	add	r3, r2
 8000faa:	ed93 7a00 	vldr	s14, [r3]
 8000fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fba:	4a45      	ldr	r2, [pc, #276]	@ (80010d0 <processFFT+0x31c>)
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2+1] *= weight;
 8000fc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	3301      	adds	r3, #1
 8000fca:	4a41      	ldr	r2, [pc, #260]	@ (80010d0 <processFFT+0x31c>)
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4413      	add	r3, r2
 8000fd0:	ed93 7a00 	vldr	s14, [r3]
 8000fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	3301      	adds	r3, #1
 8000fda:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fe2:	4a3b      	ldr	r2, [pc, #236]	@ (80010d0 <processFFT+0x31c>)
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	4413      	add	r3, r2
 8000fe8:	edc3 7a00 	vstr	s15, [r3]
		for (int b = low_bin; b < high_bin; b++) {
 8000fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fee:	3301      	adds	r3, #1
 8000ff0:	647b      	str	r3, [r7, #68]	@ 0x44
 8000ff2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	dbb4      	blt.n	8000f64 <processFFT+0x1b0>
		}

		arm_rfft_fast_f32(&rfft, fft_out, fft_in, 1);
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	4a33      	ldr	r2, [pc, #204]	@ (80010cc <processFFT+0x318>)
 8000ffe:	4934      	ldr	r1, [pc, #208]	@ (80010d0 <processFFT+0x31c>)
 8001000:	4834      	ldr	r0, [pc, #208]	@ (80010d4 <processFFT+0x320>)
 8001002:	f009 f90f 	bl	800a224 <arm_rfft_fast_f32>

		//don't get this
		for (int i = 0; i < FFT_INCREMENT; i++) {
 8001006:	2300      	movs	r3, #0
 8001008:	643b      	str	r3, [r7, #64]	@ 0x40
 800100a:	e016      	b.n	800103a <processFFT+0x286>
			fft_in[i] += overlap[i];
 800100c:	4a2f      	ldr	r2, [pc, #188]	@ (80010cc <processFFT+0x318>)
 800100e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4413      	add	r3, r2
 8001014:	ed93 7a00 	vldr	s14, [r3]
 8001018:	4a31      	ldr	r2, [pc, #196]	@ (80010e0 <processFFT+0x32c>)
 800101a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4413      	add	r3, r2
 8001020:	edd3 7a00 	vldr	s15, [r3]
 8001024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001028:	4a28      	ldr	r2, [pc, #160]	@ (80010cc <processFFT+0x318>)
 800102a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	4413      	add	r3, r2
 8001030:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_INCREMENT; i++) {
 8001034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001036:	3301      	adds	r3, #1
 8001038:	643b      	str	r3, [r7, #64]	@ 0x40
 800103a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800103c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001040:	dbe4      	blt.n	800100c <processFFT+0x258>
		}
		//end don't get this

		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 8001042:	2300      	movs	r3, #0
 8001044:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001046:	e030      	b.n	80010aa <processFFT+0x2f6>
			float32_t x = fft_in[i];
 8001048:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <processFFT+0x318>)
 800104a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (x > 0.8f) x = 0.8f; //used to be 1.0
 8001054:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001058:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80010e4 <processFFT+0x330>
 800105c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001064:	dd01      	ble.n	800106a <processFFT+0x2b6>
 8001066:	4b20      	ldr	r3, [pc, #128]	@ (80010e8 <processFFT+0x334>)
 8001068:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (x < -0.8f) x = -0.8f; //same
 800106a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800106e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80010ec <processFFT+0x338>
 8001072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107a:	d501      	bpl.n	8001080 <processFFT+0x2cc>
 800107c:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <processFFT+0x33c>)
 800107e:	63bb      	str	r3, [r7, #56]	@ 0x38
			out[pos + i] = (int16_t)(x * 32767.0f);
 8001080:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001084:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80010f4 <processFFT+0x340>
 8001088:	ee67 7a87 	vmul.f32	s15, s15, s14
 800108c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800108e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001090:	4413      	add	r3, r2
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	68ba      	ldr	r2, [r7, #8]
 8001096:	4413      	add	r3, r2
 8001098:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800109c:	ee17 2a90 	vmov	r2, s15
 80010a0:	b212      	sxth	r2, r2
 80010a2:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 80010a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010a6:	3301      	adds	r3, #1
 80010a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80010b0:	da05      	bge.n	80010be <processFFT+0x30a>
 80010b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010b6:	441a      	add	r2, r3
 80010b8:	88fb      	ldrh	r3, [r7, #6]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d3c4      	bcc.n	8001048 <processFFT+0x294>
		}

		for (int i = 0; i < FFT_INCREMENT; ++i) {
 80010be:	2300      	movs	r3, #0
 80010c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80010c2:	e028      	b.n	8001116 <processFFT+0x362>
 80010c4:	47000000 	.word	0x47000000
 80010c8:	20082b80 	.word	0x20082b80
 80010cc:	20080380 	.word	0x20080380
 80010d0:	20081380 	.word	0x20081380
 80010d4:	20083b80 	.word	0x20083b80
 80010d8:	20040364 	.word	0x20040364
 80010dc:	409f4000 	.word	0x409f4000
 80010e0:	20082380 	.word	0x20082380
 80010e4:	3f4ccccd 	.word	0x3f4ccccd
 80010e8:	3f4ccccd 	.word	0x3f4ccccd
 80010ec:	bf4ccccd 	.word	0xbf4ccccd
 80010f0:	bf4ccccd 	.word	0xbf4ccccd
 80010f4:	46fffe00 	.word	0x46fffe00
			overlap[i] = fft_in[i+FFT_INCREMENT];
 80010f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010fa:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80010fe:	4a10      	ldr	r2, [pc, #64]	@ (8001140 <processFFT+0x38c>)
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	4413      	add	r3, r2
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	490f      	ldr	r1, [pc, #60]	@ (8001144 <processFFT+0x390>)
 8001108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	440b      	add	r3, r1
 800110e:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT; ++i) {
 8001110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001112:	3301      	adds	r3, #1
 8001114:	637b      	str	r3, [r7, #52]	@ 0x34
 8001116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800111c:	dbec      	blt.n	80010f8 <processFFT+0x344>
		}

		pos += FFT_INCREMENT;
 800111e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001120:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001124:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while ((pos + FFT_INCREMENT) <= num_samples) {
 8001126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001128:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	429a      	cmp	r2, r3
 8001130:	f67f ae4a 	bls.w	8000dc8 <processFFT+0x14>
	}
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3760      	adds	r7, #96	@ 0x60
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20080380 	.word	0x20080380
 8001144:	20082380 	.word	0x20082380

08001148 <read_keypad>:

char read_keypad() {
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b095      	sub	sp, #84	@ 0x54
 800114c:	af00      	add	r7, sp, #0
	// Row pins
	GPIO_TypeDef* ROW_PORT[4] = {Row_1_GPIO_Port, Row_2_GPIO_Port, Row_3_GPIO_Port, Row_4_GPIO_Port};
 800114e:	4b4a      	ldr	r3, [pc, #296]	@ (8001278 <read_keypad+0x130>)
 8001150:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8001154:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001156:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t      ROW_PIN[4]  = {Row_1_Pin,       Row_2_Pin,       Row_3_Pin,       Row_4_Pin};
 800115a:	4a48      	ldr	r2, [pc, #288]	@ (800127c <read_keypad+0x134>)
 800115c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001160:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001164:	e883 0003 	stmia.w	r3, {r0, r1}

	// Col pins
	GPIO_TypeDef* COL_PORT[4] = {Col_1_GPIO_Port, Col_2_GPIO_Port, Col_3_GPIO_Port, Col_4_GPIO_Port};
 8001168:	4b45      	ldr	r3, [pc, #276]	@ (8001280 <read_keypad+0x138>)
 800116a:	f107 041c 	add.w	r4, r7, #28
 800116e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001170:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t     COL_PIN[4]  = {Col_1_Pin,       Col_2_Pin,       Col_3_Pin,       Col_4_Pin};
 8001174:	4a43      	ldr	r2, [pc, #268]	@ (8001284 <read_keypad+0x13c>)
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800117e:	e883 0003 	stmia.w	r3, {r0, r1}

	// Key map (customize to your keypad)
	char KEY_MAP[4][4] =
 8001182:	4b41      	ldr	r3, [pc, #260]	@ (8001288 <read_keypad+0x140>)
 8001184:	1d3c      	adds	r4, r7, #4
 8001186:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001188:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{'4','5','6','B'},
		{'7','8','9','C'},
		{'*','0','#','D'}
	};

	for (int c = 0; c < 4; c++)
 800118c:	2300      	movs	r3, #0
 800118e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001190:	e069      	b.n	8001266 <read_keypad+0x11e>
	{
		// Drive all columns HIGH
		for (int i = 0; i < 4; i++)
 8001192:	2300      	movs	r3, #0
 8001194:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001196:	e012      	b.n	80011be <read_keypad+0x76>
			HAL_GPIO_WritePin(COL_PORT[i], COL_PIN[i], GPIO_PIN_SET);
 8001198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	3350      	adds	r3, #80	@ 0x50
 800119e:	443b      	add	r3, r7
 80011a0:	f853 0c34 	ldr.w	r0, [r3, #-52]
 80011a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	3350      	adds	r3, #80	@ 0x50
 80011aa:	443b      	add	r3, r7
 80011ac:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80011b0:	2201      	movs	r2, #1
 80011b2:	4619      	mov	r1, r3
 80011b4:	f004 fd28 	bl	8005c08 <HAL_GPIO_WritePin>
		for (int i = 0; i < 4; i++)
 80011b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011ba:	3301      	adds	r3, #1
 80011bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80011be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	dde9      	ble.n	8001198 <read_keypad+0x50>

		// Drive only this column LOW
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 80011c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	3350      	adds	r3, #80	@ 0x50
 80011ca:	443b      	add	r3, r7
 80011cc:	f853 0c34 	ldr.w	r0, [r3, #-52]
 80011d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	3350      	adds	r3, #80	@ 0x50
 80011d6:	443b      	add	r3, r7
 80011d8:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80011dc:	2200      	movs	r2, #0
 80011de:	4619      	mov	r1, r3
 80011e0:	f004 fd12 	bl	8005c08 <HAL_GPIO_WritePin>

		HAL_Delay(1); // settle time
 80011e4:	2001      	movs	r0, #1
 80011e6:	f002 f815 	bl	8003214 <HAL_Delay>

		// Read each row
		for (int r = 0; r < 4; r++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80011ee:	e034      	b.n	800125a <read_keypad+0x112>
		{
			if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 80011f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	3350      	adds	r3, #80	@ 0x50
 80011f6:	443b      	add	r3, r7
 80011f8:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 80011fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	3350      	adds	r3, #80	@ 0x50
 8001202:	443b      	add	r3, r7
 8001204:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001208:	4619      	mov	r1, r3
 800120a:	4610      	mov	r0, r2
 800120c:	f004 fce4 	bl	8005bd8 <HAL_GPIO_ReadPin>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d11e      	bne.n	8001254 <read_keypad+0x10c>
			{
				HAL_Delay(20);   // debounce
 8001216:	2014      	movs	r0, #20
 8001218:	f001 fffc 	bl	8003214 <HAL_Delay>
				if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 800121c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	3350      	adds	r3, #80	@ 0x50
 8001222:	443b      	add	r3, r7
 8001224:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8001228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	3350      	adds	r3, #80	@ 0x50
 800122e:	443b      	add	r3, r7
 8001230:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001234:	4619      	mov	r1, r3
 8001236:	4610      	mov	r0, r2
 8001238:	f004 fcce 	bl	8005bd8 <HAL_GPIO_ReadPin>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d108      	bne.n	8001254 <read_keypad+0x10c>
					return KEY_MAP[r][c];
 8001242:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	3350      	adds	r3, #80	@ 0x50
 8001248:	19da      	adds	r2, r3, r7
 800124a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800124c:	4413      	add	r3, r2
 800124e:	3b4c      	subs	r3, #76	@ 0x4c
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	e00c      	b.n	800126e <read_keypad+0x126>
		for (int r = 0; r < 4; r++)
 8001254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001256:	3301      	adds	r3, #1
 8001258:	647b      	str	r3, [r7, #68]	@ 0x44
 800125a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800125c:	2b03      	cmp	r3, #3
 800125e:	ddc7      	ble.n	80011f0 <read_keypad+0xa8>
	for (int c = 0; c < 4; c++)
 8001260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001262:	3301      	adds	r3, #1
 8001264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001268:	2b03      	cmp	r3, #3
 800126a:	dd92      	ble.n	8001192 <read_keypad+0x4a>
			}
		}
	}

	return 0;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3754      	adds	r7, #84	@ 0x54
 8001272:	46bd      	mov	sp, r7
 8001274:	bd90      	pop	{r4, r7, pc}
 8001276:	bf00      	nop
 8001278:	0800b064 	.word	0x0800b064
 800127c:	0800b074 	.word	0x0800b074
 8001280:	0800b07c 	.word	0x0800b07c
 8001284:	0800b08c 	.word	0x0800b08c
 8001288:	0800b094 	.word	0x0800b094

0800128c <protocol_soft_reset>:


	static void protocol_soft_reset(void)
	{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
		__disable_irq();
		HAL_UART_AbortReceive(&hlpuart1);
 8001294:	4814      	ldr	r0, [pc, #80]	@ (80012e8 <protocol_soft_reset+0x5c>)
 8001296:	f007 f9a5 	bl	80085e4 <HAL_UART_AbortReceive>
		g_uart_rx.state       = RX_STATE_WAIT_PREFIX;
 800129a:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <protocol_soft_reset+0x60>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
		g_uart_rx.payload_len = 0;
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <protocol_soft_reset+0x60>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	825a      	strh	r2, [r3, #18]
		g_uart_rx.payload_dst = NULL;
 80012a6:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <protocol_soft_reset+0x60>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	615a      	str	r2, [r3, #20]

		image_pkt_ready = 0;
 80012ac:	4b10      	ldr	r3, [pc, #64]	@ (80012f0 <protocol_soft_reset+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
		image_pkt_len   = 0;
 80012b2:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <protocol_soft_reset+0x68>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	801a      	strh	r2, [r3, #0]
		audio_pkt_ready = 0;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <protocol_soft_reset+0x6c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]
		audio_pkt_len   = 0;
 80012be:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <protocol_soft_reset+0x70>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	801a      	strh	r2, [r3, #0]

		half0_free = 1;
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <protocol_soft_reset+0x74>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
		half1_free = 1;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <protocol_soft_reset+0x78>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	701a      	strb	r2, [r3, #0]
		audio_stream_active = 0;
 80012d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001308 <protocol_soft_reset+0x7c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
		audio_prime_count   = 0;  // NEW: reset priming
 80012d6:	4b0d      	ldr	r3, [pc, #52]	@ (800130c <protocol_soft_reset+0x80>)
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80012dc:	b662      	cpsie	i
}
 80012de:	bf00      	nop
		__enable_irq();

		uart_start_header_rx();
 80012e0:	f000 ffd0 	bl	8002284 <uart_start_header_rx>
	}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20040174 	.word	0x20040174
 80012ec:	20040370 	.word	0x20040370
 80012f0:	2007036a 	.word	0x2007036a
 80012f4:	2007036c 	.word	0x2007036c
 80012f8:	2007036e 	.word	0x2007036e
 80012fc:	20070370 	.word	0x20070370
 8001300:	20040008 	.word	0x20040008
 8001304:	20040009 	.word	0x20040009
 8001308:	20070372 	.word	0x20070372
 800130c:	20070374 	.word	0x20070374

08001310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b098      	sub	sp, #96	@ 0x60
 8001314:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001316:	f001 ff08 	bl	800312a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131a:	f000 fac7 	bl	80018ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131e:	f000 fd43 	bl	8001da8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001322:	f000 fd07 	bl	8001d34 <MX_DMA_Init>
  MX_SPI1_Init();
 8001326:	f000 fc27 	bl	8001b78 <MX_SPI1_Init>
  MX_TIM1_Init();
 800132a:	f000 fc63 	bl	8001bf4 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 800132e:	f000 fbd5 	bl	8001adc <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 8001332:	f000 fb9f 	bl	8001a74 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001336:	f000 fcaf 	bl	8001c98 <MX_TIM2_Init>
  MX_ADC1_Init();
 800133a:	f000 fb07 	bl	800194c <MX_ADC1_Init>
//  tft_init();
//  tft_fill_rect(0, 0, 480, 320, 0xAAAA);
  // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON

  // Start the ADC reads for the potentiometers and sliders
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800133e:	217f      	movs	r1, #127	@ 0x7f
 8001340:	488f      	ldr	r0, [pc, #572]	@ (8001580 <main+0x270>)
 8001342:	f003 fac5 	bl	80048d0 <HAL_ADCEx_Calibration_Start>

  // Receieve the header from UART
  uart_start_header_rx();
 8001346:	f000 ff9d 	bl	8002284 <uart_start_header_rx>

  /* Start TIM2 (48 kHz trigger) */
  HAL_TIM_Base_Start(&htim2);
 800134a:	488e      	ldr	r0, [pc, #568]	@ (8001584 <main+0x274>)
 800134c:	f006 fd26 	bl	8007d9c <HAL_TIM_Base_Start>

  /* Init DAC circular buffer to mid-scale (silence) */
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8001350:	2300      	movs	r3, #0
 8001352:	657b      	str	r3, [r7, #84]	@ 0x54
 8001354:	e008      	b.n	8001368 <main+0x58>
      dac_buf[i] = 2048; // mid-scale for 12-bit
 8001356:	4a8c      	ldr	r2, [pc, #560]	@ (8001588 <main+0x278>)
 8001358:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800135a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800135e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8001362:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001364:	3301      	adds	r3, #1
 8001366:	657b      	str	r3, [r7, #84]	@ 0x54
 8001368:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800136a:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 800136e:	4293      	cmp	r3, r2
 8001370:	d9f1      	bls.n	8001356 <main+0x46>

  /* Do NOT start DAC DMA here.
   * We'll start it after we've "primed" the buffer with at least
   * two good audio packets of a new stream.
   */
  dac_running       = 0;
 8001372:	4b86      	ldr	r3, [pc, #536]	@ (800158c <main+0x27c>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
  audio_prime_count = 0;
 8001378:	4b85      	ldr	r3, [pc, #532]	@ (8001590 <main+0x280>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
  audio_stream_active = 0;
 800137e:	4b85      	ldr	r3, [pc, #532]	@ (8001594 <main+0x284>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]

  //INIT FIR
  arm_rfft_fast_init_f32(&rfft, FFT_SIZE);
 8001384:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001388:	4883      	ldr	r0, [pc, #524]	@ (8001598 <main+0x288>)
 800138a:	f008 fe67 	bl	800a05c <arm_rfft_fast_init_f32>
  for (int i = 0; i < FFT_SIZE; i++) {
 800138e:	2300      	movs	r3, #0
 8001390:	653b      	str	r3, [r7, #80]	@ 0x50
 8001392:	e023      	b.n	80013dc <main+0xcc>
      window[i] = 0.5f - 0.5f * arm_cos_f32((2 * PI * i) / (FFT_SIZE - 1));
 8001394:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001396:	ee07 3a90 	vmov	s15, r3
 800139a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139e:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 800159c <main+0x28c>
 80013a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a6:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 80015a0 <main+0x290>
 80013aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013ae:	eeb0 0a47 	vmov.f32	s0, s14
 80013b2:	f009 fb15 	bl	800a9e0 <arm_cos_f32>
 80013b6:	eef0 7a40 	vmov.f32	s15, s0
 80013ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ca:	4a76      	ldr	r2, [pc, #472]	@ (80015a4 <main+0x294>)
 80013cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < FFT_SIZE; i++) {
 80013d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013d8:	3301      	adds	r3, #1
 80013da:	653b      	str	r3, [r7, #80]	@ 0x50
 80013dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013e2:	dbd7      	blt.n	8001394 <main+0x84>
  }
  memset(overlap, 0, sizeof(overlap));
 80013e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013e8:	2100      	movs	r1, #0
 80013ea:	486f      	ldr	r0, [pc, #444]	@ (80015a8 <main+0x298>)
 80013ec:	f009 fe02 	bl	800aff4 <memset>
//    if (highPassStatus != ARM_MATH_SUCCESS) {
//  	  Error_Handler();
//    }
  //END INIT FIR

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80013f0:	217f      	movs	r1, #127	@ 0x7f
 80013f2:	4863      	ldr	r0, [pc, #396]	@ (8001580 <main+0x270>)
 80013f4:	f003 fa6c 	bl	80048d0 <HAL_ADCEx_Calibration_Start>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
    keyPress = read_keypad();
 80013f8:	f7ff fea6 	bl	8001148 <read_keypad>
 80013fc:	4603      	mov	r3, r0
 80013fe:	461a      	mov	r2, r3
 8001400:	4b6a      	ldr	r3, [pc, #424]	@ (80015ac <main+0x29c>)
 8001402:	701a      	strb	r2, [r3, #0]
	ADC_ReadAll_Polling();
 8001404:	f7ff fcae 	bl	8000d64 <ADC_ReadAll_Polling>

	  if (ctrl_pkt_ready) {
 8001408:	4b69      	ldr	r3, [pc, #420]	@ (80015b0 <main+0x2a0>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	2b00      	cmp	r3, #0
 8001410:	d048      	beq.n	80014a4 <main+0x194>
	          ctrl_pkt_ready = 0;
 8001412:	4b67      	ldr	r3, [pc, #412]	@ (80015b0 <main+0x2a0>)
 8001414:	2200      	movs	r2, #0
 8001416:	701a      	strb	r2, [r3, #0]
	          uint8_t cmd = ctrl_buf[0];
 8001418:	4b66      	ldr	r3, [pc, #408]	@ (80015b4 <main+0x2a4>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	77fb      	strb	r3, [r7, #31]

	          if (cmd == CTRL_CMD_AUDIO_STOP) {
 800141e:	7ffb      	ldrb	r3, [r7, #31]
 8001420:	2b01      	cmp	r3, #1
 8001422:	f040 8223 	bne.w	800186c <main+0x55c>
  __ASM volatile ("cpsid i" : : : "memory");
 8001426:	b672      	cpsid	i
}
 8001428:	bf00      	nop
	              __disable_irq();
	              audio_stream_active = 0;
 800142a:	4b5a      	ldr	r3, [pc, #360]	@ (8001594 <main+0x284>)
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]

	              // Drop any pending audio packet in-flight
	              audio_pkt_ready = 0;
 8001430:	4b61      	ldr	r3, [pc, #388]	@ (80015b8 <main+0x2a8>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
	              audio_pkt_len   = 0;
 8001436:	4b61      	ldr	r3, [pc, #388]	@ (80015bc <main+0x2ac>)
 8001438:	2200      	movs	r2, #0
 800143a:	801a      	strh	r2, [r3, #0]

	              // Release both halves so future streams start clean
	              half0_free = 1;
 800143c:	4b60      	ldr	r3, [pc, #384]	@ (80015c0 <main+0x2b0>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
	              half1_free = 1;
 8001442:	4b60      	ldr	r3, [pc, #384]	@ (80015c4 <main+0x2b4>)
 8001444:	2201      	movs	r2, #1
 8001446:	701a      	strb	r2, [r3, #0]

	              // Reset priming state
	              audio_prime_count = 0;
 8001448:	4b51      	ldr	r3, [pc, #324]	@ (8001590 <main+0x280>)
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800144e:	b662      	cpsie	i
}
 8001450:	bf00      	nop

	              __enable_irq();

	              // Stop DAC DMA if it was running
	              if (dac_running) {
 8001452:	4b4e      	ldr	r3, [pc, #312]	@ (800158c <main+0x27c>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b00      	cmp	r3, #0
 800145a:	d006      	beq.n	800146a <main+0x15a>
	                  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 800145c:	2100      	movs	r1, #0
 800145e:	485a      	ldr	r0, [pc, #360]	@ (80015c8 <main+0x2b8>)
 8001460:	f003 fcc8 	bl	8004df4 <HAL_DAC_Stop_DMA>
	                  dac_running = 0;
 8001464:	4b49      	ldr	r3, [pc, #292]	@ (800158c <main+0x27c>)
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
	              }

	              // Fill DAC buffer with silence
	              for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800146a:	2300      	movs	r3, #0
 800146c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800146e:	e008      	b.n	8001482 <main+0x172>
	                  dac_buf[i] = 2048;
 8001470:	4a45      	ldr	r2, [pc, #276]	@ (8001588 <main+0x278>)
 8001472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001474:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001478:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	              for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800147c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800147e:	3301      	adds	r3, #1
 8001480:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001484:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 8001488:	4293      	cmp	r3, r2
 800148a:	d9f1      	bls.n	8001470 <main+0x160>
	              }

	              uint8_t ack = UART_ACK_OK; // 'S'
 800148c:	2353      	movs	r3, #83	@ 0x53
 800148e:	77bb      	strb	r3, [r7, #30]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8001490:	f107 011e 	add.w	r1, r7, #30
 8001494:	230a      	movs	r3, #10
 8001496:	2201      	movs	r2, #1
 8001498:	484c      	ldr	r0, [pc, #304]	@ (80015cc <main+0x2bc>)
 800149a:	f006 ffc9 	bl	8008430 <HAL_UART_Transmit>

	              // Re-arm header RX
	              uart_start_header_rx();
 800149e:	f000 fef1 	bl	8002284 <uart_start_header_rx>
	          }

	          // Skip directly to next loop iteration so we don't process audio
	          // in the same pass after a STOP.
	          continue;
 80014a2:	e1e3      	b.n	800186c <main+0x55c>
	      }


	  // 1) Handle image packets
	  if (image_pkt_ready) {
 80014a4:	4b4a      	ldr	r3, [pc, #296]	@ (80015d0 <main+0x2c0>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f000 80a1 	beq.w	80015f2 <main+0x2e2>
  __ASM volatile ("cpsid i" : : : "memory");
 80014b0:	b672      	cpsid	i
}
 80014b2:	bf00      	nop
	      uint16_t payload_len;
	      uint8_t  hdr_bytes[CRC_HEADER_LEN];

	      __disable_irq();
	      payload_len      = image_pkt_len;   // bytes of image payload
 80014b4:	4b47      	ldr	r3, [pc, #284]	@ (80015d4 <main+0x2c4>)
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	      image_pkt_ready  = 0;
 80014ba:	4b45      	ldr	r3, [pc, #276]	@ (80015d0 <main+0x2c0>)
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]

	      // Snapshot the header fields for this packet into hdr_bytes[0..6]
	      hdr_bytes[0] = g_uart_rx.header.version;
 80014c0:	4b45      	ldr	r3, [pc, #276]	@ (80015d8 <main+0x2c8>)
 80014c2:	7a9b      	ldrb	r3, [r3, #10]
 80014c4:	753b      	strb	r3, [r7, #20]
	      hdr_bytes[1] = g_uart_rx.header.data_type;
 80014c6:	4b44      	ldr	r3, [pc, #272]	@ (80015d8 <main+0x2c8>)
 80014c8:	7adb      	ldrb	r3, [r3, #11]
 80014ca:	757b      	strb	r3, [r7, #21]
	      hdr_bytes[2] = g_uart_rx.header.flags;
 80014cc:	4b42      	ldr	r3, [pc, #264]	@ (80015d8 <main+0x2c8>)
 80014ce:	7b1b      	ldrb	r3, [r3, #12]
 80014d0:	75bb      	strb	r3, [r7, #22]
	      hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 80014d2:	4b41      	ldr	r3, [pc, #260]	@ (80015d8 <main+0x2c8>)
 80014d4:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	0a1b      	lsrs	r3, r3, #8
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	75fb      	strb	r3, [r7, #23]
	      hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 80014e2:	4b3d      	ldr	r3, [pc, #244]	@ (80015d8 <main+0x2c8>)
 80014e4:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	763b      	strb	r3, [r7, #24]
	      hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 80014ee:	4b3a      	ldr	r3, [pc, #232]	@ (80015d8 <main+0x2c8>)
 80014f0:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	0a1b      	lsrs	r3, r3, #8
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	767b      	strb	r3, [r7, #25]
	      hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 80014fe:	4b36      	ldr	r3, [pc, #216]	@ (80015d8 <main+0x2c8>)
 8001500:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8001504:	b29b      	uxth	r3, r3
 8001506:	b2db      	uxtb	r3, r3
 8001508:	76bb      	strb	r3, [r7, #26]
  __ASM volatile ("cpsie i" : : : "memory");
 800150a:	b662      	cpsie	i
}
 800150c:	bf00      	nop
	      __enable_irq();

	      if (payload_len <= sizeof(image_pkt_buf)) {
 800150e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001510:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 8001514:	4293      	cmp	r3, r2
 8001516:	d863      	bhi.n	80015e0 <main+0x2d0>

	          uint16_t recv_crc =
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 8001518:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800151a:	4a30      	ldr	r2, [pc, #192]	@ (80015dc <main+0x2cc>)
 800151c:	5cd3      	ldrb	r3, [r2, r3]
 800151e:	b21b      	sxth	r3, r3
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	b21a      	sxth	r2, r3
	               (uint16_t)image_pkt_buf[payload_len + 1];
 8001524:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001526:	3301      	adds	r3, #1
 8001528:	492c      	ldr	r1, [pc, #176]	@ (80015dc <main+0x2cc>)
 800152a:	5ccb      	ldrb	r3, [r1, r3]
 800152c:	b21b      	sxth	r3, r3
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 800152e:	4313      	orrs	r3, r2
 8001530:	b21b      	sxth	r3, r3
	          uint16_t recv_crc =
 8001532:	877b      	strh	r3, [r7, #58]	@ 0x3a

	          // Use the *snapshotted* header bytes, not prefix_buf
	          uint16_t calc_crc = crc16_ccitt(hdr_bytes, image_pkt_buf, payload_len);
 8001534:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8001536:	f107 0314 	add.w	r3, r7, #20
 800153a:	4928      	ldr	r1, [pc, #160]	@ (80015dc <main+0x2cc>)
 800153c:	4618      	mov	r0, r3
 800153e:	f001 f855 	bl	80025ec <crc16_ccitt>
 8001542:	4603      	mov	r3, r0
 8001544:	873b      	strh	r3, [r7, #56]	@ 0x38

	          if (calc_crc != recv_crc) {
 8001546:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001548:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800154a:	429a      	cmp	r2, r3
 800154c:	d009      	beq.n	8001562 <main+0x252>
	              uint8_t nack = UART_ACK_ERR;
 800154e:	2345      	movs	r3, #69	@ 0x45
 8001550:	74fb      	strb	r3, [r7, #19]
	              HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8001552:	f107 0113 	add.w	r1, r7, #19
 8001556:	230a      	movs	r3, #10
 8001558:	2201      	movs	r2, #1
 800155a:	481c      	ldr	r0, [pc, #112]	@ (80015cc <main+0x2bc>)
 800155c:	f006 ff68 	bl	8008430 <HAL_UART_Transmit>
 8001560:	e047      	b.n	80015f2 <main+0x2e2>
	          } else {
	              parse_and_apply_image_packet(image_pkt_buf, payload_len);
 8001562:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001564:	4619      	mov	r1, r3
 8001566:	481d      	ldr	r0, [pc, #116]	@ (80015dc <main+0x2cc>)
 8001568:	f001 f8ab 	bl	80026c2 <parse_and_apply_image_packet>

	              uint8_t ack = UART_ACK_OK;
 800156c:	2353      	movs	r3, #83	@ 0x53
 800156e:	74bb      	strb	r3, [r7, #18]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8001570:	f107 0112 	add.w	r1, r7, #18
 8001574:	230a      	movs	r3, #10
 8001576:	2201      	movs	r2, #1
 8001578:	4814      	ldr	r0, [pc, #80]	@ (80015cc <main+0x2bc>)
 800157a:	f006 ff59 	bl	8008430 <HAL_UART_Transmit>
 800157e:	e038      	b.n	80015f2 <main+0x2e2>
 8001580:	20040038 	.word	0x20040038
 8001584:	20040318 	.word	0x20040318
 8001588:	20040388 	.word	0x20040388
 800158c:	20070373 	.word	0x20070373
 8001590:	20070374 	.word	0x20070374
 8001594:	20070372 	.word	0x20070372
 8001598:	20083b80 	.word	0x20083b80
 800159c:	40c90fdb 	.word	0x40c90fdb
 80015a0:	447fc000 	.word	0x447fc000
 80015a4:	20082b80 	.word	0x20082b80
 80015a8:	20082380 	.word	0x20082380
 80015ac:	2004036f 	.word	0x2004036f
 80015b0:	20070378 	.word	0x20070378
 80015b4:	2007037c 	.word	0x2007037c
 80015b8:	2007036e 	.word	0x2007036e
 80015bc:	20070370 	.word	0x20070370
 80015c0:	20040008 	.word	0x20040008
 80015c4:	20040009 	.word	0x20040009
 80015c8:	20040100 	.word	0x20040100
 80015cc:	20040174 	.word	0x20040174
 80015d0:	2007036a 	.word	0x2007036a
 80015d4:	2007036c 	.word	0x2007036c
 80015d8:	20040370 	.word	0x20040370
 80015dc:	20060370 	.word	0x20060370
	          }
	      } else {
	          uint8_t nack = UART_ACK_ERR;
 80015e0:	2345      	movs	r3, #69	@ 0x45
 80015e2:	747b      	strb	r3, [r7, #17]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80015e4:	f107 0111 	add.w	r1, r7, #17
 80015e8:	230a      	movs	r3, #10
 80015ea:	2201      	movs	r2, #1
 80015ec:	48a0      	ldr	r0, [pc, #640]	@ (8001870 <main+0x560>)
 80015ee:	f006 ff1f 	bl	8008430 <HAL_UART_Transmit>
	      }
	  }

		  // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
      // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
	  if (audio_pkt_ready) {
 80015f2:	4ba0      	ldr	r3, [pc, #640]	@ (8001874 <main+0x564>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f43f aefd 	beq.w	80013f8 <main+0xe8>
	      uint8_t  idx;
	      uint16_t payload_len;
	      uint8_t  hdr_bytes[CRC_HEADER_LEN];
	      uint8_t  send_manual_A = 0;  // whether to send 'A' after ACK (priming)
 80015fe:	2300      	movs	r3, #0
 8001600:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  __ASM volatile ("cpsid i" : : : "memory");
 8001604:	b672      	cpsid	i
}
 8001606:	bf00      	nop

	      __disable_irq();
	      idx             = audio_write_idx;   // 0 or 1
 8001608:	4b9b      	ldr	r3, [pc, #620]	@ (8001878 <main+0x568>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	      payload_len     = audio_pkt_len;     // bytes of audio payload
 8001610:	4b9a      	ldr	r3, [pc, #616]	@ (800187c <main+0x56c>)
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	86bb      	strh	r3, [r7, #52]	@ 0x34
	      audio_pkt_ready = 0;
 8001616:	4b97      	ldr	r3, [pc, #604]	@ (8001874 <main+0x564>)
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]

	      // Snapshot header into hdr_bytes
	      hdr_bytes[0] = g_uart_rx.header.version;
 800161c:	4b98      	ldr	r3, [pc, #608]	@ (8001880 <main+0x570>)
 800161e:	7a9b      	ldrb	r3, [r3, #10]
 8001620:	723b      	strb	r3, [r7, #8]
	      hdr_bytes[1] = g_uart_rx.header.data_type;
 8001622:	4b97      	ldr	r3, [pc, #604]	@ (8001880 <main+0x570>)
 8001624:	7adb      	ldrb	r3, [r3, #11]
 8001626:	727b      	strb	r3, [r7, #9]
	      hdr_bytes[2] = g_uart_rx.header.flags;
 8001628:	4b95      	ldr	r3, [pc, #596]	@ (8001880 <main+0x570>)
 800162a:	7b1b      	ldrb	r3, [r3, #12]
 800162c:	72bb      	strb	r3, [r7, #10]
	      hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 800162e:	4b94      	ldr	r3, [pc, #592]	@ (8001880 <main+0x570>)
 8001630:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8001634:	b29b      	uxth	r3, r3
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	b29b      	uxth	r3, r3
 800163a:	b2db      	uxtb	r3, r3
 800163c:	72fb      	strb	r3, [r7, #11]
	      hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 800163e:	4b90      	ldr	r3, [pc, #576]	@ (8001880 <main+0x570>)
 8001640:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8001644:	b29b      	uxth	r3, r3
 8001646:	b2db      	uxtb	r3, r3
 8001648:	733b      	strb	r3, [r7, #12]
	      hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 800164a:	4b8d      	ldr	r3, [pc, #564]	@ (8001880 <main+0x570>)
 800164c:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8001650:	b29b      	uxth	r3, r3
 8001652:	0a1b      	lsrs	r3, r3, #8
 8001654:	b29b      	uxth	r3, r3
 8001656:	b2db      	uxtb	r3, r3
 8001658:	737b      	strb	r3, [r7, #13]
	      hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 800165a:	4b89      	ldr	r3, [pc, #548]	@ (8001880 <main+0x570>)
 800165c:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8001660:	b29b      	uxth	r3, r3
 8001662:	b2db      	uxtb	r3, r3
 8001664:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsie i" : : : "memory");
 8001666:	b662      	cpsie	i
}
 8001668:	bf00      	nop
	      __enable_irq();

	      // Sanity-check payload length vs max audio payload
	      if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 800166a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800166c:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8001670:	4293      	cmp	r3, r2
 8001672:	d915      	bls.n	80016a0 <main+0x390>
	          // free the reserved half so we don't leak it
	          if (idx == 0) half0_free = 1;
 8001674:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001678:	2b00      	cmp	r3, #0
 800167a:	d103      	bne.n	8001684 <main+0x374>
 800167c:	4b81      	ldr	r3, [pc, #516]	@ (8001884 <main+0x574>)
 800167e:	2201      	movs	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
 8001682:	e002      	b.n	800168a <main+0x37a>
	          else          half1_free = 1;
 8001684:	4b80      	ldr	r3, [pc, #512]	@ (8001888 <main+0x578>)
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]

	          uint8_t nack = UART_ACK_ERR;
 800168a:	2345      	movs	r3, #69	@ 0x45
 800168c:	71bb      	strb	r3, [r7, #6]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800168e:	1db9      	adds	r1, r7, #6
 8001690:	230a      	movs	r3, #10
 8001692:	2201      	movs	r2, #1
 8001694:	4876      	ldr	r0, [pc, #472]	@ (8001870 <main+0x560>)
 8001696:	f006 fecb 	bl	8008430 <HAL_UART_Transmit>

	          // Now ready to receive the next header
	          uart_start_header_rx();
 800169a:	f000 fdf3 	bl	8002284 <uart_start_header_rx>
	          continue;
 800169e:	e0e6      	b.n	800186e <main+0x55e>
	      }

	      // CRC from separate buffer (big-endian: [hi][lo])
	      uint16_t recv_crc =
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80016a0:	4b7a      	ldr	r3, [pc, #488]	@ (800188c <main+0x57c>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	b21a      	sxth	r2, r3
	           (uint16_t)audio_crc_buf[1];
 80016aa:	4b78      	ldr	r3, [pc, #480]	@ (800188c <main+0x57c>)
 80016ac:	785b      	ldrb	r3, [r3, #1]
 80016ae:	b21b      	sxth	r3, r3
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b21b      	sxth	r3, r3
	      uint16_t recv_crc =
 80016b4:	867b      	strh	r3, [r7, #50]	@ 0x32

	      // Payload lives in selected half of dac_buf
	      uint8_t *payload_bytes = (uint8_t *)(
 80016b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <main+0x3b2>
 80016be:	4b74      	ldr	r3, [pc, #464]	@ (8001890 <main+0x580>)
 80016c0:	e000      	b.n	80016c4 <main+0x3b4>
 80016c2:	4b74      	ldr	r3, [pc, #464]	@ (8001894 <main+0x584>)
 80016c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          ? &dac_buf[0]
	          : &dac_buf[DAC_HALF_SAMPLES]
	      );

	      // Use snapshotted header, not prefix_buf
	      uint16_t calc_crc = crc16_ccitt(hdr_bytes,
 80016c6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80016c8:	f107 0308 	add.w	r3, r7, #8
 80016cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 ff8c 	bl	80025ec <crc16_ccitt>
 80016d4:	4603      	mov	r3, r0
 80016d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
	                                      payload_bytes,
	                                      payload_len);

	      if (calc_crc != recv_crc) {
 80016d8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80016da:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80016dc:	429a      	cmp	r2, r3
 80016de:	d015      	beq.n	800170c <main+0x3fc>
	          // free the half so we can reuse it
	          if (idx == 0) half0_free = 1;
 80016e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d103      	bne.n	80016f0 <main+0x3e0>
 80016e8:	4b66      	ldr	r3, [pc, #408]	@ (8001884 <main+0x574>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	701a      	strb	r2, [r3, #0]
 80016ee:	e002      	b.n	80016f6 <main+0x3e6>
	          else          half1_free = 1;
 80016f0:	4b65      	ldr	r3, [pc, #404]	@ (8001888 <main+0x578>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	701a      	strb	r2, [r3, #0]

	          uint8_t nack = UART_ACK_ERR;
 80016f6:	2345      	movs	r3, #69	@ 0x45
 80016f8:	717b      	strb	r3, [r7, #5]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80016fa:	1d79      	adds	r1, r7, #5
 80016fc:	230a      	movs	r3, #10
 80016fe:	2201      	movs	r2, #1
 8001700:	485b      	ldr	r0, [pc, #364]	@ (8001870 <main+0x560>)
 8001702:	f006 fe95 	bl	8008430 <HAL_UART_Transmit>

	          // Re-arm header RX
	          uart_start_header_rx();
 8001706:	f000 fdbd 	bl	8002284 <uart_start_header_rx>
	          continue;
 800170a:	e0b0      	b.n	800186e <main+0x55e>
	      }

	      // Good packet. Convert in-place in chosen half of dac_buf.
	      uint16_t num_samples = payload_len / 2;  // 2 bytes/sample
 800170c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800170e:	085b      	lsrs	r3, r3, #1
 8001710:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	      if (num_samples > DAC_HALF_SAMPLES) {
 8001714:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001718:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 800171c:	4293      	cmp	r3, r2
 800171e:	d903      	bls.n	8001728 <main+0x418>
	          num_samples = DAC_HALF_SAMPLES;
 8001720:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 8001724:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	      }

	      int16_t  *src = (int16_t *)payload_bytes;  // signed PCM
 8001728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
	      uint16_t *dst = (uint16_t *)payload_bytes; // same locations for DAC
 800172c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800172e:	623b      	str	r3, [r7, #32]

        processFFT(src, filter_buf, num_samples);
 8001730:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001734:	461a      	mov	r2, r3
 8001736:	4958      	ldr	r1, [pc, #352]	@ (8001898 <main+0x588>)
 8001738:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800173a:	f7ff fb3b 	bl	8000db4 <processFFT>

	      for (uint16_t i = 0; i < num_samples; ++i) {
 800173e:	2300      	movs	r3, #0
 8001740:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001744:	e023      	b.n	800178e <main+0x47e>
	          int32_t s = filter_buf[i];      // -32768..32767
 8001746:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800174a:	4a53      	ldr	r2, [pc, #332]	@ (8001898 <main+0x588>)
 800174c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001750:	643b      	str	r3, [r7, #64]	@ 0x40
	          s += 32768;              // 0..65535
 8001752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001754:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8001758:	643b      	str	r3, [r7, #64]	@ 0x40
	          if (s < 0)      s = 0;
 800175a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800175c:	2b00      	cmp	r3, #0
 800175e:	da01      	bge.n	8001764 <main+0x454>
 8001760:	2300      	movs	r3, #0
 8001762:	643b      	str	r3, [r7, #64]	@ 0x40
	          if (s > 65535)  s = 65535;
 8001764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001766:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800176a:	db02      	blt.n	8001772 <main+0x462>
 800176c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001770:	643b      	str	r3, [r7, #64]	@ 0x40
	          dst[i] = (uint16_t)(s >> 4);   // 12-bit right aligned
 8001772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001774:	1119      	asrs	r1, r3, #4
 8001776:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	6a3a      	ldr	r2, [r7, #32]
 800177e:	4413      	add	r3, r2
 8001780:	b28a      	uxth	r2, r1
 8001782:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = 0; i < num_samples; ++i) {
 8001784:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001788:	3301      	adds	r3, #1
 800178a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800178e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001792:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001796:	429a      	cmp	r2, r3
 8001798:	d3d5      	bcc.n	8001746 <main+0x436>
	      }

	      // Pad rest of half with mid-scale if packet smaller than half
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 800179a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800179e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80017a0:	e009      	b.n	80017b6 <main+0x4a6>
	          dst[i] = 2048;
 80017a2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	6a3a      	ldr	r2, [r7, #32]
 80017a8:	4413      	add	r3, r2
 80017aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017ae:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 80017b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80017b2:	3301      	adds	r3, #1
 80017b4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80017b6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80017b8:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 80017bc:	4293      	cmp	r3, r2
 80017be:	d9f0      	bls.n	80017a2 <main+0x492>
	      }

	      // ---- Priming / DAC-start logic ----
	      // If DAC is not running yet, we are in "priming" mode.
	      if (!dac_running) {
 80017c0:	4b36      	ldr	r3, [pc, #216]	@ (800189c <main+0x58c>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d129      	bne.n	800181e <main+0x50e>
	          audio_prime_count++;
 80017ca:	4b35      	ldr	r3, [pc, #212]	@ (80018a0 <main+0x590>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	3301      	adds	r3, #1
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	4b32      	ldr	r3, [pc, #200]	@ (80018a0 <main+0x590>)
 80017d6:	701a      	strb	r2, [r3, #0]

	          if (audio_prime_count == 1) {
 80017d8:	4b31      	ldr	r3, [pc, #196]	@ (80018a0 <main+0x590>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d103      	bne.n	80017ea <main+0x4da>
	              // First good packet of this stream:
	              // we want the PC to send the 2nd packet immediately,
	              // even though the DAC isn't running yet.
	              send_manual_A = 1;
 80017e2:	2301      	movs	r3, #1
 80017e4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80017e8:	e021      	b.n	800182e <main+0x51e>
	          }
	          else if (audio_prime_count == 2) {
 80017ea:	4b2d      	ldr	r3, [pc, #180]	@ (80018a0 <main+0x590>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d11c      	bne.n	800182e <main+0x51e>
	              // Second good packet: we now have two halves filled,
	              // so it's safe to start DAC DMA over the full buffer.
	              if (HAL_DAC_Start_DMA(&hdac1,
 80017f4:	2300      	movs	r3, #0
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 80017fc:	4a24      	ldr	r2, [pc, #144]	@ (8001890 <main+0x580>)
 80017fe:	2100      	movs	r1, #0
 8001800:	4828      	ldr	r0, [pc, #160]	@ (80018a4 <main+0x594>)
 8001802:	f003 fa2b 	bl	8004c5c <HAL_DAC_Start_DMA>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <main+0x500>
	                                    DAC_CHANNEL_1,
	                                    (uint32_t *)dac_buf,
	                                    DAC_BUF_SAMPLES,
	                                    DAC_ALIGN_12B_R) != HAL_OK) {
	                  Error_Handler();
 800180c:	f000 fee8 	bl	80025e0 <Error_Handler>
	              }
	              dac_running         = 1;
 8001810:	4b22      	ldr	r3, [pc, #136]	@ (800189c <main+0x58c>)
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
	              audio_stream_active = 1;
 8001816:	4b24      	ldr	r3, [pc, #144]	@ (80018a8 <main+0x598>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	e007      	b.n	800182e <main+0x51e>
	          }
	      } else {
	          // Already running: just keep stream_active unless this is LAST
	          if (!(hdr_bytes[2] & PKT_FLAG_LAST)) {
 800181e:	7abb      	ldrb	r3, [r7, #10]
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	2b00      	cmp	r3, #0
 8001826:	d102      	bne.n	800182e <main+0x51e>
	              audio_stream_active = 1;
 8001828:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <main+0x598>)
 800182a:	2201      	movs	r2, #1
 800182c:	701a      	strb	r2, [r3, #0]
	          }
	      }

	      // If this packet is marked LAST, stop requesting future audio.
	      if (hdr_bytes[2] & PKT_FLAG_LAST) {
 800182e:	7abb      	ldrb	r3, [r7, #10]
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	2b00      	cmp	r3, #0
 8001836:	d002      	beq.n	800183e <main+0x52e>
	          audio_stream_active = 0;
 8001838:	4b1b      	ldr	r3, [pc, #108]	@ (80018a8 <main+0x598>)
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
	      }

	      // Tell PC this packet was accepted and written into that half
	      uint8_t ack = UART_ACK_OK;
 800183e:	2353      	movs	r3, #83	@ 0x53
 8001840:	71fb      	strb	r3, [r7, #7]
	      HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8001842:	1df9      	adds	r1, r7, #7
 8001844:	230a      	movs	r3, #10
 8001846:	2201      	movs	r2, #1
 8001848:	4809      	ldr	r0, [pc, #36]	@ (8001870 <main+0x560>)
 800184a:	f006 fdf1 	bl	8008430 <HAL_UART_Transmit>

	      // If we are in priming and just finished the first packet,
	      // trigger the PC to send the next chunk immediately.
	      if (send_manual_A) {
 800184e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001852:	2b00      	cmp	r3, #0
 8001854:	d007      	beq.n	8001866 <main+0x556>
	          uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8001856:	2341      	movs	r3, #65	@ 0x41
 8001858:	713b      	strb	r3, [r7, #4]
	          HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 800185a:	1d39      	adds	r1, r7, #4
 800185c:	230a      	movs	r3, #10
 800185e:	2201      	movs	r2, #1
 8001860:	4803      	ldr	r0, [pc, #12]	@ (8001870 <main+0x560>)
 8001862:	f006 fde5 	bl	8008430 <HAL_UART_Transmit>
	      }

	      // NOW re-arm UART to receive the next header
	      uart_start_header_rx();
 8001866:	f000 fd0d 	bl	8002284 <uart_start_header_rx>
 800186a:	e5c5      	b.n	80013f8 <main+0xe8>
	          continue;
 800186c:	bf00      	nop
    keyPress = read_keypad();
 800186e:	e5c3      	b.n	80013f8 <main+0xe8>
 8001870:	20040174 	.word	0x20040174
 8001874:	2007036e 	.word	0x2007036e
 8001878:	2007036f 	.word	0x2007036f
 800187c:	20070370 	.word	0x20070370
 8001880:	20040370 	.word	0x20040370
 8001884:	20040008 	.word	0x20040008
 8001888:	20040009 	.word	0x20040009
 800188c:	20070368 	.word	0x20070368
 8001890:	20040388 	.word	0x20040388
 8001894:	2005037c 	.word	0x2005037c
 8001898:	2007038c 	.word	0x2007038c
 800189c:	20070373 	.word	0x20070373
 80018a0:	20070374 	.word	0x20070374
 80018a4:	20040100 	.word	0x20040100
 80018a8:	20070372 	.word	0x20070372

080018ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b096      	sub	sp, #88	@ 0x58
 80018b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018b2:	f107 0314 	add.w	r3, r7, #20
 80018b6:	2244      	movs	r2, #68	@ 0x44
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f009 fb9a 	bl	800aff4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018c0:	463b      	mov	r3, r7
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80018ce:	2000      	movs	r0, #0
 80018d0:	f004 f9ea 	bl	8005ca8 <HAL_PWREx_ControlVoltageScaling>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0x32>
  {
    Error_Handler();
 80018da:	f000 fe81 	bl	80025e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018de:	2302      	movs	r3, #2
 80018e0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018e8:	2340      	movs	r3, #64	@ 0x40
 80018ea:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ec:	2302      	movs	r3, #2
 80018ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018f0:	2302      	movs	r3, #2
 80018f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018f4:	2301      	movs	r3, #1
 80018f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 80018f8:	230f      	movs	r3, #15
 80018fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018fc:	2302      	movs	r3, #2
 80018fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001900:	2302      	movs	r3, #2
 8001902:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001904:	2302      	movs	r3, #2
 8001906:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	4618      	mov	r0, r3
 800190e:	f004 fa7f 	bl	8005e10 <HAL_RCC_OscConfig>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <SystemClock_Config+0x70>
  {
    Error_Handler();
 8001918:	f000 fe62 	bl	80025e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800191c:	230f      	movs	r3, #15
 800191e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001920:	2303      	movs	r3, #3
 8001922:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001924:	2300      	movs	r3, #0
 8001926:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001930:	463b      	mov	r3, r7
 8001932:	2105      	movs	r1, #5
 8001934:	4618      	mov	r0, r3
 8001936:	f004 fe85 	bl	8006644 <HAL_RCC_ClockConfig>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001940:	f000 fe4e 	bl	80025e0 <Error_Handler>
  }
}
 8001944:	bf00      	nop
 8001946:	3758      	adds	r7, #88	@ 0x58
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001952:	463b      	mov	r3, r7
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
 8001960:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001962:	4b3e      	ldr	r3, [pc, #248]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001964:	4a3e      	ldr	r2, [pc, #248]	@ (8001a60 <MX_ADC1_Init+0x114>)
 8001966:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001968:	4b3c      	ldr	r3, [pc, #240]	@ (8001a5c <MX_ADC1_Init+0x110>)
 800196a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800196e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001970:	4b3a      	ldr	r3, [pc, #232]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001976:	4b39      	ldr	r3, [pc, #228]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001978:	2200      	movs	r2, #0
 800197a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800197c:	4b37      	ldr	r3, [pc, #220]	@ (8001a5c <MX_ADC1_Init+0x110>)
 800197e:	2201      	movs	r2, #1
 8001980:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001982:	4b36      	ldr	r3, [pc, #216]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001984:	2204      	movs	r2, #4
 8001986:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001988:	4b34      	ldr	r3, [pc, #208]	@ (8001a5c <MX_ADC1_Init+0x110>)
 800198a:	2200      	movs	r2, #0
 800198c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800198e:	4b33      	ldr	r3, [pc, #204]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001990:	2200      	movs	r2, #0
 8001992:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8001994:	4b31      	ldr	r3, [pc, #196]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001996:	2204      	movs	r2, #4
 8001998:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800199a:	4b30      	ldr	r3, [pc, #192]	@ (8001a5c <MX_ADC1_Init+0x110>)
 800199c:	2200      	movs	r2, #0
 800199e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019a2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a5c <MX_ADC1_Init+0x110>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019a8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a5c <MX_ADC1_Init+0x110>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019ae:	4b2b      	ldr	r3, [pc, #172]	@ (8001a5c <MX_ADC1_Init+0x110>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80019b6:	4b29      	ldr	r3, [pc, #164]	@ (8001a5c <MX_ADC1_Init+0x110>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80019bc:	4b27      	ldr	r3, [pc, #156]	@ (8001a5c <MX_ADC1_Init+0x110>)
 80019be:	2200      	movs	r2, #0
 80019c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019c4:	4825      	ldr	r0, [pc, #148]	@ (8001a5c <MX_ADC1_Init+0x110>)
 80019c6:	f001 fe5d 	bl	8003684 <HAL_ADC_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80019d0:	f000 fe06 	bl	80025e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80019d4:	4b23      	ldr	r3, [pc, #140]	@ (8001a64 <MX_ADC1_Init+0x118>)
 80019d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019d8:	2306      	movs	r3, #6
 80019da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80019dc:	2306      	movs	r3, #6
 80019de:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80019e0:	237f      	movs	r3, #127	@ 0x7f
 80019e2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80019e4:	2304      	movs	r3, #4
 80019e6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019ec:	463b      	mov	r3, r7
 80019ee:	4619      	mov	r1, r3
 80019f0:	481a      	ldr	r0, [pc, #104]	@ (8001a5c <MX_ADC1_Init+0x110>)
 80019f2:	f002 fa5f 	bl	8003eb4 <HAL_ADC_ConfigChannel>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80019fc:	f000 fdf0 	bl	80025e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001a00:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <MX_ADC1_Init+0x11c>)
 8001a02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a04:	230c      	movs	r3, #12
 8001a06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a08:	463b      	mov	r3, r7
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4813      	ldr	r0, [pc, #76]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001a0e:	f002 fa51 	bl	8003eb4 <HAL_ADC_ConfigChannel>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001a18:	f000 fde2 	bl	80025e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001a1c:	4b13      	ldr	r3, [pc, #76]	@ (8001a6c <MX_ADC1_Init+0x120>)
 8001a1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a20:	2312      	movs	r3, #18
 8001a22:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a24:	463b      	mov	r3, r7
 8001a26:	4619      	mov	r1, r3
 8001a28:	480c      	ldr	r0, [pc, #48]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001a2a:	f002 fa43 	bl	8003eb4 <HAL_ADC_ConfigChannel>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001a34:	f000 fdd4 	bl	80025e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001a38:	4b0d      	ldr	r3, [pc, #52]	@ (8001a70 <MX_ADC1_Init+0x124>)
 8001a3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001a3c:	2318      	movs	r3, #24
 8001a3e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a40:	463b      	mov	r3, r7
 8001a42:	4619      	mov	r1, r3
 8001a44:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <MX_ADC1_Init+0x110>)
 8001a46:	f002 fa35 	bl	8003eb4 <HAL_ADC_ConfigChannel>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8001a50:	f000 fdc6 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20040038 	.word	0x20040038
 8001a60:	50040000 	.word	0x50040000
 8001a64:	14f00020 	.word	0x14f00020
 8001a68:	19200040 	.word	0x19200040
 8001a6c:	1d500080 	.word	0x1d500080
 8001a70:	21800100 	.word	0x21800100

08001a74 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	@ 0x28
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001a7a:	463b      	mov	r3, r7
 8001a7c:	2228      	movs	r2, #40	@ 0x28
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f009 fab7 	bl	800aff4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001a86:	4b13      	ldr	r3, [pc, #76]	@ (8001ad4 <MX_DAC1_Init+0x60>)
 8001a88:	4a13      	ldr	r2, [pc, #76]	@ (8001ad8 <MX_DAC1_Init+0x64>)
 8001a8a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001a8c:	4811      	ldr	r0, [pc, #68]	@ (8001ad4 <MX_DAC1_Init+0x60>)
 8001a8e:	f003 f8c2 	bl	8004c16 <HAL_DAC_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001a98:	f000 fda2 	bl	80025e0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001aa0:	230a      	movs	r3, #10
 8001aa2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001aa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001aa8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001ab6:	463b      	mov	r3, r7
 8001ab8:	2200      	movs	r2, #0
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	@ (8001ad4 <MX_DAC1_Init+0x60>)
 8001abe:	f003 f9e9 	bl	8004e94 <HAL_DAC_ConfigChannel>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8001ac8:	f000 fd8a 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001acc:	bf00      	nop
 8001ace:	3728      	adds	r7, #40	@ 0x28
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20040100 	.word	0x20040100
 8001ad8:	40007400 	.word	0x40007400

08001adc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001ae0:	4b22      	ldr	r3, [pc, #136]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001ae2:	4a23      	ldr	r2, [pc, #140]	@ (8001b70 <MX_LPUART1_UART_Init+0x94>)
 8001ae4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 1500000;
 8001ae6:	4b21      	ldr	r3, [pc, #132]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001ae8:	4a22      	ldr	r2, [pc, #136]	@ (8001b74 <MX_LPUART1_UART_Init+0x98>)
 8001aea:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aec:	4b1f      	ldr	r3, [pc, #124]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001af2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001af8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001afe:	4b1b      	ldr	r3, [pc, #108]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b00:	220c      	movs	r2, #12
 8001b02:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b04:	4b19      	ldr	r3, [pc, #100]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b0a:	4b18      	ldr	r3, [pc, #96]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b10:	4b16      	ldr	r3, [pc, #88]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b16:	4b15      	ldr	r3, [pc, #84]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001b1c:	4b13      	ldr	r3, [pc, #76]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001b22:	4812      	ldr	r0, [pc, #72]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b24:	f006 fc34 	bl	8008390 <HAL_UART_Init>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8001b2e:	f000 fd57 	bl	80025e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b32:	2100      	movs	r1, #0
 8001b34:	480d      	ldr	r0, [pc, #52]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b36:	f008 f8ff 	bl	8009d38 <HAL_UARTEx_SetTxFifoThreshold>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8001b40:	f000 fd4e 	bl	80025e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b44:	2100      	movs	r1, #0
 8001b46:	4809      	ldr	r0, [pc, #36]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b48:	f008 f934 	bl	8009db4 <HAL_UARTEx_SetRxFifoThreshold>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8001b52:	f000 fd45 	bl	80025e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001b56:	4805      	ldr	r0, [pc, #20]	@ (8001b6c <MX_LPUART1_UART_Init+0x90>)
 8001b58:	f008 f8b5 	bl	8009cc6 <HAL_UARTEx_DisableFifoMode>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8001b62:	f000 fd3d 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20040174 	.word	0x20040174
 8001b70:	40008000 	.word	0x40008000
 8001b74:	0016e360 	.word	0x0016e360

08001b78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf0 <MX_SPI1_Init+0x78>)
 8001b80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b82:	4b1a      	ldr	r3, [pc, #104]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001b84:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b8a:	4b18      	ldr	r3, [pc, #96]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b90:	4b16      	ldr	r3, [pc, #88]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001b92:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001b96:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b98:	4b14      	ldr	r3, [pc, #80]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b9e:	4b13      	ldr	r3, [pc, #76]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001baa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001bac:	4b0f      	ldr	r3, [pc, #60]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bae:	2220      	movs	r2, #32
 8001bb0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bc4:	4b09      	ldr	r3, [pc, #36]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bc6:	2207      	movs	r2, #7
 8001bc8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bca:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bd2:	2208      	movs	r2, #8
 8001bd4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bd6:	4805      	ldr	r0, [pc, #20]	@ (8001bec <MX_SPI1_Init+0x74>)
 8001bd8:	f005 fd0a 	bl	80075f0 <HAL_SPI_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001be2:	f000 fcfd 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20040268 	.word	0x20040268
 8001bf0:	40013000 	.word	0x40013000

08001bf4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b088      	sub	sp, #32
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bfa:	f107 0310 	add.w	r3, r7, #16
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	609a      	str	r2, [r3, #8]
 8001c06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c08:	1d3b      	adds	r3, r7, #4
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c12:	4b1f      	ldr	r3, [pc, #124]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c14:	4a1f      	ldr	r2, [pc, #124]	@ (8001c94 <MX_TIM1_Init+0xa0>)
 8001c16:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8001c18:	4b1d      	ldr	r3, [pc, #116]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c1a:	2277      	movs	r2, #119	@ 0x77
 8001c1c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 8001c24:	4b1a      	ldr	r3, [pc, #104]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c26:	2231      	movs	r2, #49	@ 0x31
 8001c28:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c2a:	4b19      	ldr	r3, [pc, #100]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c30:	4b17      	ldr	r3, [pc, #92]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c36:	4b16      	ldr	r3, [pc, #88]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c38:	2280      	movs	r2, #128	@ 0x80
 8001c3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c3c:	4814      	ldr	r0, [pc, #80]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c3e:	f006 f855 	bl	8007cec <HAL_TIM_Base_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001c48:	f000 fcca 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	4619      	mov	r1, r3
 8001c58:	480d      	ldr	r0, [pc, #52]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c5a:	f006 f907 	bl	8007e6c <HAL_TIM_ConfigClockSource>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001c64:	f000 fcbc 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	4619      	mov	r1, r3
 8001c78:	4805      	ldr	r0, [pc, #20]	@ (8001c90 <MX_TIM1_Init+0x9c>)
 8001c7a:	f006 fb01 	bl	8008280 <HAL_TIMEx_MasterConfigSynchronization>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001c84:	f000 fcac 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c88:	bf00      	nop
 8001c8a:	3720      	adds	r7, #32
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200402cc 	.word	0x200402cc
 8001c94:	40012c00 	.word	0x40012c00

08001c98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c9e:	f107 0310 	add.w	r3, r7, #16
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]
 8001cb4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001cb8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cbc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 8001cca:	4b19      	ldr	r3, [pc, #100]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001ccc:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001cd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd2:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd8:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cde:	4814      	ldr	r0, [pc, #80]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001ce0:	f006 f804 	bl	8007cec <HAL_TIM_Base_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001cea:	f000 fc79 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cf2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cf4:	f107 0310 	add.w	r3, r7, #16
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	480d      	ldr	r0, [pc, #52]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001cfc:	f006 f8b6 	bl	8007e6c <HAL_TIM_ConfigClockSource>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d06:	f000 fc6b 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d0a:	2320      	movs	r3, #32
 8001d0c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d12:	1d3b      	adds	r3, r7, #4
 8001d14:	4619      	mov	r1, r3
 8001d16:	4806      	ldr	r0, [pc, #24]	@ (8001d30 <MX_TIM2_Init+0x98>)
 8001d18:	f006 fab2 	bl	8008280 <HAL_TIMEx_MasterConfigSynchronization>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d22:	f000 fc5d 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d26:	bf00      	nop
 8001d28:	3720      	adds	r7, #32
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20040318 	.word	0x20040318

08001d34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <MX_DMA_Init+0x70>)
 8001d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d3e:	4a19      	ldr	r2, [pc, #100]	@ (8001da4 <MX_DMA_Init+0x70>)
 8001d40:	f043 0304 	orr.w	r3, r3, #4
 8001d44:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d46:	4b17      	ldr	r3, [pc, #92]	@ (8001da4 <MX_DMA_Init+0x70>)
 8001d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d4a:	f003 0304 	and.w	r3, r3, #4
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d52:	4b14      	ldr	r3, [pc, #80]	@ (8001da4 <MX_DMA_Init+0x70>)
 8001d54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d56:	4a13      	ldr	r2, [pc, #76]	@ (8001da4 <MX_DMA_Init+0x70>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d5e:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <MX_DMA_Init+0x70>)
 8001d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	603b      	str	r3, [r7, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	200b      	movs	r0, #11
 8001d70:	f002 ff1b 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d74:	200b      	movs	r0, #11
 8001d76:	f002 ff34 	bl	8004be2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	200c      	movs	r0, #12
 8001d80:	f002 ff13 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001d84:	200c      	movs	r0, #12
 8001d86:	f002 ff2c 	bl	8004be2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	200d      	movs	r0, #13
 8001d90:	f002 ff0b 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001d94:	200d      	movs	r0, #13
 8001d96:	f002 ff24 	bl	8004be2 <HAL_NVIC_EnableIRQ>

}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000

08001da8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08e      	sub	sp, #56	@ 0x38
 8001dac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]
 8001dbc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dbe:	4bb3      	ldr	r3, [pc, #716]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc2:	4ab2      	ldr	r2, [pc, #712]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001dc4:	f043 0310 	orr.w	r3, r3, #16
 8001dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dca:	4bb0      	ldr	r3, [pc, #704]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dce:	f003 0310 	and.w	r3, r3, #16
 8001dd2:	623b      	str	r3, [r7, #32]
 8001dd4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dd6:	4bad      	ldr	r3, [pc, #692]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dda:	4aac      	ldr	r2, [pc, #688]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001ddc:	f043 0304 	orr.w	r3, r3, #4
 8001de0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001de2:	4baa      	ldr	r3, [pc, #680]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de6:	f003 0304 	and.w	r3, r3, #4
 8001dea:	61fb      	str	r3, [r7, #28]
 8001dec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001dee:	4ba7      	ldr	r3, [pc, #668]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df2:	4aa6      	ldr	r2, [pc, #664]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001df4:	f043 0320 	orr.w	r3, r3, #32
 8001df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfa:	4ba4      	ldr	r3, [pc, #656]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfe:	f003 0320 	and.w	r3, r3, #32
 8001e02:	61bb      	str	r3, [r7, #24]
 8001e04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e06:	4ba1      	ldr	r3, [pc, #644]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0a:	4aa0      	ldr	r2, [pc, #640]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e12:	4b9e      	ldr	r3, [pc, #632]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	4b9b      	ldr	r3, [pc, #620]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e22:	4a9a      	ldr	r2, [pc, #616]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e2a:	4b98      	ldr	r3, [pc, #608]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e36:	4b95      	ldr	r3, [pc, #596]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e3a:	4a94      	ldr	r2, [pc, #592]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e3c:	f043 0302 	orr.w	r3, r3, #2
 8001e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e42:	4b92      	ldr	r3, [pc, #584]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e4e:	4b8f      	ldr	r3, [pc, #572]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e52:	4a8e      	ldr	r2, [pc, #568]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e5a:	4b8c      	ldr	r3, [pc, #560]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e66:	4b89      	ldr	r3, [pc, #548]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6a:	4a88      	ldr	r2, [pc, #544]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e6c:	f043 0308 	orr.w	r3, r3, #8
 8001e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e72:	4b86      	ldr	r3, [pc, #536]	@ (800208c <MX_GPIO_Init+0x2e4>)
 8001e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	607b      	str	r3, [r7, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001e7e:	f003 ffb7 	bl	8005df0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Col_4_Pin|Col_3_Pin|Col_2_Pin, GPIO_PIN_SET);
 8001e82:	2201      	movs	r2, #1
 8001e84:	2107      	movs	r1, #7
 8001e86:	4882      	ldr	r0, [pc, #520]	@ (8002090 <MX_GPIO_Init+0x2e8>)
 8001e88:	f003 febe 	bl	8005c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001e92:	4880      	ldr	r0, [pc, #512]	@ (8002094 <MX_GPIO_Init+0x2ec>)
 8001e94:	f003 feb8 	bl	8005c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Col_1_GPIO_Port, Col_1_Pin, GPIO_PIN_SET);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	2140      	movs	r1, #64	@ 0x40
 8001e9c:	487e      	ldr	r0, [pc, #504]	@ (8002098 <MX_GPIO_Init+0x2f0>)
 8001e9e:	f003 feb3 	bl	8005c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ea2:	230c      	movs	r3, #12
 8001ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001eb2:	230d      	movs	r3, #13
 8001eb4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4877      	ldr	r0, [pc, #476]	@ (800209c <MX_GPIO_Init+0x2f4>)
 8001ebe:	f003 fcf9 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col_4_Pin Col_3_Pin Col_2_Pin */
  GPIO_InitStruct.Pin = Col_4_Pin|Col_3_Pin|Col_2_Pin;
 8001ec2:	2307      	movs	r3, #7
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	486d      	ldr	r0, [pc, #436]	@ (8002090 <MX_GPIO_Init+0x2e8>)
 8001eda:	f003 fceb 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ede:	2380      	movs	r3, #128	@ 0x80
 8001ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eea:	2300      	movs	r3, #0
 8001eec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001eee:	230d      	movs	r3, #13
 8001ef0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4865      	ldr	r0, [pc, #404]	@ (8002090 <MX_GPIO_Init+0x2e8>)
 8001efa:	f003 fcdb 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row_1_Pin Row_2_Pin Row_3_Pin */
  GPIO_InitStruct.Pin = Row_1_Pin|Row_2_Pin|Row_3_Pin;
 8001efe:	2332      	movs	r3, #50	@ 0x32
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f02:	2300      	movs	r3, #0
 8001f04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f06:	2301      	movs	r3, #1
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4860      	ldr	r0, [pc, #384]	@ (8002094 <MX_GPIO_Init+0x2ec>)
 8001f12:	f003 fccf 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f16:	2301      	movs	r3, #1
 8001f18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f22:	2300      	movs	r3, #0
 8001f24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f26:	2302      	movs	r3, #2
 8001f28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4859      	ldr	r0, [pc, #356]	@ (8002098 <MX_GPIO_Init+0x2f0>)
 8001f32:	f003 fcbf 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row_4_Pin */
  GPIO_InitStruct.Pin = Row_4_Pin;
 8001f36:	2304      	movs	r3, #4
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Row_4_GPIO_Port, &GPIO_InitStruct);
 8001f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f46:	4619      	mov	r1, r3
 8001f48:	4853      	ldr	r0, [pc, #332]	@ (8002098 <MX_GPIO_Init+0x2f0>)
 8001f4a:	f003 fcb3 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : REWIND_Pin */
  GPIO_InitStruct.Pin = REWIND_Pin;
 8001f4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f54:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(REWIND_GPIO_Port, &GPIO_InitStruct);
 8001f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f62:	4619      	mov	r1, r3
 8001f64:	484a      	ldr	r0, [pc, #296]	@ (8002090 <MX_GPIO_Init+0x2e8>)
 8001f66:	f003 fca5 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAUSE_Pin FORWARD_Pin */
  GPIO_InitStruct.Pin = PAUSE_Pin|FORWARD_Pin;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f74:	2301      	movs	r3, #1
 8001f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4848      	ldr	r0, [pc, #288]	@ (80020a0 <MX_GPIO_Init+0x2f8>)
 8001f80:	f003 fc98 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001f84:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001f88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f92:	2300      	movs	r3, #0
 8001f94:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001f96:	230d      	movs	r3, #13
 8001f98:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	483d      	ldr	r0, [pc, #244]	@ (8002098 <MX_GPIO_Init+0x2f0>)
 8001fa2:	f003 fc87 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001fa6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001faa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001fb8:	230e      	movs	r3, #14
 8001fba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4835      	ldr	r0, [pc, #212]	@ (8002098 <MX_GPIO_Init+0x2f0>)
 8001fc4:	f003 fc76 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fc8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fda:	2307      	movs	r3, #7
 8001fdc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	482f      	ldr	r0, [pc, #188]	@ (80020a4 <MX_GPIO_Init+0x2fc>)
 8001fe6:	f003 fc65 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001fea:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002000:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002004:	4619      	mov	r1, r3
 8002006:	4827      	ldr	r0, [pc, #156]	@ (80020a4 <MX_GPIO_Init+0x2fc>)
 8002008:	f003 fc54 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800200c:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002012:	2301      	movs	r3, #1
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800201e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002022:	4619      	mov	r1, r3
 8002024:	481b      	ldr	r0, [pc, #108]	@ (8002094 <MX_GPIO_Init+0x2ec>)
 8002026:	f003 fc45 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800202a:	2380      	movs	r3, #128	@ 0x80
 800202c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002036:	2300      	movs	r3, #0
 8002038:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800203a:	2302      	movs	r3, #2
 800203c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800203e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002042:	4619      	mov	r1, r3
 8002044:	4813      	ldr	r0, [pc, #76]	@ (8002094 <MX_GPIO_Init+0x2ec>)
 8002046:	f003 fc35 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800204a:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002050:	2302      	movs	r3, #2
 8002052:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002058:	2303      	movs	r3, #3
 800205a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800205c:	230a      	movs	r3, #10
 800205e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002060:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002064:	4619      	mov	r1, r3
 8002066:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800206a:	f003 fc23 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800206e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002072:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002074:	2300      	movs	r3, #0
 8002076:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002080:	4619      	mov	r1, r3
 8002082:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002086:	f003 fc15 	bl	80058b4 <HAL_GPIO_Init>
 800208a:	e00d      	b.n	80020a8 <MX_GPIO_Init+0x300>
 800208c:	40021000 	.word	0x40021000
 8002090:	48001400 	.word	0x48001400
 8002094:	48000800 	.word	0x48000800
 8002098:	48000400 	.word	0x48000400
 800209c:	48001000 	.word	0x48001000
 80020a0:	48001800 	.word	0x48001800
 80020a4:	48000c00 	.word	0x48000c00

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80020a8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80020ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	2302      	movs	r3, #2
 80020b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b6:	2303      	movs	r3, #3
 80020b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80020ba:	230c      	movs	r3, #12
 80020bc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020c2:	4619      	mov	r1, r3
 80020c4:	484f      	ldr	r0, [pc, #316]	@ (8002204 <MX_GPIO_Init+0x45c>)
 80020c6:	f003 fbf5 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020ca:	2301      	movs	r3, #1
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d6:	2303      	movs	r3, #3
 80020d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80020da:	2309      	movs	r3, #9
 80020dc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e2:	4619      	mov	r1, r3
 80020e4:	4848      	ldr	r0, [pc, #288]	@ (8002208 <MX_GPIO_Init+0x460>)
 80020e6:	f003 fbe5 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020ea:	2304      	movs	r3, #4
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f6:	2303      	movs	r3, #3
 80020f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80020fa:	230c      	movs	r3, #12
 80020fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002102:	4619      	mov	r1, r3
 8002104:	4840      	ldr	r0, [pc, #256]	@ (8002208 <MX_GPIO_Init+0x460>)
 8002106:	f003 fbd5 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800210a:	2368      	movs	r3, #104	@ 0x68
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002116:	2303      	movs	r3, #3
 8002118:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800211a:	2307      	movs	r3, #7
 800211c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800211e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002122:	4619      	mov	r1, r3
 8002124:	4838      	ldr	r0, [pc, #224]	@ (8002208 <MX_GPIO_Init+0x460>)
 8002126:	f003 fbc5 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800212a:	2338      	movs	r3, #56	@ 0x38
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212e:	2302      	movs	r3, #2
 8002130:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002132:	2300      	movs	r3, #0
 8002134:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002136:	2303      	movs	r3, #3
 8002138:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800213a:	2306      	movs	r3, #6
 800213c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002142:	4619      	mov	r1, r3
 8002144:	4831      	ldr	r0, [pc, #196]	@ (800220c <MX_GPIO_Init+0x464>)
 8002146:	f003 fbb5 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col_1_Pin */
  GPIO_InitStruct.Pin = Col_1_Pin;
 800214a:	2340      	movs	r3, #64	@ 0x40
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214e:	2301      	movs	r3, #1
 8002150:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002156:	2300      	movs	r3, #0
 8002158:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(Col_1_GPIO_Port, &GPIO_InitStruct);
 800215a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800215e:	4619      	mov	r1, r3
 8002160:	482a      	ldr	r0, [pc, #168]	@ (800220c <MX_GPIO_Init+0x464>)
 8002162:	f003 fba7 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002166:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800216a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800216c:	2312      	movs	r3, #18
 800216e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002174:	2303      	movs	r3, #3
 8002176:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002178:	2304      	movs	r3, #4
 800217a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002180:	4619      	mov	r1, r3
 8002182:	4822      	ldr	r0, [pc, #136]	@ (800220c <MX_GPIO_Init+0x464>)
 8002184:	f003 fb96 	bl	80058b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002188:	2301      	movs	r3, #1
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218c:	2302      	movs	r3, #2
 800218e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002194:	2300      	movs	r3, #0
 8002196:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002198:	2302      	movs	r3, #2
 800219a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800219c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021a0:	4619      	mov	r1, r3
 80021a2:	481b      	ldr	r0, [pc, #108]	@ (8002210 <MX_GPIO_Init+0x468>)
 80021a4:	f003 fb86 	bl	80058b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80021a8:	2200      	movs	r2, #0
 80021aa:	2100      	movs	r1, #0
 80021ac:	2006      	movs	r0, #6
 80021ae:	f002 fcfc 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80021b2:	2006      	movs	r0, #6
 80021b4:	f002 fd15 	bl	8004be2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80021b8:	2200      	movs	r2, #0
 80021ba:	2100      	movs	r1, #0
 80021bc:	2007      	movs	r0, #7
 80021be:	f002 fcf4 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80021c2:	2007      	movs	r0, #7
 80021c4:	f002 fd0d 	bl	8004be2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021c8:	2200      	movs	r2, #0
 80021ca:	2100      	movs	r1, #0
 80021cc:	2028      	movs	r0, #40	@ 0x28
 80021ce:	f002 fcec 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021d2:	2028      	movs	r0, #40	@ 0x28
 80021d4:	f002 fd05 	bl	8004be2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80021d8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021de:	2302      	movs	r3, #2
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e6:	2303      	movs	r3, #3
 80021e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021ea:	2307      	movs	r3, #7
 80021ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021f2:	4619      	mov	r1, r3
 80021f4:	4804      	ldr	r0, [pc, #16]	@ (8002208 <MX_GPIO_Init+0x460>)
 80021f6:	f003 fb5d 	bl	80058b4 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 80021fa:	bf00      	nop
 80021fc:	3738      	adds	r7, #56	@ 0x38
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	48000800 	.word	0x48000800
 8002208:	48000c00 	.word	0x48000c00
 800220c:	48000400 	.word	0x48000400
 8002210:	48001000 	.word	0x48001000

08002214 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	80fb      	strh	r3, [r7, #6]

	 static uint32_t last = 0;
	uint32_t now = HAL_GetTick();
 800221e:	f000 ffed 	bl	80031fc <HAL_GetTick>
 8002222:	60f8      	str	r0, [r7, #12]

	if (now - last < 30) return;  // debounce
 8002224:	4b13      	ldr	r3, [pc, #76]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x60>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68fa      	ldr	r2, [r7, #12]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b1d      	cmp	r3, #29
 800222e:	d91c      	bls.n	800226a <HAL_GPIO_EXTI_Callback+0x56>
	last = now;
 8002230:	4a10      	ldr	r2, [pc, #64]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x60>)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == REWIND_Pin)      // Rewind button
 8002236:	88fb      	ldrh	r3, [r7, #6]
 8002238:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800223c:	d103      	bne.n	8002246 <HAL_GPIO_EXTI_Callback+0x32>
        rewind_flag = 1;
 800223e:	4b0e      	ldr	r3, [pc, #56]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x64>)
 8002240:	2201      	movs	r2, #1
 8002242:	701a      	strb	r2, [r3, #0]
 8002244:	e012      	b.n	800226c <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == PAUSE_Pin) // Pause/unpause toggle
 8002246:	88fb      	ldrh	r3, [r7, #6]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d107      	bne.n	800225c <HAL_GPIO_EXTI_Callback+0x48>
        pause_state ^= 1;
 800224c:	4b0b      	ldr	r3, [pc, #44]	@ (800227c <HAL_GPIO_EXTI_Callback+0x68>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	f083 0301 	eor.w	r3, r3, #1
 8002254:	b2da      	uxtb	r2, r3
 8002256:	4b09      	ldr	r3, [pc, #36]	@ (800227c <HAL_GPIO_EXTI_Callback+0x68>)
 8002258:	701a      	strb	r2, [r3, #0]
 800225a:	e007      	b.n	800226c <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == FORWARD_Pin) // Forward button
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	2b02      	cmp	r3, #2
 8002260:	d104      	bne.n	800226c <HAL_GPIO_EXTI_Callback+0x58>
        forward_flag = 1;
 8002262:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <HAL_GPIO_EXTI_Callback+0x6c>)
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
 8002268:	e000      	b.n	800226c <HAL_GPIO_EXTI_Callback+0x58>
	if (now - last < 30) return;  // debounce
 800226a:	bf00      	nop
}
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20083b98 	.word	0x20083b98
 8002278:	2004036c 	.word	0x2004036c
 800227c:	2004036d 	.word	0x2004036d
 8002280:	2004036e 	.word	0x2004036e

08002284 <uart_start_header_rx>:

static void uart_start_header_rx(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8002288:	4b04      	ldr	r3, [pc, #16]	@ (800229c <uart_start_header_rx+0x18>)
 800228a:	2200      	movs	r2, #0
 800228c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_DMA(&hlpuart1,
 800228e:	2209      	movs	r2, #9
 8002290:	4903      	ldr	r1, [pc, #12]	@ (80022a0 <uart_start_header_rx+0x1c>)
 8002292:	4804      	ldr	r0, [pc, #16]	@ (80022a4 <uart_start_header_rx+0x20>)
 8002294:	f006 f95a 	bl	800854c <HAL_UART_Receive_DMA>
						g_uart_rx.prefix_buf,
						PKT_PREFIX_SIZE);   // 9 bytes: sync + header


}
 8002298:	bf00      	nop
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20040370 	.word	0x20040370
 80022a0:	20040371 	.word	0x20040371
 80022a4:	20040174 	.word	0x20040174

080022a8 <HAL_UART_RxCpltCallback>:


	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
	    if (huart->Instance != LPUART1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a87      	ldr	r2, [pc, #540]	@ (80024d4 <HAL_UART_RxCpltCallback+0x22c>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	f040 8108 	bne.w	80024cc <HAL_UART_RxCpltCallback+0x224>
	        return;

	    if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 80022bc:	4b86      	ldr	r3, [pc, #536]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f040 80c3 	bne.w	800244c <HAL_UART_RxCpltCallback+0x1a4>
	        // We just received sync + header (9 bytes)
	        uint8_t *buf = g_uart_rx.prefix_buf;
 80022c6:	4b85      	ldr	r3, [pc, #532]	@ (80024dc <HAL_UART_RxCpltCallback+0x234>)
 80022c8:	60fb      	str	r3, [r7, #12]

	        // 1) Check sync bytes
	        if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2ba5      	cmp	r3, #165	@ 0xa5
 80022d0:	d104      	bne.n	80022dc <HAL_UART_RxCpltCallback+0x34>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	3301      	adds	r3, #1
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b5a      	cmp	r3, #90	@ 0x5a
 80022da:	d002      	beq.n	80022e2 <HAL_UART_RxCpltCallback+0x3a>
	            uart_start_header_rx();
 80022dc:	f7ff ffd2 	bl	8002284 <uart_start_header_rx>
	            return;
 80022e0:	e0f5      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	        }

	        // 2) Extract payload length
	        uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	3307      	adds	r3, #7
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	b21a      	sxth	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	3308      	adds	r3, #8
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	b21b      	sxth	r3, r3
 80022f6:	4313      	orrs	r3, r2
 80022f8:	b21b      	sxth	r3, r3
 80022fa:	817b      	strh	r3, [r7, #10]

	        // 3) Parse header fields
	        g_uart_rx.header.version   = buf[2];
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	789a      	ldrb	r2, [r3, #2]
 8002300:	4b75      	ldr	r3, [pc, #468]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002302:	729a      	strb	r2, [r3, #10]
	        g_uart_rx.header.data_type = buf[3];
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	78da      	ldrb	r2, [r3, #3]
 8002308:	4b73      	ldr	r3, [pc, #460]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 800230a:	72da      	strb	r2, [r3, #11]
	        g_uart_rx.header.flags     = buf[4];
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	791a      	ldrb	r2, [r3, #4]
 8002310:	4b71      	ldr	r3, [pc, #452]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002312:	731a      	strb	r2, [r3, #12]
	        g_uart_rx.header.seq       = ((uint16_t)buf[5] << 8) | buf[6];
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	3305      	adds	r3, #5
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	b21b      	sxth	r3, r3
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	b21a      	sxth	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	3306      	adds	r3, #6
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	b21b      	sxth	r3, r3
 8002328:	4313      	orrs	r3, r2
 800232a:	b21b      	sxth	r3, r3
 800232c:	b29a      	uxth	r2, r3
 800232e:	4b6a      	ldr	r3, [pc, #424]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002330:	f8a3 200d 	strh.w	r2, [r3, #13]
	        g_uart_rx.header.len       = payload_len;
 8002334:	4b68      	ldr	r3, [pc, #416]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002336:	897a      	ldrh	r2, [r7, #10]
 8002338:	f8a3 200f 	strh.w	r2, [r3, #15]
	        g_uart_rx.payload_len      = payload_len;
 800233c:	4a66      	ldr	r2, [pc, #408]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 800233e:	897b      	ldrh	r3, [r7, #10]
 8002340:	8253      	strh	r3, [r2, #18]

	        // 4) Choose destination buffer based on packet type
	        switch (g_uart_rx.header.data_type) {
 8002342:	4b65      	ldr	r3, [pc, #404]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002344:	7adb      	ldrb	r3, [r3, #11]
 8002346:	2b03      	cmp	r3, #3
 8002348:	d03f      	beq.n	80023ca <HAL_UART_RxCpltCallback+0x122>
 800234a:	2b03      	cmp	r3, #3
 800234c:	dc47      	bgt.n	80023de <HAL_UART_RxCpltCallback+0x136>
 800234e:	2b01      	cmp	r3, #1
 8002350:	d002      	beq.n	8002358 <HAL_UART_RxCpltCallback+0xb0>
 8002352:	2b02      	cmp	r3, #2
 8002354:	d00e      	beq.n	8002374 <HAL_UART_RxCpltCallback+0xcc>
 8002356:	e042      	b.n	80023de <HAL_UART_RxCpltCallback+0x136>
	        case PKT_DATA_IMAGE:
	            if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 8002358:	897b      	ldrh	r3, [r7, #10]
 800235a:	3302      	adds	r3, #2
 800235c:	461a      	mov	r2, r3
 800235e:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 8002362:	429a      	cmp	r2, r3
 8002364:	d902      	bls.n	800236c <HAL_UART_RxCpltCallback+0xc4>
	                uart_start_header_rx();
 8002366:	f7ff ff8d 	bl	8002284 <uart_start_header_rx>
	                return;
 800236a:	e0b0      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	            }
	            g_uart_rx.payload_dst = image_pkt_buf;
 800236c:	4b5a      	ldr	r3, [pc, #360]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 800236e:	4a5c      	ldr	r2, [pc, #368]	@ (80024e0 <HAL_UART_RxCpltCallback+0x238>)
 8002370:	615a      	str	r2, [r3, #20]
	            break;
 8002372:	e037      	b.n	80023e4 <HAL_UART_RxCpltCallback+0x13c>

	        case PKT_DATA_AUDIO:
	            // Sanity-check payload length in BYTES (just payload, *not* CRC)
	            if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 8002374:	897b      	ldrh	r3, [r7, #10]
 8002376:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800237a:	4293      	cmp	r3, r2
 800237c:	d902      	bls.n	8002384 <HAL_UART_RxCpltCallback+0xdc>
	                uart_start_header_rx();
 800237e:	f7ff ff81 	bl	8002284 <uart_start_header_rx>
	                return;
 8002382:	e0a4      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	            }

	            // Choose a free half of dac_buf as DMA destination for the *payload*
	            if (half0_free) {
 8002384:	4b57      	ldr	r3, [pc, #348]	@ (80024e4 <HAL_UART_RxCpltCallback+0x23c>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00a      	beq.n	80023a4 <HAL_UART_RxCpltCallback+0xfc>
	                g_uart_rx.payload_dst = audio_pkt_buf0; // first half of dac_buf
 800238e:	4b56      	ldr	r3, [pc, #344]	@ (80024e8 <HAL_UART_RxCpltCallback+0x240>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a51      	ldr	r2, [pc, #324]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002394:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 0;
 8002396:	4b55      	ldr	r3, [pc, #340]	@ (80024ec <HAL_UART_RxCpltCallback+0x244>)
 8002398:	2200      	movs	r2, #0
 800239a:	701a      	strb	r2, [r3, #0]
	                half0_free = 0;  // now reserved
 800239c:	4b51      	ldr	r3, [pc, #324]	@ (80024e4 <HAL_UART_RxCpltCallback+0x23c>)
 800239e:	2200      	movs	r2, #0
 80023a0:	701a      	strb	r2, [r3, #0]
	            } else {
	                // No free half; can't accept this packet safely
	                uart_start_header_rx();
	                return;
	            }
	            break;
 80023a2:	e01f      	b.n	80023e4 <HAL_UART_RxCpltCallback+0x13c>
	            } else if (half1_free) {
 80023a4:	4b52      	ldr	r3, [pc, #328]	@ (80024f0 <HAL_UART_RxCpltCallback+0x248>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00a      	beq.n	80023c4 <HAL_UART_RxCpltCallback+0x11c>
	                g_uart_rx.payload_dst = audio_pkt_buf1; // second half of dac_buf
 80023ae:	4b51      	ldr	r3, [pc, #324]	@ (80024f4 <HAL_UART_RxCpltCallback+0x24c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a49      	ldr	r2, [pc, #292]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80023b4:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 1;
 80023b6:	4b4d      	ldr	r3, [pc, #308]	@ (80024ec <HAL_UART_RxCpltCallback+0x244>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	701a      	strb	r2, [r3, #0]
	                half1_free = 0;  // now reserved
 80023bc:	4b4c      	ldr	r3, [pc, #304]	@ (80024f0 <HAL_UART_RxCpltCallback+0x248>)
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
	            break;
 80023c2:	e00f      	b.n	80023e4 <HAL_UART_RxCpltCallback+0x13c>
	                uart_start_header_rx();
 80023c4:	f7ff ff5e 	bl	8002284 <uart_start_header_rx>
	                return;
 80023c8:	e081      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>

	        case PKT_DATA_CMD:
	            if (payload_len > sizeof(ctrl_buf)) {
 80023ca:	897b      	ldrh	r3, [r7, #10]
 80023cc:	2b10      	cmp	r3, #16
 80023ce:	d902      	bls.n	80023d6 <HAL_UART_RxCpltCallback+0x12e>
	                uart_start_header_rx();
 80023d0:	f7ff ff58 	bl	8002284 <uart_start_header_rx>
	                return;
 80023d4:	e07b      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	            }
	            g_uart_rx.payload_dst = ctrl_buf;
 80023d6:	4b40      	ldr	r3, [pc, #256]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80023d8:	4a47      	ldr	r2, [pc, #284]	@ (80024f8 <HAL_UART_RxCpltCallback+0x250>)
 80023da:	615a      	str	r2, [r3, #20]
	            break;
 80023dc:	e002      	b.n	80023e4 <HAL_UART_RxCpltCallback+0x13c>



	        default:
	            // Unknown type -> ignore this frame
	            uart_start_header_rx();
 80023de:	f7ff ff51 	bl	8002284 <uart_start_header_rx>
	            return;
 80023e2:	e074      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	        }

	        // 5) Set state and start DMA for payload + CRC
	        g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 80023e4:	4b3c      	ldr	r3, [pc, #240]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	701a      	strb	r2, [r3, #0]

	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 80023ea:	4b3b      	ldr	r3, [pc, #236]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80023ec:	7adb      	ldrb	r3, [r3, #11]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d109      	bne.n	8002406 <HAL_UART_RxCpltCallback+0x15e>
	            // Image: payload + CRC in one shot
	            HAL_UART_Receive_DMA(&hlpuart1,
 80023f2:	4b39      	ldr	r3, [pc, #228]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80023f4:	6959      	ldr	r1, [r3, #20]
 80023f6:	897b      	ldrh	r3, [r7, #10]
 80023f8:	3302      	adds	r3, #2
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	461a      	mov	r2, r3
 80023fe:	483f      	ldr	r0, [pc, #252]	@ (80024fc <HAL_UART_RxCpltCallback+0x254>)
 8002400:	f006 f8a4 	bl	800854c <HAL_UART_Receive_DMA>
 8002404:	e018      	b.n	8002438 <HAL_UART_RxCpltCallback+0x190>
	                                 g_uart_rx.payload_dst,
	                                 payload_len + PKT_CRC_SIZE);
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8002406:	4b34      	ldr	r3, [pc, #208]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002408:	7adb      	ldrb	r3, [r3, #11]
 800240a:	2b02      	cmp	r3, #2
 800240c:	d107      	bne.n	800241e <HAL_UART_RxCpltCallback+0x176>
	            // Audio: ONLY the payload goes into dac_buf; CRC comes next in a tiny transfer
	            HAL_UART_Receive_DMA(&hlpuart1,
 800240e:	4b32      	ldr	r3, [pc, #200]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	897a      	ldrh	r2, [r7, #10]
 8002414:	4619      	mov	r1, r3
 8002416:	4839      	ldr	r0, [pc, #228]	@ (80024fc <HAL_UART_RxCpltCallback+0x254>)
 8002418:	f006 f898 	bl	800854c <HAL_UART_Receive_DMA>
 800241c:	e00c      	b.n	8002438 <HAL_UART_RxCpltCallback+0x190>
	                                 g_uart_rx.payload_dst,
	                                 payload_len);
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 800241e:	4b2e      	ldr	r3, [pc, #184]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002420:	7adb      	ldrb	r3, [r3, #11]
 8002422:	2b03      	cmp	r3, #3
 8002424:	d108      	bne.n	8002438 <HAL_UART_RxCpltCallback+0x190>
	            // Control: simplest is payload+CRC in one shot like image
	            HAL_UART_Receive_DMA(&hlpuart1,
 8002426:	4b2c      	ldr	r3, [pc, #176]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002428:	6959      	ldr	r1, [r3, #20]
 800242a:	897b      	ldrh	r3, [r7, #10]
 800242c:	3302      	adds	r3, #2
 800242e:	b29b      	uxth	r3, r3
 8002430:	461a      	mov	r2, r3
 8002432:	4832      	ldr	r0, [pc, #200]	@ (80024fc <HAL_UART_RxCpltCallback+0x254>)
 8002434:	f006 f88a 	bl	800854c <HAL_UART_Receive_DMA>
	                                 payload_len + PKT_CRC_SIZE);
	        }


	        // 6) Tell PC "header OK, I'm ready for payload"
	        uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 8002438:	2348      	movs	r3, #72	@ 0x48
 800243a:	727b      	strb	r3, [r7, #9]
	        HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 800243c:	f107 0109 	add.w	r1, r7, #9
 8002440:	230a      	movs	r3, #10
 8002442:	2201      	movs	r2, #1
 8002444:	482d      	ldr	r0, [pc, #180]	@ (80024fc <HAL_UART_RxCpltCallback+0x254>)
 8002446:	f005 fff3 	bl	8008430 <HAL_UART_Transmit>
 800244a:	e040      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 800244c:	4b22      	ldr	r3, [pc, #136]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d128      	bne.n	80024a6 <HAL_UART_RxCpltCallback+0x1fe>
	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8002454:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002456:	7adb      	ldrb	r3, [r3, #11]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d109      	bne.n	8002470 <HAL_UART_RxCpltCallback+0x1c8>
	            // IMAGE: we already DMA'd payload+CRC into image_pkt_buf
	            image_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 800245c:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 800245e:	8a5a      	ldrh	r2, [r3, #18]
 8002460:	4b27      	ldr	r3, [pc, #156]	@ (8002500 <HAL_UART_RxCpltCallback+0x258>)
 8002462:	801a      	strh	r2, [r3, #0]
	            image_pkt_ready = 1;
 8002464:	4b27      	ldr	r3, [pc, #156]	@ (8002504 <HAL_UART_RxCpltCallback+0x25c>)
 8002466:	2201      	movs	r2, #1
 8002468:	701a      	strb	r2, [r3, #0]

	            // Back to waiting for next header
	            uart_start_header_rx();
 800246a:	f7ff ff0b 	bl	8002284 <uart_start_header_rx>
 800246e:	e02e      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8002470:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002472:	7adb      	ldrb	r3, [r3, #11]
 8002474:	2b02      	cmp	r3, #2
 8002476:	d108      	bne.n	800248a <HAL_UART_RxCpltCallback+0x1e2>
	            // AUDIO: we have JUST the payload in dac_buf now.
	            // Next, we need to grab the 2 CRC bytes.

	            g_uart_rx.state = RX_STATE_WAIT_CRC;
 8002478:	4b17      	ldr	r3, [pc, #92]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 800247a:	2202      	movs	r2, #2
 800247c:	701a      	strb	r2, [r3, #0]

	            // Start a tiny 2-byte DMA into audio_crc_buf
	            HAL_UART_Receive_DMA(&hlpuart1,
 800247e:	2202      	movs	r2, #2
 8002480:	4921      	ldr	r1, [pc, #132]	@ (8002508 <HAL_UART_RxCpltCallback+0x260>)
 8002482:	481e      	ldr	r0, [pc, #120]	@ (80024fc <HAL_UART_RxCpltCallback+0x254>)
 8002484:	f006 f862 	bl	800854c <HAL_UART_Receive_DMA>
 8002488:	e021      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	                                 audio_crc_buf,
	                                 PKT_CRC_SIZE);
	            // Do NOT call uart_start_header_rx() yet; we still need CRC.
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 800248a:	4b13      	ldr	r3, [pc, #76]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 800248c:	7adb      	ldrb	r3, [r3, #11]
 800248e:	2b03      	cmp	r3, #3
 8002490:	d11d      	bne.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	            // CTRL: payload + CRC already in ctrl_buf
	            ctrl_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 8002492:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 8002494:	8a5a      	ldrh	r2, [r3, #18]
 8002496:	4b1d      	ldr	r3, [pc, #116]	@ (800250c <HAL_UART_RxCpltCallback+0x264>)
 8002498:	801a      	strh	r2, [r3, #0]
	            ctrl_pkt_ready = 1;
 800249a:	4b1d      	ldr	r3, [pc, #116]	@ (8002510 <HAL_UART_RxCpltCallback+0x268>)
 800249c:	2201      	movs	r2, #1
 800249e:	701a      	strb	r2, [r3, #0]

	            // Go back to waiting for next header
	            uart_start_header_rx();
 80024a0:	f7ff fef0 	bl	8002284 <uart_start_header_rx>
 80024a4:	e013      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	        }

	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 80024a6:	4b0c      	ldr	r3, [pc, #48]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d10f      	bne.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	        // We just finished receiving the 2 CRC bytes for an audio packet
	        if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80024b0:	7adb      	ldrb	r3, [r3, #11]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d106      	bne.n	80024c4 <HAL_UART_RxCpltCallback+0x21c>
	            audio_pkt_len   = g_uart_rx.payload_len;  // just payload length
 80024b6:	4b08      	ldr	r3, [pc, #32]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80024b8:	8a5a      	ldrh	r2, [r3, #18]
 80024ba:	4b16      	ldr	r3, [pc, #88]	@ (8002514 <HAL_UART_RxCpltCallback+0x26c>)
 80024bc:	801a      	strh	r2, [r3, #0]
	            audio_pkt_ready = 1;
 80024be:	4b16      	ldr	r3, [pc, #88]	@ (8002518 <HAL_UART_RxCpltCallback+0x270>)
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]

	        // Do NOT start the next header RX here.
	        // Just mark that we're logically back in WAIT_PREFIX;
	        // the main loop will call uart_start_header_rx() once it
	        // has validated this packet and sent 'S' or 'E'.
	        g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 80024c4:	4b04      	ldr	r3, [pc, #16]	@ (80024d8 <HAL_UART_RxCpltCallback+0x230>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	701a      	strb	r2, [r3, #0]
 80024ca:	e000      	b.n	80024ce <HAL_UART_RxCpltCallback+0x226>
	        return;
 80024cc:	bf00      	nop
	    }



	}
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40008000 	.word	0x40008000
 80024d8:	20040370 	.word	0x20040370
 80024dc:	20040371 	.word	0x20040371
 80024e0:	20060370 	.word	0x20060370
 80024e4:	20040008 	.word	0x20040008
 80024e8:	20040000 	.word	0x20040000
 80024ec:	2007036f 	.word	0x2007036f
 80024f0:	20040009 	.word	0x20040009
 80024f4:	20040004 	.word	0x20040004
 80024f8:	2007037c 	.word	0x2007037c
 80024fc:	20040174 	.word	0x20040174
 8002500:	2007036c 	.word	0x2007036c
 8002504:	2007036a 	.word	0x2007036a
 8002508:	20070368 	.word	0x20070368
 800250c:	20070376 	.word	0x20070376
 8002510:	20070378 	.word	0x20070378
 8002514:	20070370 	.word	0x20070370
 8002518:	2007036e 	.word	0x2007036e

0800251c <HAL_DAC_ConvHalfCpltCallbackCh1>:

	void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a0c      	ldr	r2, [pc, #48]	@ (800255c <HAL_DAC_ConvHalfCpltCallbackCh1+0x40>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d111      	bne.n	8002552 <HAL_DAC_ConvHalfCpltCallbackCh1+0x36>

	    half0_free = 1;
 800252e:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <HAL_DAC_ConvHalfCpltCallbackCh1+0x44>)
 8002530:	2201      	movs	r2, #1
 8002532:	701a      	strb	r2, [r3, #0]

	    if (audio_stream_active) {
 8002534:	4b0b      	ldr	r3, [pc, #44]	@ (8002564 <HAL_DAC_ConvHalfCpltCallbackCh1+0x48>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00a      	beq.n	8002554 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
	        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 800253e:	2341      	movs	r3, #65	@ 0x41
 8002540:	73fb      	strb	r3, [r7, #15]
	        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8002542:	f107 010f 	add.w	r1, r7, #15
 8002546:	230a      	movs	r3, #10
 8002548:	2201      	movs	r2, #1
 800254a:	4807      	ldr	r0, [pc, #28]	@ (8002568 <HAL_DAC_ConvHalfCpltCallbackCh1+0x4c>)
 800254c:	f005 ff70 	bl	8008430 <HAL_UART_Transmit>
 8002550:	e000      	b.n	8002554 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
	    if (hdac->Instance != DAC1) return;
 8002552:	bf00      	nop
	    }
	}
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40007400 	.word	0x40007400
 8002560:	20040008 	.word	0x20040008
 8002564:	20070372 	.word	0x20070372
 8002568:	20040174 	.word	0x20040174

0800256c <HAL_DAC_ConvCpltCallbackCh1>:

	void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0c      	ldr	r2, [pc, #48]	@ (80025ac <HAL_DAC_ConvCpltCallbackCh1+0x40>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d111      	bne.n	80025a2 <HAL_DAC_ConvCpltCallbackCh1+0x36>

	    half1_free = 1;
 800257e:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <HAL_DAC_ConvCpltCallbackCh1+0x44>)
 8002580:	2201      	movs	r2, #1
 8002582:	701a      	strb	r2, [r3, #0]

	    if (audio_stream_active) {
 8002584:	4b0b      	ldr	r3, [pc, #44]	@ (80025b4 <HAL_DAC_ConvCpltCallbackCh1+0x48>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00a      	beq.n	80025a4 <HAL_DAC_ConvCpltCallbackCh1+0x38>
	        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 800258e:	2341      	movs	r3, #65	@ 0x41
 8002590:	73fb      	strb	r3, [r7, #15]
	        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8002592:	f107 010f 	add.w	r1, r7, #15
 8002596:	230a      	movs	r3, #10
 8002598:	2201      	movs	r2, #1
 800259a:	4807      	ldr	r0, [pc, #28]	@ (80025b8 <HAL_DAC_ConvCpltCallbackCh1+0x4c>)
 800259c:	f005 ff48 	bl	8008430 <HAL_UART_Transmit>
 80025a0:	e000      	b.n	80025a4 <HAL_DAC_ConvCpltCallbackCh1+0x38>
	    if (hdac->Instance != DAC1) return;
 80025a2:	bf00      	nop
	    }
	}
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40007400 	.word	0x40007400
 80025b0:	20040009 	.word	0x20040009
 80025b4:	20070372 	.word	0x20070372
 80025b8:	20040174 	.word	0x20040174

080025bc <HAL_UART_ErrorCallback>:



	void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
	{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	    if (huart->Instance == LPUART1) {
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a04      	ldr	r2, [pc, #16]	@ (80025dc <HAL_UART_ErrorCallback+0x20>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d101      	bne.n	80025d2 <HAL_UART_ErrorCallback+0x16>
	        // Log something if you have a debug LED/UART
	        protocol_soft_reset();
 80025ce:	f7fe fe5d 	bl	800128c <protocol_soft_reset>
	    }
	}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40008000 	.word	0x40008000

080025e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80025e4:	b672      	cpsid	i
}
 80025e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025e8:	bf00      	nop
 80025ea:	e7fd      	b.n	80025e8 <Error_Handler+0x8>

080025ec <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b08b      	sub	sp, #44	@ 0x2c
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 80025f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025fc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80025fe:	2300      	movs	r3, #0
 8002600:	623b      	str	r3, [r7, #32]
 8002602:	e026      	b.n	8002652 <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	6a3b      	ldr	r3, [r7, #32]
 8002608:	4413      	add	r3, r2
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	021b      	lsls	r3, r3, #8
 800260e:	b29a      	uxth	r2, r3
 8002610:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002612:	4053      	eors	r3, r2
 8002614:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
 800261a:	e014      	b.n	8002646 <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 800261c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8002620:	2b00      	cmp	r3, #0
 8002622:	da0a      	bge.n	800263a <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8002624:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	b21b      	sxth	r3, r3
 800262c:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002630:	f083 0301 	eor.w	r3, r3, #1
 8002634:	b21b      	sxth	r3, r3
 8002636:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002638:	e002      	b.n	8002640 <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 800263a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	3301      	adds	r3, #1
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	2b07      	cmp	r3, #7
 800264a:	dde7      	ble.n	800261c <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	3301      	adds	r3, #1
 8002650:	623b      	str	r3, [r7, #32]
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	2b06      	cmp	r3, #6
 8002656:	d9d5      	bls.n	8002604 <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 8002658:	2300      	movs	r3, #0
 800265a:	61bb      	str	r3, [r7, #24]
 800265c:	e026      	b.n	80026ac <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	4413      	add	r3, r2
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	021b      	lsls	r3, r3, #8
 8002668:	b29a      	uxth	r2, r3
 800266a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800266c:	4053      	eors	r3, r2
 800266e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	e014      	b.n	80026a0 <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 8002676:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800267a:	2b00      	cmp	r3, #0
 800267c:	da0a      	bge.n	8002694 <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 800267e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	b21b      	sxth	r3, r3
 8002686:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800268a:	f083 0301 	eor.w	r3, r3, #1
 800268e:	b21b      	sxth	r3, r3
 8002690:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002692:	e002      	b.n	800269a <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8002694:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	3301      	adds	r3, #1
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	2b07      	cmp	r3, #7
 80026a4:	dde7      	ble.n	8002676 <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	3301      	adds	r3, #1
 80026aa:	61bb      	str	r3, [r7, #24]
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d3d4      	bcc.n	800265e <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 80026b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	372c      	adds	r7, #44	@ 0x2c
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 80026c2:	b590      	push	{r4, r7, lr}
 80026c4:	b08b      	sub	sp, #44	@ 0x2c
 80026c6:	af02      	add	r7, sp, #8
 80026c8:	6078      	str	r0, [r7, #4]
 80026ca:	460b      	mov	r3, r1
 80026cc:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 80026ce:	887b      	ldrh	r3, [r7, #2]
 80026d0:	2b07      	cmp	r3, #7
 80026d2:	d801      	bhi.n	80026d8 <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 80026d4:	2300      	movs	r3, #0
 80026d6:	e04e      	b.n	8002776 <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	b21b      	sxth	r3, r3
 80026de:	021b      	lsls	r3, r3, #8
 80026e0:	b21a      	sxth	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	3301      	adds	r3, #1
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	b21b      	sxth	r3, r3
 80026ea:	4313      	orrs	r3, r2
 80026ec:	b21b      	sxth	r3, r3
 80026ee:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	3302      	adds	r3, #2
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	b21b      	sxth	r3, r3
 80026f8:	021b      	lsls	r3, r3, #8
 80026fa:	b21a      	sxth	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	3303      	adds	r3, #3
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	b21b      	sxth	r3, r3
 8002704:	4313      	orrs	r3, r2
 8002706:	b21b      	sxth	r3, r3
 8002708:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	3304      	adds	r3, #4
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	b21b      	sxth	r3, r3
 8002712:	021b      	lsls	r3, r3, #8
 8002714:	b21a      	sxth	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3305      	adds	r3, #5
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	b21b      	sxth	r3, r3
 800271e:	4313      	orrs	r3, r2
 8002720:	b21b      	sxth	r3, r3
 8002722:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	3306      	adds	r3, #6
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	b21b      	sxth	r3, r3
 800272c:	021b      	lsls	r3, r3, #8
 800272e:	b21a      	sxth	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3307      	adds	r3, #7
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	b21b      	sxth	r3, r3
 8002738:	4313      	orrs	r3, r2
 800273a:	b21b      	sxth	r3, r3
 800273c:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 800273e:	8b7b      	ldrh	r3, [r7, #26]
 8002740:	8b3a      	ldrh	r2, [r7, #24]
 8002742:	fb02 f303 	mul.w	r3, r2, r3
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	3308      	adds	r3, #8
 800274e:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 8002750:	887b      	ldrh	r3, [r7, #2]
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	429a      	cmp	r2, r3
 8002756:	d901      	bls.n	800275c <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 8002758:	2300      	movs	r3, #0
 800275a:	e00c      	b.n	8002776 <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3308      	adds	r3, #8
 8002760:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 8002762:	8bf8      	ldrh	r0, [r7, #30]
 8002764:	8bb9      	ldrh	r1, [r7, #28]
 8002766:	8b7a      	ldrh	r2, [r7, #26]
 8002768:	8b3c      	ldrh	r4, [r7, #24]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	4623      	mov	r3, r4
 8002770:	f000 fc02 	bl	8002f78 <tft_blit565>

    return total_size;
 8002774:	693b      	ldr	r3, [r7, #16]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3724      	adds	r7, #36	@ 0x24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd90      	pop	{r4, r7, pc}
	...

08002780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002786:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <HAL_MspInit+0x44>)
 8002788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800278a:	4a0e      	ldr	r2, [pc, #56]	@ (80027c4 <HAL_MspInit+0x44>)
 800278c:	f043 0301 	orr.w	r3, r3, #1
 8002790:	6613      	str	r3, [r2, #96]	@ 0x60
 8002792:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <HAL_MspInit+0x44>)
 8002794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	607b      	str	r3, [r7, #4]
 800279c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800279e:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <HAL_MspInit+0x44>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a2:	4a08      	ldr	r2, [pc, #32]	@ (80027c4 <HAL_MspInit+0x44>)
 80027a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <HAL_MspInit+0x44>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b2:	603b      	str	r3, [r7, #0]
 80027b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027b6:	bf00      	nop
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	40021000 	.word	0x40021000

080027c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b0b0      	sub	sp, #192	@ 0xc0
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	605a      	str	r2, [r3, #4]
 80027da:	609a      	str	r2, [r3, #8]
 80027dc:	60da      	str	r2, [r3, #12]
 80027de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027e0:	f107 0318 	add.w	r3, r7, #24
 80027e4:	2294      	movs	r2, #148	@ 0x94
 80027e6:	2100      	movs	r1, #0
 80027e8:	4618      	mov	r0, r3
 80027ea:	f008 fc03 	bl	800aff4 <memset>
  if(hadc->Instance==ADC1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a5c      	ldr	r2, [pc, #368]	@ (8002964 <HAL_ADC_MspInit+0x19c>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	f040 80b1 	bne.w	800295c <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80027fa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002800:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002808:	2302      	movs	r3, #2
 800280a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800280c:	2301      	movs	r3, #1
 800280e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002810:	2308      	movs	r3, #8
 8002812:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002814:	2302      	movs	r3, #2
 8002816:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002818:	2302      	movs	r3, #2
 800281a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800281c:	2302      	movs	r3, #2
 800281e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002820:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002824:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002826:	f107 0318 	add.w	r3, r7, #24
 800282a:	4618      	mov	r0, r3
 800282c:	f004 f9c8 	bl	8006bc0 <HAL_RCCEx_PeriphCLKConfig>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8002836:	f7ff fed3 	bl	80025e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800283a:	4b4b      	ldr	r3, [pc, #300]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 800283c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800283e:	4a4a      	ldr	r2, [pc, #296]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002840:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002846:	4b48      	ldr	r3, [pc, #288]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800284a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002852:	4b45      	ldr	r3, [pc, #276]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002856:	4a44      	ldr	r2, [pc, #272]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002858:	f043 0304 	orr.w	r3, r3, #4
 800285c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800285e:	4b42      	ldr	r3, [pc, #264]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	613b      	str	r3, [r7, #16]
 8002868:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286a:	4b3f      	ldr	r3, [pc, #252]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 800286c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286e:	4a3e      	ldr	r2, [pc, #248]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002876:	4b3c      	ldr	r3, [pc, #240]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002882:	4b39      	ldr	r3, [pc, #228]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002886:	4a38      	ldr	r2, [pc, #224]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800288e:	4b36      	ldr	r3, [pc, #216]	@ (8002968 <HAL_ADC_MspInit+0x1a0>)
 8002890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800289a:	230d      	movs	r3, #13
 800289c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80028a0:	230b      	movs	r3, #11
 80028a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028ac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80028b0:	4619      	mov	r1, r3
 80028b2:	482e      	ldr	r0, [pc, #184]	@ (800296c <HAL_ADC_MspInit+0x1a4>)
 80028b4:	f002 fffe 	bl	80058b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LOW_FILTER_Pin|MID_FILTER_Pin|HIGH_FILTER_Pin|DYNAMIC_FILTER_Pin;
 80028b8:	230f      	movs	r3, #15
 80028ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80028be:	230b      	movs	r3, #11
 80028c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c4:	2300      	movs	r3, #0
 80028c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ca:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80028ce:	4619      	mov	r1, r3
 80028d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028d4:	f002 ffee 	bl	80058b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80028d8:	2302      	movs	r3, #2
 80028da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80028de:	230b      	movs	r3, #11
 80028e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ea:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80028ee:	4619      	mov	r1, r3
 80028f0:	481f      	ldr	r0, [pc, #124]	@ (8002970 <HAL_ADC_MspInit+0x1a8>)
 80028f2:	f002 ffdf 	bl	80058b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 80028f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 80028f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002978 <HAL_ADC_MspInit+0x1b0>)
 80028fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80028fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 80028fe:	2205      	movs	r2, #5
 8002900:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002902:	4b1c      	ldr	r3, [pc, #112]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 8002904:	2200      	movs	r2, #0
 8002906:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002908:	4b1a      	ldr	r3, [pc, #104]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 800290a:	2200      	movs	r2, #0
 800290c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800290e:	4b19      	ldr	r3, [pc, #100]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 8002910:	2280      	movs	r2, #128	@ 0x80
 8002912:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002914:	4b17      	ldr	r3, [pc, #92]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 8002916:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800291a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800291c:	4b15      	ldr	r3, [pc, #84]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 800291e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002922:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002924:	4b13      	ldr	r3, [pc, #76]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 8002926:	2220      	movs	r2, #32
 8002928:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800292a:	4b12      	ldr	r3, [pc, #72]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 800292c:	2200      	movs	r2, #0
 800292e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002930:	4810      	ldr	r0, [pc, #64]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 8002932:	f002 fc85 	bl	8005240 <HAL_DMA_Init>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 800293c:	f7ff fe50 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a0c      	ldr	r2, [pc, #48]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 8002944:	651a      	str	r2, [r3, #80]	@ 0x50
 8002946:	4a0b      	ldr	r2, [pc, #44]	@ (8002974 <HAL_ADC_MspInit+0x1ac>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800294c:	2200      	movs	r2, #0
 800294e:	2100      	movs	r1, #0
 8002950:	2012      	movs	r0, #18
 8002952:	f002 f92a 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002956:	2012      	movs	r0, #18
 8002958:	f002 f943 	bl	8004be2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800295c:	bf00      	nop
 800295e:	37c0      	adds	r7, #192	@ 0xc0
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	50040000 	.word	0x50040000
 8002968:	40021000 	.word	0x40021000
 800296c:	48000800 	.word	0x48000800
 8002970:	48000400 	.word	0x48000400
 8002974:	200400a0 	.word	0x200400a0
 8002978:	40020030 	.word	0x40020030

0800297c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08a      	sub	sp, #40	@ 0x28
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002984:	f107 0314 	add.w	r3, r7, #20
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	605a      	str	r2, [r3, #4]
 800298e:	609a      	str	r2, [r3, #8]
 8002990:	60da      	str	r2, [r3, #12]
 8002992:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a2b      	ldr	r2, [pc, #172]	@ (8002a48 <HAL_DAC_MspInit+0xcc>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d14f      	bne.n	8002a3e <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800299e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a4c <HAL_DAC_MspInit+0xd0>)
 80029a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a2:	4a2a      	ldr	r2, [pc, #168]	@ (8002a4c <HAL_DAC_MspInit+0xd0>)
 80029a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80029a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80029aa:	4b28      	ldr	r3, [pc, #160]	@ (8002a4c <HAL_DAC_MspInit+0xd0>)
 80029ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b6:	4b25      	ldr	r3, [pc, #148]	@ (8002a4c <HAL_DAC_MspInit+0xd0>)
 80029b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ba:	4a24      	ldr	r2, [pc, #144]	@ (8002a4c <HAL_DAC_MspInit+0xd0>)
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029c2:	4b22      	ldr	r3, [pc, #136]	@ (8002a4c <HAL_DAC_MspInit+0xd0>)
 80029c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80029ce:	2310      	movs	r3, #16
 80029d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029d2:	2303      	movs	r3, #3
 80029d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029da:	f107 0314 	add.w	r3, r7, #20
 80029de:	4619      	mov	r1, r3
 80029e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029e4:	f002 ff66 	bl	80058b4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80029e8:	4b19      	ldr	r3, [pc, #100]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 80029ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002a54 <HAL_DAC_MspInit+0xd8>)
 80029ec:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80029ee:	4b18      	ldr	r3, [pc, #96]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 80029f0:	2206      	movs	r2, #6
 80029f2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029f4:	4b16      	ldr	r3, [pc, #88]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 80029f6:	2210      	movs	r2, #16
 80029f8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029fa:	4b15      	ldr	r3, [pc, #84]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002a00:	4b13      	ldr	r3, [pc, #76]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a02:	2280      	movs	r2, #128	@ 0x80
 8002a04:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a06:	4b12      	ldr	r3, [pc, #72]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a0c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a14:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002a16:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a18:	2220      	movs	r2, #32
 8002a1a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002a22:	480b      	ldr	r0, [pc, #44]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a24:	f002 fc0c 	bl	8005240 <HAL_DMA_Init>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002a2e:	f7ff fdd7 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a06      	ldr	r2, [pc, #24]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a36:	609a      	str	r2, [r3, #8]
 8002a38:	4a05      	ldr	r2, [pc, #20]	@ (8002a50 <HAL_DAC_MspInit+0xd4>)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002a3e:	bf00      	nop
 8002a40:	3728      	adds	r7, #40	@ 0x28
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40007400 	.word	0x40007400
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	20040114 	.word	0x20040114
 8002a54:	40020008 	.word	0x40020008

08002a58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b0ae      	sub	sp, #184	@ 0xb8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a60:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a70:	f107 0310 	add.w	r3, r7, #16
 8002a74:	2294      	movs	r2, #148	@ 0x94
 8002a76:	2100      	movs	r1, #0
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f008 fabb 	bl	800aff4 <memset>
  if(huart->Instance==LPUART1)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a3b      	ldr	r2, [pc, #236]	@ (8002b70 <HAL_UART_MspInit+0x118>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d16f      	bne.n	8002b68 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002a88:	2320      	movs	r3, #32
 8002a8a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a90:	f107 0310 	add.w	r3, r7, #16
 8002a94:	4618      	mov	r0, r3
 8002a96:	f004 f893 	bl	8006bc0 <HAL_RCCEx_PeriphCLKConfig>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002aa0:	f7ff fd9e 	bl	80025e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002aa4:	4b33      	ldr	r3, [pc, #204]	@ (8002b74 <HAL_UART_MspInit+0x11c>)
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa8:	4a32      	ldr	r2, [pc, #200]	@ (8002b74 <HAL_UART_MspInit+0x11c>)
 8002aaa:	f043 0301 	orr.w	r3, r3, #1
 8002aae:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002ab0:	4b30      	ldr	r3, [pc, #192]	@ (8002b74 <HAL_UART_MspInit+0x11c>)
 8002ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002abc:	4b2d      	ldr	r3, [pc, #180]	@ (8002b74 <HAL_UART_MspInit+0x11c>)
 8002abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac0:	4a2c      	ldr	r2, [pc, #176]	@ (8002b74 <HAL_UART_MspInit+0x11c>)
 8002ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ac6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b74 <HAL_UART_MspInit+0x11c>)
 8002aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002ad4:	f003 f98c 	bl	8005df0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002ad8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002adc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aec:	2303      	movs	r3, #3
 8002aee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002af2:	2308      	movs	r3, #8
 8002af4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002af8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002afc:	4619      	mov	r1, r3
 8002afe:	481e      	ldr	r0, [pc, #120]	@ (8002b78 <HAL_UART_MspInit+0x120>)
 8002b00:	f002 fed8 	bl	80058b4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8002b04:	4b1d      	ldr	r3, [pc, #116]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b06:	4a1e      	ldr	r2, [pc, #120]	@ (8002b80 <HAL_UART_MspInit+0x128>)
 8002b08:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8002b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b0c:	2222      	movs	r2, #34	@ 0x22
 8002b0e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b10:	4b1a      	ldr	r3, [pc, #104]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b16:	4b19      	ldr	r3, [pc, #100]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b1c:	4b17      	ldr	r3, [pc, #92]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b1e:	2280      	movs	r2, #128	@ 0x80
 8002b20:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b22:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b28:	4b14      	ldr	r3, [pc, #80]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8002b2e:	4b13      	ldr	r3, [pc, #76]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b34:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8002b3a:	4810      	ldr	r0, [pc, #64]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b3c:	f002 fb80 	bl	8005240 <HAL_DMA_Init>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8002b46:	f7ff fd4b 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002b52:	4a0a      	ldr	r2, [pc, #40]	@ (8002b7c <HAL_UART_MspInit+0x124>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002b58:	2200      	movs	r2, #0
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	2046      	movs	r0, #70	@ 0x46
 8002b5e:	f002 f824 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002b62:	2046      	movs	r0, #70	@ 0x46
 8002b64:	f002 f83d 	bl	8004be2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8002b68:	bf00      	nop
 8002b6a:	37b8      	adds	r7, #184	@ 0xb8
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40008000 	.word	0x40008000
 8002b74:	40021000 	.word	0x40021000
 8002b78:	48001800 	.word	0x48001800
 8002b7c:	20040208 	.word	0x20040208
 8002b80:	4002001c 	.word	0x4002001c

08002b84 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08a      	sub	sp, #40	@ 0x28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	609a      	str	r2, [r3, #8]
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a17      	ldr	r2, [pc, #92]	@ (8002c00 <HAL_SPI_MspInit+0x7c>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d128      	bne.n	8002bf8 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ba6:	4b17      	ldr	r3, [pc, #92]	@ (8002c04 <HAL_SPI_MspInit+0x80>)
 8002ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002baa:	4a16      	ldr	r2, [pc, #88]	@ (8002c04 <HAL_SPI_MspInit+0x80>)
 8002bac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bb2:	4b14      	ldr	r3, [pc, #80]	@ (8002c04 <HAL_SPI_MspInit+0x80>)
 8002bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bba:	613b      	str	r3, [r7, #16]
 8002bbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bbe:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <HAL_SPI_MspInit+0x80>)
 8002bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc2:	4a10      	ldr	r2, [pc, #64]	@ (8002c04 <HAL_SPI_MspInit+0x80>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bca:	4b0e      	ldr	r3, [pc, #56]	@ (8002c04 <HAL_SPI_MspInit+0x80>)
 8002bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002bd6:	23e0      	movs	r3, #224	@ 0xe0
 8002bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002be2:	2303      	movs	r3, #3
 8002be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002be6:	2305      	movs	r3, #5
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bea:	f107 0314 	add.w	r3, r7, #20
 8002bee:	4619      	mov	r1, r3
 8002bf0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bf4:	f002 fe5e 	bl	80058b4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002bf8:	bf00      	nop
 8002bfa:	3728      	adds	r7, #40	@ 0x28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40013000 	.word	0x40013000
 8002c04:	40021000 	.word	0x40021000

08002c08 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08c      	sub	sp, #48	@ 0x30
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c10:	f107 031c 	add.w	r3, r7, #28
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a37      	ldr	r2, [pc, #220]	@ (8002d04 <HAL_TIM_Base_MspInit+0xfc>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d13a      	bne.n	8002ca0 <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c2a:	4b37      	ldr	r3, [pc, #220]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2e:	4a36      	ldr	r2, [pc, #216]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002c30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c34:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c36:	4b34      	ldr	r3, [pc, #208]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c42:	4b31      	ldr	r3, [pc, #196]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c46:	4a30      	ldr	r2, [pc, #192]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002c48:	f043 0310 	orr.w	r3, r3, #16
 8002c4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c52:	f003 0310 	and.w	r3, r3, #16
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	697b      	ldr	r3, [r7, #20]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8002c5a:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8002c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c60:	2302      	movs	r3, #2
 8002c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c70:	f107 031c 	add.w	r3, r7, #28
 8002c74:	4619      	mov	r1, r3
 8002c76:	4825      	ldr	r0, [pc, #148]	@ (8002d0c <HAL_TIM_Base_MspInit+0x104>)
 8002c78:	f002 fe1c 	bl	80058b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002c7c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c82:	2302      	movs	r3, #2
 8002c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c92:	f107 031c 	add.w	r3, r7, #28
 8002c96:	4619      	mov	r1, r3
 8002c98:	481c      	ldr	r0, [pc, #112]	@ (8002d0c <HAL_TIM_Base_MspInit+0x104>)
 8002c9a:	f002 fe0b 	bl	80058b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002c9e:	e02d      	b.n	8002cfc <HAL_TIM_Base_MspInit+0xf4>
  else if(htim_base->Instance==TIM2)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca8:	d128      	bne.n	8002cfc <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002caa:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cae:	4a16      	ldr	r2, [pc, #88]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002cb0:	f043 0301 	orr.w	r3, r3, #1
 8002cb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cb6:	4b14      	ldr	r3, [pc, #80]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc2:	4b11      	ldr	r3, [pc, #68]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc6:	4a10      	ldr	r2, [pc, #64]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002cc8:	f043 0302 	orr.w	r3, r3, #2
 8002ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cce:	4b0e      	ldr	r3, [pc, #56]	@ (8002d08 <HAL_TIM_Base_MspInit+0x100>)
 8002cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cec:	2301      	movs	r3, #1
 8002cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf0:	f107 031c 	add.w	r3, r7, #28
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4806      	ldr	r0, [pc, #24]	@ (8002d10 <HAL_TIM_Base_MspInit+0x108>)
 8002cf8:	f002 fddc 	bl	80058b4 <HAL_GPIO_Init>
}
 8002cfc:	bf00      	nop
 8002cfe:	3730      	adds	r7, #48	@ 0x30
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40012c00 	.word	0x40012c00
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	48001000 	.word	0x48001000
 8002d10:	48000400 	.word	0x48000400

08002d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d18:	bf00      	nop
 8002d1a:	e7fd      	b.n	8002d18 <NMI_Handler+0x4>

08002d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d20:	bf00      	nop
 8002d22:	e7fd      	b.n	8002d20 <HardFault_Handler+0x4>

08002d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d28:	bf00      	nop
 8002d2a:	e7fd      	b.n	8002d28 <MemManage_Handler+0x4>

08002d2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d30:	bf00      	nop
 8002d32:	e7fd      	b.n	8002d30 <BusFault_Handler+0x4>

08002d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d38:	bf00      	nop
 8002d3a:	e7fd      	b.n	8002d38 <UsageFault_Handler+0x4>

08002d3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d5c:	bf00      	nop
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d6a:	f000 fa33 	bl	80031d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PAUSE_Pin);
 8002d76:	2001      	movs	r0, #1
 8002d78:	f002 ff5e 	bl	8005c38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002d7c:	bf00      	nop
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FORWARD_Pin);
 8002d84:	2002      	movs	r0, #2
 8002d86:	f002 ff57 	bl	8005c38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002d8a:	bf00      	nop
 8002d8c:	bd80      	pop	{r7, pc}
	...

08002d90 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002d94:	4802      	ldr	r0, [pc, #8]	@ (8002da0 <DMA1_Channel1_IRQHandler+0x10>)
 8002d96:	f002 fc31 	bl	80055fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20040114 	.word	0x20040114

08002da4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002da8:	4802      	ldr	r0, [pc, #8]	@ (8002db4 <DMA1_Channel2_IRQHandler+0x10>)
 8002daa:	f002 fc27 	bl	80055fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002dae:	bf00      	nop
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20040208 	.word	0x20040208

08002db8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002dbc:	4802      	ldr	r0, [pc, #8]	@ (8002dc8 <DMA1_Channel3_IRQHandler+0x10>)
 8002dbe:	f002 fc1d 	bl	80055fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	200400a0 	.word	0x200400a0

08002dcc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002dd0:	4802      	ldr	r0, [pc, #8]	@ (8002ddc <ADC1_IRQHandler+0x10>)
 8002dd2:	f000 fe9c 	bl	8003b0e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20040038 	.word	0x20040038

08002de0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(REWIND_Pin);
 8002de4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002de8:	f002 ff26 	bl	8005c38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002dec:	bf00      	nop
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002df4:	4802      	ldr	r0, [pc, #8]	@ (8002e00 <LPUART1_IRQHandler+0x10>)
 8002df6:	f005 fcad 	bl	8008754 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20040174 	.word	0x20040174

08002e04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002e08:	4b06      	ldr	r3, [pc, #24]	@ (8002e24 <SystemInit+0x20>)
 8002e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e0e:	4a05      	ldr	r2, [pc, #20]	@ (8002e24 <SystemInit+0x20>)
 8002e10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002e18:	bf00      	nop
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	e000ed00 	.word	0xe000ed00

08002e28 <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e32:	4802      	ldr	r0, [pc, #8]	@ (8002e3c <tft_select+0x14>)
 8002e34:	f002 fee8 	bl	8005c08 <HAL_GPIO_WritePin>
 8002e38:	bf00      	nop
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	48000800 	.word	0x48000800

08002e40 <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	2201      	movs	r2, #1
 8002e46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e4a:	4802      	ldr	r0, [pc, #8]	@ (8002e54 <tft_deselect+0x14>)
 8002e4c:	f002 fedc 	bl	8005c08 <HAL_GPIO_WritePin>
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	48000800 	.word	0x48000800

08002e58 <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e62:	4802      	ldr	r0, [pc, #8]	@ (8002e6c <tft_dc_cmd+0x14>)
 8002e64:	f002 fed0 	bl	8005c08 <HAL_GPIO_WritePin>
 8002e68:	bf00      	nop
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	48000800 	.word	0x48000800

08002e70 <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	2201      	movs	r2, #1
 8002e76:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e7a:	4802      	ldr	r0, [pc, #8]	@ (8002e84 <tft_dc_data+0x14>)
 8002e7c:	f002 fec4 	bl	8005c08 <HAL_GPIO_WritePin>
 8002e80:	bf00      	nop
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	48000800 	.word	0x48000800

08002e88 <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 8002e92:	f7ff ffe1 	bl	8002e58 <tft_dc_cmd>
    tft_select();
 8002e96:	f7ff ffc7 	bl	8002e28 <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8002e9a:	1df9      	adds	r1, r7, #7
 8002e9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	4804      	ldr	r0, [pc, #16]	@ (8002eb4 <tft_write_cmd+0x2c>)
 8002ea4:	f004 fc47 	bl	8007736 <HAL_SPI_Transmit>
    tft_deselect();
 8002ea8:	f7ff ffca 	bl	8002e40 <tft_deselect>
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	20040268 	.word	0x20040268

08002eb8 <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 8002ec2:	f7ff ffd5 	bl	8002e70 <tft_dc_data>
    tft_select();
 8002ec6:	f7ff ffaf 	bl	8002e28 <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4804      	ldr	r0, [pc, #16]	@ (8002ee8 <tft_write_data+0x30>)
 8002ed6:	f004 fc2e 	bl	8007736 <HAL_SPI_Transmit>
    tft_deselect();
 8002eda:	f7ff ffb1 	bl	8002e40 <tft_deselect>
}
 8002ede:	bf00      	nop
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20040268 	.word	0x20040268

08002eec <tft_set_addr_window>:
    if (r & 1) { tft_width = 480; tft_height = 320; }
    else       { tft_width = 320; tft_height = 480; }
}

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002eec:	b590      	push	{r4, r7, lr}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4604      	mov	r4, r0
 8002ef4:	4608      	mov	r0, r1
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4623      	mov	r3, r4
 8002efc:	80fb      	strh	r3, [r7, #6]
 8002efe:	4603      	mov	r3, r0
 8002f00:	80bb      	strh	r3, [r7, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	807b      	strh	r3, [r7, #2]
 8002f06:	4613      	mov	r3, r2
 8002f08:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 8002f0a:	202a      	movs	r0, #42	@ 0x2a
 8002f0c:	f7ff ffbc 	bl	8002e88 <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 8002f10:	88fb      	ldrh	r3, [r7, #6]
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	733b      	strb	r3, [r7, #12]
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	737b      	strb	r3, [r7, #13]
 8002f20:	887b      	ldrh	r3, [r7, #2]
 8002f22:	0a1b      	lsrs	r3, r3, #8
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	73bb      	strb	r3, [r7, #14]
 8002f2a:	887b      	ldrh	r3, [r7, #2]
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8002f30:	f107 030c 	add.w	r3, r7, #12
 8002f34:	2104      	movs	r1, #4
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff ffbe 	bl	8002eb8 <tft_write_data>

    tft_write_cmd(0x2B);
 8002f3c:	202b      	movs	r0, #43	@ 0x2b
 8002f3e:	f7ff ffa3 	bl	8002e88 <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 8002f42:	88bb      	ldrh	r3, [r7, #4]
 8002f44:	0a1b      	lsrs	r3, r3, #8
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	733b      	strb	r3, [r7, #12]
 8002f4c:	88bb      	ldrh	r3, [r7, #4]
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	737b      	strb	r3, [r7, #13]
 8002f52:	883b      	ldrh	r3, [r7, #0]
 8002f54:	0a1b      	lsrs	r3, r3, #8
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	73bb      	strb	r3, [r7, #14]
 8002f5c:	883b      	ldrh	r3, [r7, #0]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8002f62:	f107 030c 	add.w	r3, r7, #12
 8002f66:	2104      	movs	r1, #4
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff ffa5 	bl	8002eb8 <tft_write_data>
}
 8002f6e:	bf00      	nop
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd90      	pop	{r4, r7, pc}
	...

08002f78 <tft_blit565>:
    }
    tft_deselect();
}

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b090      	sub	sp, #64	@ 0x40
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
 8002f84:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f340 8099 	ble.w	80030c0 <tft_blit565+0x148>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f340 8095 	ble.w	80030c0 <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	4413      	add	r3, r2
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 8002fb2:	4b46      	ldr	r3, [pc, #280]	@ (80030cc <tft_blit565+0x154>)
 8002fb4:	881b      	ldrh	r3, [r3, #0]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	f280 8082 	bge.w	80030c4 <tft_blit565+0x14c>
 8002fc0:	4b43      	ldr	r3, [pc, #268]	@ (80030d0 <tft_blit565+0x158>)
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	da7b      	bge.n	80030c4 <tft_blit565+0x14c>
 8002fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	db78      	blt.n	80030c4 <tft_blit565+0x14c>
 8002fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	db75      	blt.n	80030c4 <tft_blit565+0x14c>

    int sx=0, sy=0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fdc:	2300      	movs	r3, #0
 8002fde:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 8002fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	da04      	bge.n	8002ff0 <tft_blit565+0x78>
 8002fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fe8:	425b      	negs	r3, r3
 8002fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fec:	2300      	movs	r3, #0
 8002fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 8002ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	da04      	bge.n	8003000 <tft_blit565+0x88>
 8002ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff8:	425b      	negs	r3, r3
 8002ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 8003000:	4b32      	ldr	r3, [pc, #200]	@ (80030cc <tft_blit565+0x154>)
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003008:	4293      	cmp	r3, r2
 800300a:	db03      	blt.n	8003014 <tft_blit565+0x9c>
 800300c:	4b2f      	ldr	r3, [pc, #188]	@ (80030cc <tft_blit565+0x154>)
 800300e:	881b      	ldrh	r3, [r3, #0]
 8003010:	3b01      	subs	r3, #1
 8003012:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 8003014:	4b2e      	ldr	r3, [pc, #184]	@ (80030d0 <tft_blit565+0x158>)
 8003016:	881b      	ldrh	r3, [r3, #0]
 8003018:	461a      	mov	r2, r3
 800301a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301c:	4293      	cmp	r3, r2
 800301e:	db03      	blt.n	8003028 <tft_blit565+0xb0>
 8003020:	4b2b      	ldr	r3, [pc, #172]	@ (80030d0 <tft_blit565+0x158>)
 8003022:	881b      	ldrh	r3, [r3, #0]
 8003024:	3b01      	subs	r3, #1
 8003026:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 8003028:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800302a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	3301      	adds	r3, #1
 8003030:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 8003032:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	3301      	adds	r3, #1
 800303a:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 800303c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800303e:	b298      	uxth	r0, r3
 8003040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003042:	b299      	uxth	r1, r3
 8003044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003046:	b29a      	uxth	r2, r3
 8003048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304a:	b29b      	uxth	r3, r3
 800304c:	f7ff ff4e 	bl	8002eec <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 8003050:	f7ff ff02 	bl	8002e58 <tft_dc_cmd>
 8003054:	f7ff fee8 	bl	8002e28 <tft_select>
    uint8_t cmd = 0x2C;
 8003058:	232c      	movs	r3, #44	@ 0x2c
 800305a:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 800305c:	f107 0113 	add.w	r1, r7, #19
 8003060:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003064:	2201      	movs	r2, #1
 8003066:	481b      	ldr	r0, [pc, #108]	@ (80030d4 <tft_blit565+0x15c>)
 8003068:	f004 fb65 	bl	8007736 <HAL_SPI_Transmit>
    tft_dc_data();
 800306c:	f7ff ff00 	bl	8002e70 <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 8003070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	fb03 f202 	mul.w	r2, r3, r2
 8003078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800307a:	4413      	add	r3, r2
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003080:	4413      	add	r3, r2
 8003082:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 800308a:	2300      	movs	r3, #0
 800308c:	623b      	str	r3, [r7, #32]
 800308e:	e010      	b.n	80030b2 <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	b29b      	uxth	r3, r3
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	b29a      	uxth	r2, r3
 8003098:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800309c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800309e:	480d      	ldr	r0, [pc, #52]	@ (80030d4 <tft_blit565+0x15c>)
 80030a0:	f004 fb49 	bl	8007736 <HAL_SPI_Transmit>
        src += stride_bytes;
 80030a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	4413      	add	r3, r2
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	3301      	adds	r3, #1
 80030b0:	623b      	str	r3, [r7, #32]
 80030b2:	6a3a      	ldr	r2, [r7, #32]
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	dbea      	blt.n	8003090 <tft_blit565+0x118>
    }
    tft_deselect();
 80030ba:	f7ff fec1 	bl	8002e40 <tft_deselect>
 80030be:	e002      	b.n	80030c6 <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 80030c0:	bf00      	nop
 80030c2:	e000      	b.n	80030c6 <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 80030c4:	bf00      	nop
}
 80030c6:	3740      	adds	r7, #64	@ 0x40
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	20040010 	.word	0x20040010
 80030d0:	20040012 	.word	0x20040012
 80030d4:	20040268 	.word	0x20040268

080030d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80030d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003110 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030dc:	f7ff fe92 	bl	8002e04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030e0:	480c      	ldr	r0, [pc, #48]	@ (8003114 <LoopForever+0x6>)
  ldr r1, =_edata
 80030e2:	490d      	ldr	r1, [pc, #52]	@ (8003118 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030e4:	4a0d      	ldr	r2, [pc, #52]	@ (800311c <LoopForever+0xe>)
  movs r3, #0
 80030e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030e8:	e002      	b.n	80030f0 <LoopCopyDataInit>

080030ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030ee:	3304      	adds	r3, #4

080030f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030f4:	d3f9      	bcc.n	80030ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003120 <LoopForever+0x12>)
  ldr r4, =_ebss
 80030f8:	4c0a      	ldr	r4, [pc, #40]	@ (8003124 <LoopForever+0x16>)
  movs r3, #0
 80030fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030fc:	e001      	b.n	8003102 <LoopFillZerobss>

080030fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003100:	3204      	adds	r2, #4

08003102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003104:	d3fb      	bcc.n	80030fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003106:	f007 ff7d 	bl	800b004 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800310a:	f7fe f901 	bl	8001310 <main>

0800310e <LoopForever>:

LoopForever:
    b LoopForever
 800310e:	e7fe      	b.n	800310e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003110:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003114:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8003118:	2004001c 	.word	0x2004001c
  ldr r2, =_sidata
 800311c:	0801e910 	.word	0x0801e910
  ldr r2, =_sbss
 8003120:	2004001c 	.word	0x2004001c
  ldr r4, =_ebss
 8003124:	20083ba0 	.word	0x20083ba0

08003128 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003128:	e7fe      	b.n	8003128 <CAN1_RX0_IRQHandler>

0800312a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b082      	sub	sp, #8
 800312e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003130:	2300      	movs	r3, #0
 8003132:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003134:	2003      	movs	r0, #3
 8003136:	f001 fd2d 	bl	8004b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800313a:	2000      	movs	r0, #0
 800313c:	f000 f80e 	bl	800315c <HAL_InitTick>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d002      	beq.n	800314c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	71fb      	strb	r3, [r7, #7]
 800314a:	e001      	b.n	8003150 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800314c:	f7ff fb18 	bl	8002780 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003150:	79fb      	ldrb	r3, [r7, #7]
}
 8003152:	4618      	mov	r0, r3
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003164:	2300      	movs	r3, #0
 8003166:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003168:	4b17      	ldr	r3, [pc, #92]	@ (80031c8 <HAL_InitTick+0x6c>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d023      	beq.n	80031b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003170:	4b16      	ldr	r3, [pc, #88]	@ (80031cc <HAL_InitTick+0x70>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	4b14      	ldr	r3, [pc, #80]	@ (80031c8 <HAL_InitTick+0x6c>)
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	4619      	mov	r1, r3
 800317a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800317e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003182:	fbb2 f3f3 	udiv	r3, r2, r3
 8003186:	4618      	mov	r0, r3
 8003188:	f001 fd39 	bl	8004bfe <HAL_SYSTICK_Config>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10f      	bne.n	80031b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b0f      	cmp	r3, #15
 8003196:	d809      	bhi.n	80031ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003198:	2200      	movs	r2, #0
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031a0:	f001 fd03 	bl	8004baa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031a4:	4a0a      	ldr	r2, [pc, #40]	@ (80031d0 <HAL_InitTick+0x74>)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	e007      	b.n	80031bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	73fb      	strb	r3, [r7, #15]
 80031b0:	e004      	b.n	80031bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	73fb      	strb	r3, [r7, #15]
 80031b6:	e001      	b.n	80031bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20040018 	.word	0x20040018
 80031cc:	2004000c 	.word	0x2004000c
 80031d0:	20040014 	.word	0x20040014

080031d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80031d8:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <HAL_IncTick+0x20>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	461a      	mov	r2, r3
 80031de:	4b06      	ldr	r3, [pc, #24]	@ (80031f8 <HAL_IncTick+0x24>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4413      	add	r3, r2
 80031e4:	4a04      	ldr	r2, [pc, #16]	@ (80031f8 <HAL_IncTick+0x24>)
 80031e6:	6013      	str	r3, [r2, #0]
}
 80031e8:	bf00      	nop
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	20040018 	.word	0x20040018
 80031f8:	20083b9c 	.word	0x20083b9c

080031fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003200:	4b03      	ldr	r3, [pc, #12]	@ (8003210 <HAL_GetTick+0x14>)
 8003202:	681b      	ldr	r3, [r3, #0]
}
 8003204:	4618      	mov	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	20083b9c 	.word	0x20083b9c

08003214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800321c:	f7ff ffee 	bl	80031fc <HAL_GetTick>
 8003220:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800322c:	d005      	beq.n	800323a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800322e:	4b0a      	ldr	r3, [pc, #40]	@ (8003258 <HAL_Delay+0x44>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4413      	add	r3, r2
 8003238:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800323a:	bf00      	nop
 800323c:	f7ff ffde 	bl	80031fc <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	429a      	cmp	r2, r3
 800324a:	d8f7      	bhi.n	800323c <HAL_Delay+0x28>
  {
  }
}
 800324c:	bf00      	nop
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20040018 	.word	0x20040018

0800325c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	431a      	orrs	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	609a      	str	r2, [r3, #8]
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	609a      	str	r2, [r3, #8]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b087      	sub	sp, #28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
 80032d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	3360      	adds	r3, #96	@ 0x60
 80032d6:	461a      	mov	r2, r3
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	4b08      	ldr	r3, [pc, #32]	@ (8003308 <LL_ADC_SetOffset+0x44>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80032fc:	bf00      	nop
 80032fe:	371c      	adds	r7, #28
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr
 8003308:	03fff000 	.word	0x03fff000

0800330c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	3360      	adds	r3, #96	@ 0x60
 800331a:	461a      	mov	r2, r3
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4413      	add	r3, r2
 8003322:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800332c:	4618      	mov	r0, r3
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003338:	b480      	push	{r7}
 800333a:	b087      	sub	sp, #28
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	3360      	adds	r3, #96	@ 0x60
 8003348:	461a      	mov	r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	431a      	orrs	r2, r3
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003362:	bf00      	nop
 8003364:	371c      	adds	r7, #28
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800336e:	b480      	push	{r7}
 8003370:	b083      	sub	sp, #12
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
 8003376:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	615a      	str	r2, [r3, #20]
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80033a8:	2301      	movs	r3, #1
 80033aa:	e000      	b.n	80033ae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b087      	sub	sp, #28
 80033be:	af00      	add	r7, sp, #0
 80033c0:	60f8      	str	r0, [r7, #12]
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	3330      	adds	r3, #48	@ 0x30
 80033ca:	461a      	mov	r2, r3
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	0a1b      	lsrs	r3, r3, #8
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	f003 030c 	and.w	r3, r3, #12
 80033d6:	4413      	add	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f003 031f 	and.w	r3, r3, #31
 80033e4:	211f      	movs	r1, #31
 80033e6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	401a      	ands	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	0e9b      	lsrs	r3, r3, #26
 80033f2:	f003 011f 	and.w	r1, r3, #31
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	f003 031f 	and.w	r3, r3, #31
 80033fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003400:	431a      	orrs	r2, r3
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003406:	bf00      	nop
 8003408:	371c      	adds	r7, #28
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003412:	b480      	push	{r7}
 8003414:	b083      	sub	sp, #12
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800341e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003426:	2301      	movs	r3, #1
 8003428:	e000      	b.n	800342c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003438:	b480      	push	{r7}
 800343a:	b087      	sub	sp, #28
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	3314      	adds	r3, #20
 8003448:	461a      	mov	r2, r3
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	0e5b      	lsrs	r3, r3, #25
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	4413      	add	r3, r2
 8003456:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	0d1b      	lsrs	r3, r3, #20
 8003460:	f003 031f 	and.w	r3, r3, #31
 8003464:	2107      	movs	r1, #7
 8003466:	fa01 f303 	lsl.w	r3, r1, r3
 800346a:	43db      	mvns	r3, r3
 800346c:	401a      	ands	r2, r3
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	0d1b      	lsrs	r3, r3, #20
 8003472:	f003 031f 	and.w	r3, r3, #31
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	fa01 f303 	lsl.w	r3, r1, r3
 800347c:	431a      	orrs	r2, r3
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003482:	bf00      	nop
 8003484:	371c      	adds	r7, #28
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
	...

08003490 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003490:	b480      	push	{r7}
 8003492:	b085      	sub	sp, #20
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034a8:	43db      	mvns	r3, r3
 80034aa:	401a      	ands	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f003 0318 	and.w	r3, r3, #24
 80034b2:	4908      	ldr	r1, [pc, #32]	@ (80034d4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80034b4:	40d9      	lsrs	r1, r3
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	400b      	ands	r3, r1
 80034ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034be:	431a      	orrs	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80034c6:	bf00      	nop
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	0007ffff 	.word	0x0007ffff

080034d8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80034e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6093      	str	r3, [r2, #8]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800350c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003510:	d101      	bne.n	8003516 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003534:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003538:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800355c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003560:	d101      	bne.n	8003566 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003562:	2301      	movs	r3, #1
 8003564:	e000      	b.n	8003568 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003584:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003588:	f043 0201 	orr.w	r2, r3, #1
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035b0:	f043 0202 	orr.w	r2, r3, #2
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d101      	bne.n	80035dc <LL_ADC_IsEnabled+0x18>
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <LL_ADC_IsEnabled+0x1a>
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d101      	bne.n	8003602 <LL_ADC_IsDisableOngoing+0x18>
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <LL_ADC_IsDisableOngoing+0x1a>
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003620:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003624:	f043 0204 	orr.w	r2, r3, #4
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	2b04      	cmp	r3, #4
 800364a:	d101      	bne.n	8003650 <LL_ADC_REG_IsConversionOngoing+0x18>
 800364c:	2301      	movs	r3, #1
 800364e:	e000      	b.n	8003652 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b08      	cmp	r3, #8
 8003670:	d101      	bne.n	8003676 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b088      	sub	sp, #32
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800368c:	2300      	movs	r3, #0
 800368e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003690:	2300      	movs	r3, #0
 8003692:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e129      	b.n	80038f2 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d109      	bne.n	80036c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff f88b 	bl	80027c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff ff19 	bl	80034fc <LL_ADC_IsDeepPowerDownEnabled>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d004      	beq.n	80036da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff feff 	bl	80034d8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4618      	mov	r0, r3
 80036e0:	f7ff ff34 	bl	800354c <LL_ADC_IsInternalRegulatorEnabled>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d115      	bne.n	8003716 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff ff18 	bl	8003524 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036f4:	4b81      	ldr	r3, [pc, #516]	@ (80038fc <HAL_ADC_Init+0x278>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	099b      	lsrs	r3, r3, #6
 80036fa:	4a81      	ldr	r2, [pc, #516]	@ (8003900 <HAL_ADC_Init+0x27c>)
 80036fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003700:	099b      	lsrs	r3, r3, #6
 8003702:	3301      	adds	r3, #1
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003708:	e002      	b.n	8003710 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	3b01      	subs	r3, #1
 800370e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f9      	bne.n	800370a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff ff16 	bl	800354c <LL_ADC_IsInternalRegulatorEnabled>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10d      	bne.n	8003742 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372a:	f043 0210 	orr.w	r2, r3, #16
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003736:	f043 0201 	orr.w	r2, r3, #1
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff ff76 	bl	8003638 <LL_ADC_REG_IsConversionOngoing>
 800374c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003752:	f003 0310 	and.w	r3, r3, #16
 8003756:	2b00      	cmp	r3, #0
 8003758:	f040 80c2 	bne.w	80038e0 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2b00      	cmp	r3, #0
 8003760:	f040 80be 	bne.w	80038e0 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003768:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800376c:	f043 0202 	orr.w	r2, r3, #2
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff ff23 	bl	80035c4 <LL_ADC_IsEnabled>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10b      	bne.n	800379c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003784:	485f      	ldr	r0, [pc, #380]	@ (8003904 <HAL_ADC_Init+0x280>)
 8003786:	f7ff ff1d 	bl	80035c4 <LL_ADC_IsEnabled>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d105      	bne.n	800379c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	4619      	mov	r1, r3
 8003796:	485c      	ldr	r0, [pc, #368]	@ (8003908 <HAL_ADC_Init+0x284>)
 8003798:	f7ff fd60 	bl	800325c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	7e5b      	ldrb	r3, [r3, #25]
 80037a0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037a6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80037ac:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80037b2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037ba:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037bc:	4313      	orrs	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d106      	bne.n	80037d8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ce:	3b01      	subs	r3, #1
 80037d0:	045b      	lsls	r3, r3, #17
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d009      	beq.n	80037f4 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ec:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	4b44      	ldr	r3, [pc, #272]	@ (800390c <HAL_ADC_Init+0x288>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	6812      	ldr	r2, [r2, #0]
 8003802:	69b9      	ldr	r1, [r7, #24]
 8003804:	430b      	orrs	r3, r1
 8003806:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff26 	bl	800365e <LL_ADC_INJ_IsConversionOngoing>
 8003812:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d140      	bne.n	800389c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d13d      	bne.n	800389c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	7e1b      	ldrb	r3, [r3, #24]
 8003828:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800382a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003832:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003842:	f023 0306 	bic.w	r3, r3, #6
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6812      	ldr	r2, [r2, #0]
 800384a:	69b9      	ldr	r1, [r7, #24]
 800384c:	430b      	orrs	r3, r1
 800384e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003856:	2b01      	cmp	r3, #1
 8003858:	d118      	bne.n	800388c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003864:	f023 0304 	bic.w	r3, r3, #4
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003870:	4311      	orrs	r1, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003876:	4311      	orrs	r1, r2
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800387c:	430a      	orrs	r2, r1
 800387e:	431a      	orrs	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f042 0201 	orr.w	r2, r2, #1
 8003888:	611a      	str	r2, [r3, #16]
 800388a:	e007      	b.n	800389c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	691a      	ldr	r2, [r3, #16]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0201 	bic.w	r2, r2, #1
 800389a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d10c      	bne.n	80038be <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	f023 010f 	bic.w	r1, r3, #15
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	1e5a      	subs	r2, r3, #1
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80038bc:	e007      	b.n	80038ce <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 020f 	bic.w	r2, r2, #15
 80038cc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d2:	f023 0303 	bic.w	r3, r3, #3
 80038d6:	f043 0201 	orr.w	r2, r3, #1
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80038de:	e007      	b.n	80038f0 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e4:	f043 0210 	orr.w	r2, r3, #16
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3720      	adds	r7, #32
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	2004000c 	.word	0x2004000c
 8003900:	053e2d63 	.word	0x053e2d63
 8003904:	50040000 	.word	0x50040000
 8003908:	50040300 	.word	0x50040300
 800390c:	fff0c007 	.word	0xfff0c007

08003910 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff fe8b 	bl	8003638 <LL_ADC_REG_IsConversionOngoing>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d14f      	bne.n	80039c8 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800392e:	2b01      	cmp	r3, #1
 8003930:	d101      	bne.n	8003936 <HAL_ADC_Start+0x26>
 8003932:	2302      	movs	r3, #2
 8003934:	e04b      	b.n	80039ce <HAL_ADC_Start+0xbe>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 feb4 	bl	80046ac <ADC_Enable>
 8003944:	4603      	mov	r3, r0
 8003946:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003948:	7bfb      	ldrb	r3, [r7, #15]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d137      	bne.n	80039be <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003952:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003966:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800396a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800396e:	d106      	bne.n	800397e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003974:	f023 0206 	bic.w	r2, r3, #6
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800397c:	e002      	b.n	8003984 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	221c      	movs	r2, #28
 800398a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d007      	beq.n	80039b2 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80039aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff fe2a 	bl	8003610 <LL_ADC_REG_StartConversion>
 80039bc:	e006      	b.n	80039cc <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80039c6:	e001      	b.n	80039cc <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80039c8:	2302      	movs	r3, #2
 80039ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b086      	sub	sp, #24
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	d102      	bne.n	80039ee <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80039e8:	2308      	movs	r3, #8
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	e010      	b.n	8003a10 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d007      	beq.n	8003a0c <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a00:	f043 0220 	orr.w	r2, r3, #32
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e06f      	b.n	8003aec <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003a0c:	2304      	movs	r3, #4
 8003a0e:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003a10:	f7ff fbf4 	bl	80031fc <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a16:	e021      	b.n	8003a5c <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a1e:	d01d      	beq.n	8003a5c <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003a20:	f7ff fbec 	bl	80031fc <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d302      	bcc.n	8003a36 <HAL_ADC_PollForConversion+0x60>
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d112      	bne.n	8003a5c <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10b      	bne.n	8003a5c <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a48:	f043 0204 	orr.w	r2, r3, #4
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e047      	b.n	8003aec <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d0d6      	beq.n	8003a18 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7ff fc8a 	bl	8003394 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d01c      	beq.n	8003ac0 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	7e5b      	ldrb	r3, [r3, #25]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d118      	bne.n	8003ac0 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0308 	and.w	r3, r3, #8
 8003a98:	2b08      	cmp	r3, #8
 8003a9a:	d111      	bne.n	8003ac0 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d105      	bne.n	8003ac0 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab8:	f043 0201 	orr.w	r2, r3, #1
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d104      	bne.n	8003ad8 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2208      	movs	r2, #8
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	e008      	b.n	8003aea <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d103      	bne.n	8003aea <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	220c      	movs	r2, #12
 8003ae8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3718      	adds	r7, #24
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b088      	sub	sp, #32
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003b16:	2300      	movs	r3, #0
 8003b18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d017      	beq.n	8003b64 <HAL_ADC_IRQHandler+0x56>
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d012      	beq.n	8003b64 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d105      	bne.n	8003b56 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 ff42 	bl	80049e0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2202      	movs	r2, #2
 8003b62:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	f003 0304 	and.w	r3, r3, #4
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d004      	beq.n	8003b78 <HAL_ADC_IRQHandler+0x6a>
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d109      	bne.n	8003b8c <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d05e      	beq.n	8003c40 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0308 	and.w	r3, r3, #8
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d059      	beq.n	8003c40 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b90:	f003 0310 	and.w	r3, r3, #16
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d105      	bne.n	8003ba4 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff fbf3 	bl	8003394 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d03e      	beq.n	8003c32 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d135      	bne.n	8003c32 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0308 	and.w	r3, r3, #8
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d12e      	bne.n	8003c32 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7ff fd2d 	bl	8003638 <LL_ADC_REG_IsConversionOngoing>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d11a      	bne.n	8003c1a <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 020c 	bic.w	r2, r2, #12
 8003bf2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d112      	bne.n	8003c32 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c10:	f043 0201 	orr.w	r2, r3, #1
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c18:	e00b      	b.n	8003c32 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1e:	f043 0210 	orr.w	r2, r3, #16
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2a:	f043 0201 	orr.w	r2, r3, #1
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 f91f 	bl	8003e76 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	220c      	movs	r2, #12
 8003c3e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	f003 0320 	and.w	r3, r3, #32
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d004      	beq.n	8003c54 <HAL_ADC_IRQHandler+0x146>
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f003 0320 	and.w	r3, r3, #32
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d109      	bne.n	8003c68 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d072      	beq.n	8003d44 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d06d      	beq.n	8003d44 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d105      	bne.n	8003c80 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c78:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff fbc4 	bl	8003412 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003c8a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fb7f 	bl	8003394 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c96:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d047      	beq.n	8003d36 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d007      	beq.n	8003cc0 <HAL_ADC_IRQHandler+0x1b2>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d03f      	beq.n	8003d36 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d13a      	bne.n	8003d36 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cca:	2b40      	cmp	r3, #64	@ 0x40
 8003ccc:	d133      	bne.n	8003d36 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d12e      	bne.n	8003d36 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fcbe 	bl	800365e <LL_ADC_INJ_IsConversionOngoing>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d11a      	bne.n	8003d1e <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003cf6:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d112      	bne.n	8003d36 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d14:	f043 0201 	orr.w	r2, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d1c:	e00b      	b.n	8003d36 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d22:	f043 0210 	orr.w	r2, r3, #16
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2e:	f043 0201 	orr.w	r2, r3, #1
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 fe2a 	bl	8004990 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2260      	movs	r2, #96	@ 0x60
 8003d42:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d011      	beq.n	8003d72 <HAL_ADC_IRQHandler+0x264>
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00c      	beq.n	8003d72 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f000 f890 	bl	8003e8a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2280      	movs	r2, #128	@ 0x80
 8003d70:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d012      	beq.n	8003da2 <HAL_ADC_IRQHandler+0x294>
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00d      	beq.n	8003da2 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d8a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fe10 	bl	80049b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003da0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d012      	beq.n	8003dd2 <HAL_ADC_IRQHandler+0x2c4>
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dba:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 fe02 	bl	80049cc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dd0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	f003 0310 	and.w	r3, r3, #16
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d02a      	beq.n	8003e32 <HAL_ADC_IRQHandler+0x324>
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f003 0310 	and.w	r3, r3, #16
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d025      	beq.n	8003e32 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d102      	bne.n	8003df4 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8003dee:	2301      	movs	r3, #1
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	e008      	b.n	8003e06 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8003e02:	2301      	movs	r3, #1
 8003e04:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d10e      	bne.n	8003e2a <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e10:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1c:	f043 0202 	orr.w	r2, r3, #2
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 f83a 	bl	8003e9e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2210      	movs	r2, #16
 8003e30:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d018      	beq.n	8003e6e <HAL_ADC_IRQHandler+0x360>
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d013      	beq.n	8003e6e <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e56:	f043 0208 	orr.w	r2, r3, #8
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e66:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fd9b 	bl	80049a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003e6e:	bf00      	nop
 8003e70:	3720      	adds	r7, #32
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b083      	sub	sp, #12
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ea6:	bf00      	nop
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
	...

08003eb4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b0b6      	sub	sp, #216	@ 0xd8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <HAL_ADC_ConfigChannel+0x22>
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	e3d5      	b.n	8004682 <HAL_ADC_ConfigChannel+0x7ce>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7ff fba8 	bl	8003638 <LL_ADC_REG_IsConversionOngoing>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f040 83ba 	bne.w	8004664 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	2b05      	cmp	r3, #5
 8003efe:	d824      	bhi.n	8003f4a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	3b02      	subs	r3, #2
 8003f06:	2b03      	cmp	r3, #3
 8003f08:	d81b      	bhi.n	8003f42 <HAL_ADC_ConfigChannel+0x8e>
 8003f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f10 <HAL_ADC_ConfigChannel+0x5c>)
 8003f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f10:	08003f21 	.word	0x08003f21
 8003f14:	08003f29 	.word	0x08003f29
 8003f18:	08003f31 	.word	0x08003f31
 8003f1c:	08003f39 	.word	0x08003f39
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003f20:	230c      	movs	r3, #12
 8003f22:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f26:	e010      	b.n	8003f4a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003f28:	2312      	movs	r3, #18
 8003f2a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f2e:	e00c      	b.n	8003f4a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003f30:	2318      	movs	r3, #24
 8003f32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f36:	e008      	b.n	8003f4a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003f38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f40:	e003      	b.n	8003f4a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003f42:	2306      	movs	r3, #6
 8003f44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f48:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6818      	ldr	r0, [r3, #0]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003f58:	f7ff fa2f 	bl	80033ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff fb69 	bl	8003638 <LL_ADC_REG_IsConversionOngoing>
 8003f66:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff fb75 	bl	800365e <LL_ADC_INJ_IsConversionOngoing>
 8003f74:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f040 81bf 	bne.w	8004300 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f040 81ba 	bne.w	8004300 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f94:	d10f      	bne.n	8003fb6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6818      	ldr	r0, [r3, #0]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	f7ff fa49 	bl	8003438 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff f9dd 	bl	800336e <LL_ADC_SetSamplingTimeCommonConfig>
 8003fb4:	e00e      	b.n	8003fd4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	6819      	ldr	r1, [r3, #0]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f7ff fa38 	bl	8003438 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2100      	movs	r1, #0
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7ff f9cd 	bl	800336e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	695a      	ldr	r2, [r3, #20]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	08db      	lsrs	r3, r3, #3
 8003fe0:	f003 0303 	and.w	r3, r3, #3
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	d00a      	beq.n	800400c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6818      	ldr	r0, [r3, #0]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	6919      	ldr	r1, [r3, #16]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004006:	f7ff f95d 	bl	80032c4 <LL_ADC_SetOffset>
 800400a:	e179      	b.n	8004300 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2100      	movs	r1, #0
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff f97a 	bl	800330c <LL_ADC_GetOffsetChannel>
 8004018:	4603      	mov	r3, r0
 800401a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10a      	bne.n	8004038 <HAL_ADC_ConfigChannel+0x184>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2100      	movs	r1, #0
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff f96f 	bl	800330c <LL_ADC_GetOffsetChannel>
 800402e:	4603      	mov	r3, r0
 8004030:	0e9b      	lsrs	r3, r3, #26
 8004032:	f003 021f 	and.w	r2, r3, #31
 8004036:	e01e      	b.n	8004076 <HAL_ADC_ConfigChannel+0x1c2>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2100      	movs	r1, #0
 800403e:	4618      	mov	r0, r3
 8004040:	f7ff f964 	bl	800330c <LL_ADC_GetOffsetChannel>
 8004044:	4603      	mov	r3, r0
 8004046:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800404e:	fa93 f3a3 	rbit	r3, r3
 8004052:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004056:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800405a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800405e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8004066:	2320      	movs	r3, #32
 8004068:	e004      	b.n	8004074 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800406a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800406e:	fab3 f383 	clz	r3, r3
 8004072:	b2db      	uxtb	r3, r3
 8004074:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800407e:	2b00      	cmp	r3, #0
 8004080:	d105      	bne.n	800408e <HAL_ADC_ConfigChannel+0x1da>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	0e9b      	lsrs	r3, r3, #26
 8004088:	f003 031f 	and.w	r3, r3, #31
 800408c:	e018      	b.n	80040c0 <HAL_ADC_ConfigChannel+0x20c>
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800409a:	fa93 f3a3 	rbit	r3, r3
 800409e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80040a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80040aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80040b2:	2320      	movs	r3, #32
 80040b4:	e004      	b.n	80040c0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80040b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80040ba:	fab3 f383 	clz	r3, r3
 80040be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d106      	bne.n	80040d2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2200      	movs	r2, #0
 80040ca:	2100      	movs	r1, #0
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7ff f933 	bl	8003338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2101      	movs	r1, #1
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff f917 	bl	800330c <LL_ADC_GetOffsetChannel>
 80040de:	4603      	mov	r3, r0
 80040e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10a      	bne.n	80040fe <HAL_ADC_ConfigChannel+0x24a>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2101      	movs	r1, #1
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff f90c 	bl	800330c <LL_ADC_GetOffsetChannel>
 80040f4:	4603      	mov	r3, r0
 80040f6:	0e9b      	lsrs	r3, r3, #26
 80040f8:	f003 021f 	and.w	r2, r3, #31
 80040fc:	e01e      	b.n	800413c <HAL_ADC_ConfigChannel+0x288>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2101      	movs	r1, #1
 8004104:	4618      	mov	r0, r3
 8004106:	f7ff f901 	bl	800330c <LL_ADC_GetOffsetChannel>
 800410a:	4603      	mov	r3, r0
 800410c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004110:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004114:	fa93 f3a3 	rbit	r3, r3
 8004118:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800411c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004120:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004124:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800412c:	2320      	movs	r3, #32
 800412e:	e004      	b.n	800413a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004130:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004134:	fab3 f383 	clz	r3, r3
 8004138:	b2db      	uxtb	r3, r3
 800413a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004144:	2b00      	cmp	r3, #0
 8004146:	d105      	bne.n	8004154 <HAL_ADC_ConfigChannel+0x2a0>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	0e9b      	lsrs	r3, r3, #26
 800414e:	f003 031f 	and.w	r3, r3, #31
 8004152:	e018      	b.n	8004186 <HAL_ADC_ConfigChannel+0x2d2>
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004160:	fa93 f3a3 	rbit	r3, r3
 8004164:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004168:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800416c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004170:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004178:	2320      	movs	r3, #32
 800417a:	e004      	b.n	8004186 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800417c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004180:	fab3 f383 	clz	r3, r3
 8004184:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004186:	429a      	cmp	r2, r3
 8004188:	d106      	bne.n	8004198 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2200      	movs	r2, #0
 8004190:	2101      	movs	r1, #1
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff f8d0 	bl	8003338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2102      	movs	r1, #2
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff f8b4 	bl	800330c <LL_ADC_GetOffsetChannel>
 80041a4:	4603      	mov	r3, r0
 80041a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10a      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x310>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2102      	movs	r1, #2
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7ff f8a9 	bl	800330c <LL_ADC_GetOffsetChannel>
 80041ba:	4603      	mov	r3, r0
 80041bc:	0e9b      	lsrs	r3, r3, #26
 80041be:	f003 021f 	and.w	r2, r3, #31
 80041c2:	e01e      	b.n	8004202 <HAL_ADC_ConfigChannel+0x34e>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2102      	movs	r1, #2
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7ff f89e 	bl	800330c <LL_ADC_GetOffsetChannel>
 80041d0:	4603      	mov	r3, r0
 80041d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041da:	fa93 f3a3 	rbit	r3, r3
 80041de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80041e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80041ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80041f2:	2320      	movs	r3, #32
 80041f4:	e004      	b.n	8004200 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80041f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041fa:	fab3 f383 	clz	r3, r3
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420a:	2b00      	cmp	r3, #0
 800420c:	d105      	bne.n	800421a <HAL_ADC_ConfigChannel+0x366>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	0e9b      	lsrs	r3, r3, #26
 8004214:	f003 031f 	and.w	r3, r3, #31
 8004218:	e014      	b.n	8004244 <HAL_ADC_ConfigChannel+0x390>
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004220:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004222:	fa93 f3a3 	rbit	r3, r3
 8004226:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004228:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800422a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800422e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004236:	2320      	movs	r3, #32
 8004238:	e004      	b.n	8004244 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800423a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800423e:	fab3 f383 	clz	r3, r3
 8004242:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004244:	429a      	cmp	r2, r3
 8004246:	d106      	bne.n	8004256 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2200      	movs	r2, #0
 800424e:	2102      	movs	r1, #2
 8004250:	4618      	mov	r0, r3
 8004252:	f7ff f871 	bl	8003338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2103      	movs	r1, #3
 800425c:	4618      	mov	r0, r3
 800425e:	f7ff f855 	bl	800330c <LL_ADC_GetOffsetChannel>
 8004262:	4603      	mov	r3, r0
 8004264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10a      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x3ce>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2103      	movs	r1, #3
 8004272:	4618      	mov	r0, r3
 8004274:	f7ff f84a 	bl	800330c <LL_ADC_GetOffsetChannel>
 8004278:	4603      	mov	r3, r0
 800427a:	0e9b      	lsrs	r3, r3, #26
 800427c:	f003 021f 	and.w	r2, r3, #31
 8004280:	e017      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x3fe>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2103      	movs	r1, #3
 8004288:	4618      	mov	r0, r3
 800428a:	f7ff f83f 	bl	800330c <LL_ADC_GetOffsetChannel>
 800428e:	4603      	mov	r3, r0
 8004290:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004292:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004294:	fa93 f3a3 	rbit	r3, r3
 8004298:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800429a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800429c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800429e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80042a4:	2320      	movs	r3, #32
 80042a6:	e003      	b.n	80042b0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80042a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042aa:	fab3 f383 	clz	r3, r3
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d105      	bne.n	80042ca <HAL_ADC_ConfigChannel+0x416>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	0e9b      	lsrs	r3, r3, #26
 80042c4:	f003 031f 	and.w	r3, r3, #31
 80042c8:	e011      	b.n	80042ee <HAL_ADC_ConfigChannel+0x43a>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042d2:	fa93 f3a3 	rbit	r3, r3
 80042d6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80042d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042da:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80042dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80042e2:	2320      	movs	r3, #32
 80042e4:	e003      	b.n	80042ee <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80042e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042e8:	fab3 f383 	clz	r3, r3
 80042ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d106      	bne.n	8004300 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2200      	movs	r2, #0
 80042f8:	2103      	movs	r1, #3
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7ff f81c 	bl	8003338 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4618      	mov	r0, r3
 8004306:	f7ff f95d 	bl	80035c4 <LL_ADC_IsEnabled>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	f040 813f 	bne.w	8004590 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6818      	ldr	r0, [r3, #0]
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	6819      	ldr	r1, [r3, #0]
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	461a      	mov	r2, r3
 8004320:	f7ff f8b6 	bl	8003490 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4a8e      	ldr	r2, [pc, #568]	@ (8004564 <HAL_ADC_ConfigChannel+0x6b0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	f040 8130 	bne.w	8004590 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10b      	bne.n	8004358 <HAL_ADC_ConfigChannel+0x4a4>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	0e9b      	lsrs	r3, r3, #26
 8004346:	3301      	adds	r3, #1
 8004348:	f003 031f 	and.w	r3, r3, #31
 800434c:	2b09      	cmp	r3, #9
 800434e:	bf94      	ite	ls
 8004350:	2301      	movls	r3, #1
 8004352:	2300      	movhi	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	e019      	b.n	800438c <HAL_ADC_ConfigChannel+0x4d8>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800435e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004360:	fa93 f3a3 	rbit	r3, r3
 8004364:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004368:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800436a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8004370:	2320      	movs	r3, #32
 8004372:	e003      	b.n	800437c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004374:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004376:	fab3 f383 	clz	r3, r3
 800437a:	b2db      	uxtb	r3, r3
 800437c:	3301      	adds	r3, #1
 800437e:	f003 031f 	and.w	r3, r3, #31
 8004382:	2b09      	cmp	r3, #9
 8004384:	bf94      	ite	ls
 8004386:	2301      	movls	r3, #1
 8004388:	2300      	movhi	r3, #0
 800438a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800438c:	2b00      	cmp	r3, #0
 800438e:	d079      	beq.n	8004484 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004398:	2b00      	cmp	r3, #0
 800439a:	d107      	bne.n	80043ac <HAL_ADC_ConfigChannel+0x4f8>
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	0e9b      	lsrs	r3, r3, #26
 80043a2:	3301      	adds	r3, #1
 80043a4:	069b      	lsls	r3, r3, #26
 80043a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043aa:	e015      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x524>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043b4:	fa93 f3a3 	rbit	r3, r3
 80043b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80043ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043bc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80043be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d101      	bne.n	80043c8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80043c4:	2320      	movs	r3, #32
 80043c6:	e003      	b.n	80043d0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80043c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043ca:	fab3 f383 	clz	r3, r3
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	3301      	adds	r3, #1
 80043d2:	069b      	lsls	r3, r3, #26
 80043d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d109      	bne.n	80043f8 <HAL_ADC_ConfigChannel+0x544>
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	0e9b      	lsrs	r3, r3, #26
 80043ea:	3301      	adds	r3, #1
 80043ec:	f003 031f 	and.w	r3, r3, #31
 80043f0:	2101      	movs	r1, #1
 80043f2:	fa01 f303 	lsl.w	r3, r1, r3
 80043f6:	e017      	b.n	8004428 <HAL_ADC_ConfigChannel+0x574>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004400:	fa93 f3a3 	rbit	r3, r3
 8004404:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004408:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800440a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8004410:	2320      	movs	r3, #32
 8004412:	e003      	b.n	800441c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004416:	fab3 f383 	clz	r3, r3
 800441a:	b2db      	uxtb	r3, r3
 800441c:	3301      	adds	r3, #1
 800441e:	f003 031f 	and.w	r3, r3, #31
 8004422:	2101      	movs	r1, #1
 8004424:	fa01 f303 	lsl.w	r3, r1, r3
 8004428:	ea42 0103 	orr.w	r1, r2, r3
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10a      	bne.n	800444e <HAL_ADC_ConfigChannel+0x59a>
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	0e9b      	lsrs	r3, r3, #26
 800443e:	3301      	adds	r3, #1
 8004440:	f003 021f 	and.w	r2, r3, #31
 8004444:	4613      	mov	r3, r2
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	4413      	add	r3, r2
 800444a:	051b      	lsls	r3, r3, #20
 800444c:	e018      	b.n	8004480 <HAL_ADC_ConfigChannel+0x5cc>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004456:	fa93 f3a3 	rbit	r3, r3
 800445a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800445c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8004466:	2320      	movs	r3, #32
 8004468:	e003      	b.n	8004472 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800446a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800446c:	fab3 f383 	clz	r3, r3
 8004470:	b2db      	uxtb	r3, r3
 8004472:	3301      	adds	r3, #1
 8004474:	f003 021f 	and.w	r2, r3, #31
 8004478:	4613      	mov	r3, r2
 800447a:	005b      	lsls	r3, r3, #1
 800447c:	4413      	add	r3, r2
 800447e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004480:	430b      	orrs	r3, r1
 8004482:	e080      	b.n	8004586 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800448c:	2b00      	cmp	r3, #0
 800448e:	d107      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0x5ec>
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	0e9b      	lsrs	r3, r3, #26
 8004496:	3301      	adds	r3, #1
 8004498:	069b      	lsls	r3, r3, #26
 800449a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800449e:	e015      	b.n	80044cc <HAL_ADC_ConfigChannel+0x618>
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a8:	fa93 f3a3 	rbit	r3, r3
 80044ac:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80044b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80044b8:	2320      	movs	r3, #32
 80044ba:	e003      	b.n	80044c4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80044bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044be:	fab3 f383 	clz	r3, r3
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	3301      	adds	r3, #1
 80044c6:	069b      	lsls	r3, r3, #26
 80044c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d109      	bne.n	80044ec <HAL_ADC_ConfigChannel+0x638>
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	0e9b      	lsrs	r3, r3, #26
 80044de:	3301      	adds	r3, #1
 80044e0:	f003 031f 	and.w	r3, r3, #31
 80044e4:	2101      	movs	r1, #1
 80044e6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ea:	e017      	b.n	800451c <HAL_ADC_ConfigChannel+0x668>
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	fa93 f3a3 	rbit	r3, r3
 80044f8:	61bb      	str	r3, [r7, #24]
  return result;
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80044fe:	6a3b      	ldr	r3, [r7, #32]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d101      	bne.n	8004508 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004504:	2320      	movs	r3, #32
 8004506:	e003      	b.n	8004510 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004508:	6a3b      	ldr	r3, [r7, #32]
 800450a:	fab3 f383 	clz	r3, r3
 800450e:	b2db      	uxtb	r3, r3
 8004510:	3301      	adds	r3, #1
 8004512:	f003 031f 	and.w	r3, r3, #31
 8004516:	2101      	movs	r1, #1
 8004518:	fa01 f303 	lsl.w	r3, r1, r3
 800451c:	ea42 0103 	orr.w	r1, r2, r3
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10d      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x694>
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	0e9b      	lsrs	r3, r3, #26
 8004532:	3301      	adds	r3, #1
 8004534:	f003 021f 	and.w	r2, r3, #31
 8004538:	4613      	mov	r3, r2
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	4413      	add	r3, r2
 800453e:	3b1e      	subs	r3, #30
 8004540:	051b      	lsls	r3, r3, #20
 8004542:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004546:	e01d      	b.n	8004584 <HAL_ADC_ConfigChannel+0x6d0>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	fa93 f3a3 	rbit	r3, r3
 8004554:	60fb      	str	r3, [r7, #12]
  return result;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d103      	bne.n	8004568 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004560:	2320      	movs	r3, #32
 8004562:	e005      	b.n	8004570 <HAL_ADC_ConfigChannel+0x6bc>
 8004564:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	fab3 f383 	clz	r3, r3
 800456e:	b2db      	uxtb	r3, r3
 8004570:	3301      	adds	r3, #1
 8004572:	f003 021f 	and.w	r2, r3, #31
 8004576:	4613      	mov	r3, r2
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	4413      	add	r3, r2
 800457c:	3b1e      	subs	r3, #30
 800457e:	051b      	lsls	r3, r3, #20
 8004580:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004584:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800458a:	4619      	mov	r1, r3
 800458c:	f7fe ff54 	bl	8003438 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	4b3d      	ldr	r3, [pc, #244]	@ (800468c <HAL_ADC_ConfigChannel+0x7d8>)
 8004596:	4013      	ands	r3, r2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d06c      	beq.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800459c:	483c      	ldr	r0, [pc, #240]	@ (8004690 <HAL_ADC_ConfigChannel+0x7dc>)
 800459e:	f7fe fe83 	bl	80032a8 <LL_ADC_GetCommonPathInternalCh>
 80045a2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a3a      	ldr	r2, [pc, #232]	@ (8004694 <HAL_ADC_ConfigChannel+0x7e0>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d127      	bne.n	8004600 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80045b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d121      	bne.n	8004600 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a35      	ldr	r2, [pc, #212]	@ (8004698 <HAL_ADC_ConfigChannel+0x7e4>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d157      	bne.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80045ce:	4619      	mov	r1, r3
 80045d0:	482f      	ldr	r0, [pc, #188]	@ (8004690 <HAL_ADC_ConfigChannel+0x7dc>)
 80045d2:	f7fe fe56 	bl	8003282 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045d6:	4b31      	ldr	r3, [pc, #196]	@ (800469c <HAL_ADC_ConfigChannel+0x7e8>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	099b      	lsrs	r3, r3, #6
 80045dc:	4a30      	ldr	r2, [pc, #192]	@ (80046a0 <HAL_ADC_ConfigChannel+0x7ec>)
 80045de:	fba2 2303 	umull	r2, r3, r2, r3
 80045e2:	099b      	lsrs	r3, r3, #6
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	4613      	mov	r3, r2
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	4413      	add	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80045f0:	e002      	b.n	80045f8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	3b01      	subs	r3, #1
 80045f6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1f9      	bne.n	80045f2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045fe:	e03a      	b.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a27      	ldr	r2, [pc, #156]	@ (80046a4 <HAL_ADC_ConfigChannel+0x7f0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d113      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800460a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800460e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10d      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a1f      	ldr	r2, [pc, #124]	@ (8004698 <HAL_ADC_ConfigChannel+0x7e4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d12a      	bne.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004620:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004624:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004628:	4619      	mov	r1, r3
 800462a:	4819      	ldr	r0, [pc, #100]	@ (8004690 <HAL_ADC_ConfigChannel+0x7dc>)
 800462c:	f7fe fe29 	bl	8003282 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004630:	e021      	b.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a1c      	ldr	r2, [pc, #112]	@ (80046a8 <HAL_ADC_ConfigChannel+0x7f4>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d11c      	bne.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800463c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004640:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d116      	bne.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a12      	ldr	r2, [pc, #72]	@ (8004698 <HAL_ADC_ConfigChannel+0x7e4>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d111      	bne.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004652:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004656:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800465a:	4619      	mov	r1, r3
 800465c:	480c      	ldr	r0, [pc, #48]	@ (8004690 <HAL_ADC_ConfigChannel+0x7dc>)
 800465e:	f7fe fe10 	bl	8003282 <LL_ADC_SetCommonPathInternalCh>
 8004662:	e008      	b.n	8004676 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004668:	f043 0220 	orr.w	r2, r3, #32
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800467e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004682:	4618      	mov	r0, r3
 8004684:	37d8      	adds	r7, #216	@ 0xd8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	80080000 	.word	0x80080000
 8004690:	50040300 	.word	0x50040300
 8004694:	c7520000 	.word	0xc7520000
 8004698:	50040000 	.word	0x50040000
 800469c:	2004000c 	.word	0x2004000c
 80046a0:	053e2d63 	.word	0x053e2d63
 80046a4:	cb840000 	.word	0xcb840000
 80046a8:	80000001 	.word	0x80000001

080046ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f7fe ff81 	bl	80035c4 <LL_ADC_IsEnabled>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d169      	bne.n	800479c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689a      	ldr	r2, [r3, #8]
 80046ce:	4b36      	ldr	r3, [pc, #216]	@ (80047a8 <ADC_Enable+0xfc>)
 80046d0:	4013      	ands	r3, r2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00d      	beq.n	80046f2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046da:	f043 0210 	orr.w	r2, r3, #16
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046e6:	f043 0201 	orr.w	r2, r3, #1
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e055      	b.n	800479e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe ff3c 	bl	8003574 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80046fc:	482b      	ldr	r0, [pc, #172]	@ (80047ac <ADC_Enable+0x100>)
 80046fe:	f7fe fdd3 	bl	80032a8 <LL_ADC_GetCommonPathInternalCh>
 8004702:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004704:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004708:	2b00      	cmp	r3, #0
 800470a:	d013      	beq.n	8004734 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800470c:	4b28      	ldr	r3, [pc, #160]	@ (80047b0 <ADC_Enable+0x104>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	099b      	lsrs	r3, r3, #6
 8004712:	4a28      	ldr	r2, [pc, #160]	@ (80047b4 <ADC_Enable+0x108>)
 8004714:	fba2 2303 	umull	r2, r3, r2, r3
 8004718:	099b      	lsrs	r3, r3, #6
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	4613      	mov	r3, r2
 800471e:	005b      	lsls	r3, r3, #1
 8004720:	4413      	add	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004726:	e002      	b.n	800472e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	3b01      	subs	r3, #1
 800472c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1f9      	bne.n	8004728 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004734:	f7fe fd62 	bl	80031fc <HAL_GetTick>
 8004738:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800473a:	e028      	b.n	800478e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f7fe ff3f 	bl	80035c4 <LL_ADC_IsEnabled>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d104      	bne.n	8004756 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4618      	mov	r0, r3
 8004752:	f7fe ff0f 	bl	8003574 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004756:	f7fe fd51 	bl	80031fc <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d914      	bls.n	800478e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b01      	cmp	r3, #1
 8004770:	d00d      	beq.n	800478e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004776:	f043 0210 	orr.w	r2, r3, #16
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004782:	f043 0201 	orr.w	r2, r3, #1
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e007      	b.n	800479e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b01      	cmp	r3, #1
 800479a:	d1cf      	bne.n	800473c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	8000003f 	.word	0x8000003f
 80047ac:	50040300 	.word	0x50040300
 80047b0:	2004000c 	.word	0x2004000c
 80047b4:	053e2d63 	.word	0x053e2d63

080047b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7fe ff10 	bl	80035ea <LL_ADC_IsDisableOngoing>
 80047ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7fe fef7 	bl	80035c4 <LL_ADC_IsEnabled>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d047      	beq.n	800486c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d144      	bne.n	800486c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 030d 	and.w	r3, r3, #13
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d10c      	bne.n	800480a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7fe fed1 	bl	800359c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2203      	movs	r2, #3
 8004800:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004802:	f7fe fcfb 	bl	80031fc <HAL_GetTick>
 8004806:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004808:	e029      	b.n	800485e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800480e:	f043 0210 	orr.w	r2, r3, #16
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800481a:	f043 0201 	orr.w	r2, r3, #1
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e023      	b.n	800486e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004826:	f7fe fce9 	bl	80031fc <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d914      	bls.n	800485e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00d      	beq.n	800485e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004846:	f043 0210 	orr.w	r2, r3, #16
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004852:	f043 0201 	orr.w	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e007      	b.n	800486e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1dc      	bne.n	8004826 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}

08004876 <LL_ADC_StartCalibration>:
{
 8004876:	b480      	push	{r7}
 8004878:	b083      	sub	sp, #12
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
 800487e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004892:	4313      	orrs	r3, r2
 8004894:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	609a      	str	r2, [r3, #8]
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <LL_ADC_IsCalibrationOnGoing>:
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048bc:	d101      	bne.n	80048c2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_ADCEx_Calibration_Start+0x1c>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e04d      	b.n	8004988 <HAL_ADCEx_Calibration_Start+0xb8>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7ff ff5f 	bl	80047b8 <ADC_Disable>
 80048fa:	4603      	mov	r3, r0
 80048fc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80048fe:	7bfb      	ldrb	r3, [r7, #15]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d136      	bne.n	8004972 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004908:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800490c:	f023 0302 	bic.w	r3, r3, #2
 8004910:	f043 0202 	orr.w	r2, r3, #2
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6839      	ldr	r1, [r7, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff ffa9 	bl	8004876 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004924:	e014      	b.n	8004950 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	3301      	adds	r3, #1
 800492a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004932:	d30d      	bcc.n	8004950 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004938:	f023 0312 	bic.w	r3, r3, #18
 800493c:	f043 0210 	orr.w	r2, r3, #16
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e01b      	b.n	8004988 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4618      	mov	r0, r3
 8004956:	f7ff ffa7 	bl	80048a8 <LL_ADC_IsCalibrationOnGoing>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d1e2      	bne.n	8004926 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004964:	f023 0303 	bic.w	r3, r3, #3
 8004968:	f043 0201 	orr.w	r2, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004970:	e005      	b.n	800497e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004976:	f043 0210 	orr.w	r2, r3, #16
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004986:	7bfb      	ldrb	r3, [r7, #15]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a04:	4b0c      	ldr	r3, [pc, #48]	@ (8004a38 <__NVIC_SetPriorityGrouping+0x44>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a10:	4013      	ands	r3, r2
 8004a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a26:	4a04      	ldr	r2, [pc, #16]	@ (8004a38 <__NVIC_SetPriorityGrouping+0x44>)
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	60d3      	str	r3, [r2, #12]
}
 8004a2c:	bf00      	nop
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	e000ed00 	.word	0xe000ed00

08004a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a40:	4b04      	ldr	r3, [pc, #16]	@ (8004a54 <__NVIC_GetPriorityGrouping+0x18>)
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	0a1b      	lsrs	r3, r3, #8
 8004a46:	f003 0307 	and.w	r3, r3, #7
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	e000ed00 	.word	0xe000ed00

08004a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	db0b      	blt.n	8004a82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a6a:	79fb      	ldrb	r3, [r7, #7]
 8004a6c:	f003 021f 	and.w	r2, r3, #31
 8004a70:	4907      	ldr	r1, [pc, #28]	@ (8004a90 <__NVIC_EnableIRQ+0x38>)
 8004a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a76:	095b      	lsrs	r3, r3, #5
 8004a78:	2001      	movs	r0, #1
 8004a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a82:	bf00      	nop
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	e000e100 	.word	0xe000e100

08004a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	6039      	str	r1, [r7, #0]
 8004a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	db0a      	blt.n	8004abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	490c      	ldr	r1, [pc, #48]	@ (8004ae0 <__NVIC_SetPriority+0x4c>)
 8004aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab2:	0112      	lsls	r2, r2, #4
 8004ab4:	b2d2      	uxtb	r2, r2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004abc:	e00a      	b.n	8004ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	4908      	ldr	r1, [pc, #32]	@ (8004ae4 <__NVIC_SetPriority+0x50>)
 8004ac4:	79fb      	ldrb	r3, [r7, #7]
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	3b04      	subs	r3, #4
 8004acc:	0112      	lsls	r2, r2, #4
 8004ace:	b2d2      	uxtb	r2, r2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	761a      	strb	r2, [r3, #24]
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	e000e100 	.word	0xe000e100
 8004ae4:	e000ed00 	.word	0xe000ed00

08004ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b089      	sub	sp, #36	@ 0x24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f1c3 0307 	rsb	r3, r3, #7
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	bf28      	it	cs
 8004b06:	2304      	movcs	r3, #4
 8004b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	2b06      	cmp	r3, #6
 8004b10:	d902      	bls.n	8004b18 <NVIC_EncodePriority+0x30>
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	3b03      	subs	r3, #3
 8004b16:	e000      	b.n	8004b1a <NVIC_EncodePriority+0x32>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b1c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	43da      	mvns	r2, r3
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	401a      	ands	r2, r3
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b30:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3a:	43d9      	mvns	r1, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b40:	4313      	orrs	r3, r2
         );
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3724      	adds	r7, #36	@ 0x24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b60:	d301      	bcc.n	8004b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b62:	2301      	movs	r3, #1
 8004b64:	e00f      	b.n	8004b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b66:	4a0a      	ldr	r2, [pc, #40]	@ (8004b90 <SysTick_Config+0x40>)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b6e:	210f      	movs	r1, #15
 8004b70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b74:	f7ff ff8e 	bl	8004a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b78:	4b05      	ldr	r3, [pc, #20]	@ (8004b90 <SysTick_Config+0x40>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b7e:	4b04      	ldr	r3, [pc, #16]	@ (8004b90 <SysTick_Config+0x40>)
 8004b80:	2207      	movs	r2, #7
 8004b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	e000e010 	.word	0xe000e010

08004b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7ff ff29 	bl	80049f4 <__NVIC_SetPriorityGrouping>
}
 8004ba2:	bf00      	nop
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b086      	sub	sp, #24
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	607a      	str	r2, [r7, #4]
 8004bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004bbc:	f7ff ff3e 	bl	8004a3c <__NVIC_GetPriorityGrouping>
 8004bc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	68b9      	ldr	r1, [r7, #8]
 8004bc6:	6978      	ldr	r0, [r7, #20]
 8004bc8:	f7ff ff8e 	bl	8004ae8 <NVIC_EncodePriority>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bd2:	4611      	mov	r1, r2
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff ff5d 	bl	8004a94 <__NVIC_SetPriority>
}
 8004bda:	bf00      	nop
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	4603      	mov	r3, r0
 8004bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff ff31 	bl	8004a58 <__NVIC_EnableIRQ>
}
 8004bf6:	bf00      	nop
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff ffa2 	bl	8004b50 <SysTick_Config>
 8004c0c:	4603      	mov	r3, r0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b082      	sub	sp, #8
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e014      	b.n	8004c52 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	791b      	ldrb	r3, [r3, #4]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d105      	bne.n	8004c3e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f7fd fe9f 	bl	800297c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2202      	movs	r2, #2
 8004c42:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
	...

08004c5c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
 8004c68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	795b      	ldrb	r3, [r3, #5]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d101      	bne.n	8004c7a <HAL_DAC_Start_DMA+0x1e>
 8004c76:	2302      	movs	r3, #2
 8004c78:	e0ab      	b.n	8004dd2 <HAL_DAC_Start_DMA+0x176>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2202      	movs	r2, #2
 8004c84:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d12f      	bne.n	8004cec <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	4a52      	ldr	r2, [pc, #328]	@ (8004ddc <HAL_DAC_Start_DMA+0x180>)
 8004c92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	4a51      	ldr	r2, [pc, #324]	@ (8004de0 <HAL_DAC_Start_DMA+0x184>)
 8004c9a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	4a50      	ldr	r2, [pc, #320]	@ (8004de4 <HAL_DAC_Start_DMA+0x188>)
 8004ca2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004cb2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004cb4:	6a3b      	ldr	r3, [r7, #32]
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d013      	beq.n	8004ce2 <HAL_DAC_Start_DMA+0x86>
 8004cba:	6a3b      	ldr	r3, [r7, #32]
 8004cbc:	2b08      	cmp	r3, #8
 8004cbe:	d845      	bhi.n	8004d4c <HAL_DAC_Start_DMA+0xf0>
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <HAL_DAC_Start_DMA+0x72>
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	2b04      	cmp	r3, #4
 8004cca:	d005      	beq.n	8004cd8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8004ccc:	e03e      	b.n	8004d4c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3308      	adds	r3, #8
 8004cd4:	613b      	str	r3, [r7, #16]
        break;
 8004cd6:	e03c      	b.n	8004d52 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	330c      	adds	r3, #12
 8004cde:	613b      	str	r3, [r7, #16]
        break;
 8004ce0:	e037      	b.n	8004d52 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3310      	adds	r3, #16
 8004ce8:	613b      	str	r3, [r7, #16]
        break;
 8004cea:	e032      	b.n	8004d52 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	4a3d      	ldr	r2, [pc, #244]	@ (8004de8 <HAL_DAC_Start_DMA+0x18c>)
 8004cf2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	4a3c      	ldr	r2, [pc, #240]	@ (8004dec <HAL_DAC_Start_DMA+0x190>)
 8004cfa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	4a3b      	ldr	r2, [pc, #236]	@ (8004df0 <HAL_DAC_Start_DMA+0x194>)
 8004d02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004d12:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	2b08      	cmp	r3, #8
 8004d18:	d013      	beq.n	8004d42 <HAL_DAC_Start_DMA+0xe6>
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d817      	bhi.n	8004d50 <HAL_DAC_Start_DMA+0xf4>
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_DAC_Start_DMA+0xd2>
 8004d26:	6a3b      	ldr	r3, [r7, #32]
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d005      	beq.n	8004d38 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004d2c:	e010      	b.n	8004d50 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	3314      	adds	r3, #20
 8004d34:	613b      	str	r3, [r7, #16]
        break;
 8004d36:	e00c      	b.n	8004d52 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	3318      	adds	r3, #24
 8004d3e:	613b      	str	r3, [r7, #16]
        break;
 8004d40:	e007      	b.n	8004d52 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	331c      	adds	r3, #28
 8004d48:	613b      	str	r3, [r7, #16]
        break;
 8004d4a:	e002      	b.n	8004d52 <HAL_DAC_Start_DMA+0xf6>
        break;
 8004d4c:	bf00      	nop
 8004d4e:	e000      	b.n	8004d52 <HAL_DAC_Start_DMA+0xf6>
        break;
 8004d50:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d111      	bne.n	8004d7c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d66:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6898      	ldr	r0, [r3, #8]
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	693a      	ldr	r2, [r7, #16]
 8004d72:	f000 fb0d 	bl	8005390 <HAL_DMA_Start_IT>
 8004d76:	4603      	mov	r3, r0
 8004d78:	75fb      	strb	r3, [r7, #23]
 8004d7a:	e010      	b.n	8004d9e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004d8a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	68d8      	ldr	r0, [r3, #12]
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	f000 fafb 	bl	8005390 <HAL_DMA_Start_IT>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004da4:	7dfb      	ldrb	r3, [r7, #23]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10c      	bne.n	8004dc4 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	6819      	ldr	r1, [r3, #0]
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	f003 0310 	and.w	r3, r3, #16
 8004db6:	2201      	movs	r2, #1
 8004db8:	409a      	lsls	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	601a      	str	r2, [r3, #0]
 8004dc2:	e005      	b.n	8004dd0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f043 0204 	orr.w	r2, r3, #4
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	0800512d 	.word	0x0800512d
 8004de0:	0800514f 	.word	0x0800514f
 8004de4:	0800516b 	.word	0x0800516b
 8004de8:	080051d5 	.word	0x080051d5
 8004dec:	080051f7 	.word	0x080051f7
 8004df0:	08005213 	.word	0x08005213

08004df4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6819      	ldr	r1, [r3, #0]
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	f003 0310 	and.w	r3, r3, #16
 8004e0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43da      	mvns	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	400a      	ands	r2, r1
 8004e1a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6819      	ldr	r1, [r3, #0]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	f003 0310 	and.w	r3, r3, #16
 8004e28:	2201      	movs	r2, #1
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2e:	43da      	mvns	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	400a      	ands	r2, r1
 8004e36:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10d      	bne.n	8004e5a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 fb1f 	bl	8005486 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	e00c      	b.n	8004e74 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 fb11 	bl	8005486 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8004e72:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b088      	sub	sp, #32
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	795b      	ldrb	r3, [r3, #5]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d101      	bne.n	8004eb0 <HAL_DAC_ConfigChannel+0x1c>
 8004eac:	2302      	movs	r3, #2
 8004eae:	e137      	b.n	8005120 <HAL_DAC_ConfigChannel+0x28c>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2202      	movs	r2, #2
 8004eba:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	2b04      	cmp	r3, #4
 8004ec2:	f040 8081 	bne.w	8004fc8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004ec6:	f7fe f999 	bl	80031fc <HAL_GetTick>
 8004eca:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d140      	bne.n	8004f54 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ed2:	e018      	b.n	8004f06 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ed4:	f7fe f992 	bl	80031fc <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d911      	bls.n	8004f06 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00a      	beq.n	8004f06 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	f043 0208 	orr.w	r2, r3, #8
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2203      	movs	r2, #3
 8004f00:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e10c      	b.n	8005120 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1df      	bne.n	8004ed4 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8004f14:	2001      	movs	r0, #1
 8004f16:	f7fe f97d 	bl	8003214 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	69d2      	ldr	r2, [r2, #28]
 8004f22:	641a      	str	r2, [r3, #64]	@ 0x40
 8004f24:	e023      	b.n	8004f6e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004f26:	f7fe f969 	bl	80031fc <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d90f      	bls.n	8004f54 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	da0a      	bge.n	8004f54 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	f043 0208 	orr.w	r2, r3, #8
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2203      	movs	r2, #3
 8004f4e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e0e5      	b.n	8005120 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	dbe3      	blt.n	8004f26 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8004f5e:	2001      	movs	r0, #1
 8004f60:	f7fe f958 	bl	8003214 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	69d2      	ldr	r2, [r2, #28]
 8004f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f003 0310 	and.w	r3, r3, #16
 8004f7a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f82:	43db      	mvns	r3, r3
 8004f84:	ea02 0103 	and.w	r1, r2, r3
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	6a1a      	ldr	r2, [r3, #32]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f003 0310 	and.w	r3, r3, #16
 8004f92:	409a      	lsls	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f003 0310 	and.w	r3, r3, #16
 8004fa8:	21ff      	movs	r1, #255	@ 0xff
 8004faa:	fa01 f303 	lsl.w	r3, r1, r3
 8004fae:	43db      	mvns	r3, r3
 8004fb0:	ea02 0103 	and.w	r1, r2, r3
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f003 0310 	and.w	r3, r3, #16
 8004fbe:	409a      	lsls	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d11d      	bne.n	800500c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd6:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f003 0310 	and.w	r3, r3, #16
 8004fde:	221f      	movs	r2, #31
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f003 0310 	and.w	r3, r3, #16
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffe:	69fa      	ldr	r2, [r7, #28]
 8005000:	4313      	orrs	r3, r2
 8005002:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	69fa      	ldr	r2, [r7, #28]
 800500a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005012:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f003 0310 	and.w	r3, r3, #16
 800501a:	2207      	movs	r2, #7
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	69fa      	ldr	r2, [r7, #28]
 8005024:	4013      	ands	r3, r2
 8005026:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	431a      	orrs	r2, r3
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	4313      	orrs	r3, r2
 8005038:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f003 0310 	and.w	r3, r3, #16
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	fa02 f303 	lsl.w	r3, r2, r3
 8005046:	69fa      	ldr	r2, [r7, #28]
 8005048:	4313      	orrs	r3, r2
 800504a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	69fa      	ldr	r2, [r7, #28]
 8005052:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6819      	ldr	r1, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f003 0310 	and.w	r3, r3, #16
 8005060:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	43da      	mvns	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	400a      	ands	r2, r1
 8005070:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f003 0310 	and.w	r3, r3, #16
 8005080:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005084:	fa02 f303 	lsl.w	r3, r2, r3
 8005088:	43db      	mvns	r3, r3
 800508a:	69fa      	ldr	r2, [r7, #28]
 800508c:	4013      	ands	r3, r2
 800508e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f003 0310 	and.w	r3, r3, #16
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	fa02 f303 	lsl.w	r3, r2, r3
 80050a2:	69fa      	ldr	r2, [r7, #28]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050b0:	d104      	bne.n	80050bc <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050b8:	61fb      	str	r3, [r7, #28]
 80050ba:	e018      	b.n	80050ee <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d104      	bne.n	80050ce <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050ca:	61fb      	str	r3, [r7, #28]
 80050cc:	e00f      	b.n	80050ee <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80050ce:	f001 fc7f 	bl	80069d0 <HAL_RCC_GetHCLKFreq>
 80050d2:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4a14      	ldr	r2, [pc, #80]	@ (8005128 <HAL_DAC_ConfigChannel+0x294>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d904      	bls.n	80050e6 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050e2:	61fb      	str	r3, [r7, #28]
 80050e4:	e003      	b.n	80050ee <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050ec:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	69fa      	ldr	r2, [r7, #28]
 80050f4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6819      	ldr	r1, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f003 0310 	and.w	r3, r3, #16
 8005102:	22c0      	movs	r2, #192	@ 0xc0
 8005104:	fa02 f303 	lsl.w	r3, r2, r3
 8005108:	43da      	mvns	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	400a      	ands	r2, r1
 8005110:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2201      	movs	r2, #1
 8005116:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3720      	adds	r7, #32
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	04c4b400 	.word	0x04c4b400

0800512c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005138:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f7fd fa16 	bl	800256c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2201      	movs	r2, #1
 8005144:	711a      	strb	r2, [r3, #4]
}
 8005146:	bf00      	nop
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800515c:	68f8      	ldr	r0, [r7, #12]
 800515e:	f7fd f9dd 	bl	800251c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005162:	bf00      	nop
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b084      	sub	sp, #16
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005176:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	f043 0204 	orr.w	r2, r3, #4
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f7ff fe7a 	bl	8004e7e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	711a      	strb	r2, [r3, #4]
}
 8005190:	bf00      	nop
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f7ff ffd8 	bl	8005198 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2201      	movs	r2, #1
 80051ec:	711a      	strb	r2, [r3, #4]
}
 80051ee:	bf00      	nop
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b084      	sub	sp, #16
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005202:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f7ff ffd1 	bl	80051ac <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800520a:	bf00      	nop
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}

08005212 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b084      	sub	sp, #16
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800521e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f043 0204 	orr.w	r2, r3, #4
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f7ff ffc7 	bl	80051c0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2201      	movs	r2, #1
 8005236:	711a      	strb	r2, [r3, #4]
}
 8005238:	bf00      	nop
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e08d      	b.n	800536e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	461a      	mov	r2, r3
 8005258:	4b47      	ldr	r3, [pc, #284]	@ (8005378 <HAL_DMA_Init+0x138>)
 800525a:	429a      	cmp	r2, r3
 800525c:	d80f      	bhi.n	800527e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	4b45      	ldr	r3, [pc, #276]	@ (800537c <HAL_DMA_Init+0x13c>)
 8005266:	4413      	add	r3, r2
 8005268:	4a45      	ldr	r2, [pc, #276]	@ (8005380 <HAL_DMA_Init+0x140>)
 800526a:	fba2 2303 	umull	r2, r3, r2, r3
 800526e:	091b      	lsrs	r3, r3, #4
 8005270:	009a      	lsls	r2, r3, #2
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a42      	ldr	r2, [pc, #264]	@ (8005384 <HAL_DMA_Init+0x144>)
 800527a:	641a      	str	r2, [r3, #64]	@ 0x40
 800527c:	e00e      	b.n	800529c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	461a      	mov	r2, r3
 8005284:	4b40      	ldr	r3, [pc, #256]	@ (8005388 <HAL_DMA_Init+0x148>)
 8005286:	4413      	add	r3, r2
 8005288:	4a3d      	ldr	r2, [pc, #244]	@ (8005380 <HAL_DMA_Init+0x140>)
 800528a:	fba2 2303 	umull	r2, r3, r2, r3
 800528e:	091b      	lsrs	r3, r3, #4
 8005290:	009a      	lsls	r2, r3, #2
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a3c      	ldr	r2, [pc, #240]	@ (800538c <HAL_DMA_Init+0x14c>)
 800529a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2202      	movs	r2, #2
 80052a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80052b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80052c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fa7e 	bl	80057f0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052fc:	d102      	bne.n	8005304 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005318:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d010      	beq.n	8005344 <HAL_DMA_Init+0x104>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b04      	cmp	r3, #4
 8005328:	d80c      	bhi.n	8005344 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 fa9e 	bl	800586c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005334:	2200      	movs	r2, #0
 8005336:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005340:	605a      	str	r2, [r3, #4]
 8005342:	e008      	b.n	8005356 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	40020407 	.word	0x40020407
 800537c:	bffdfff8 	.word	0xbffdfff8
 8005380:	cccccccd 	.word	0xcccccccd
 8005384:	40020000 	.word	0x40020000
 8005388:	bffdfbf8 	.word	0xbffdfbf8
 800538c:	40020400 	.word	0x40020400

08005390 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]
 800539c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800539e:	2300      	movs	r3, #0
 80053a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_DMA_Start_IT+0x20>
 80053ac:	2302      	movs	r3, #2
 80053ae:	e066      	b.n	800547e <HAL_DMA_Start_IT+0xee>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d155      	bne.n	8005470 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 0201 	bic.w	r2, r2, #1
 80053e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	68b9      	ldr	r1, [r7, #8]
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f000 f9c2 	bl	8005772 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d008      	beq.n	8005408 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f042 020e 	orr.w	r2, r2, #14
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	e00f      	b.n	8005428 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 0204 	bic.w	r2, r2, #4
 8005416:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 020a 	orr.w	r2, r2, #10
 8005426:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d007      	beq.n	8005446 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005440:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005444:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544a:	2b00      	cmp	r3, #0
 800544c:	d007      	beq.n	800545e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005458:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800545c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f042 0201 	orr.w	r2, r2, #1
 800546c:	601a      	str	r2, [r3, #0]
 800546e:	e005      	b.n	800547c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005478:	2302      	movs	r3, #2
 800547a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800547c:	7dfb      	ldrb	r3, [r7, #23]
}
 800547e:	4618      	mov	r0, r3
 8005480:	3718      	adds	r7, #24
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005486:	b480      	push	{r7}
 8005488:	b085      	sub	sp, #20
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800548e:	2300      	movs	r3, #0
 8005490:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d008      	beq.n	80054b0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2204      	movs	r2, #4
 80054a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e040      	b.n	8005532 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 020e 	bic.w	r2, r2, #14
 80054be:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054ce:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f022 0201 	bic.w	r2, r2, #1
 80054de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e4:	f003 021c 	and.w	r2, r3, #28
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ec:	2101      	movs	r1, #1
 80054ee:	fa01 f202 	lsl.w	r2, r1, r2
 80054f2:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80054fc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00c      	beq.n	8005520 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005510:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005514:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800551e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005530:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005532:	4618      	mov	r0, r3
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b084      	sub	sp, #16
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005546:	2300      	movs	r3, #0
 8005548:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b02      	cmp	r3, #2
 8005554:	d005      	beq.n	8005562 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2204      	movs	r2, #4
 800555a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	73fb      	strb	r3, [r7, #15]
 8005560:	e047      	b.n	80055f2 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 020e 	bic.w	r2, r2, #14
 8005570:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 0201 	bic.w	r2, r2, #1
 8005580:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800558c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005590:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005596:	f003 021c 	and.w	r2, r3, #28
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559e:	2101      	movs	r1, #1
 80055a0:	fa01 f202 	lsl.w	r2, r1, r2
 80055a4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80055ae:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00c      	beq.n	80055d2 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80055d0:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	4798      	blx	r3
    }
  }
  return status;
 80055f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005618:	f003 031c 	and.w	r3, r3, #28
 800561c:	2204      	movs	r2, #4
 800561e:	409a      	lsls	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	4013      	ands	r3, r2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d026      	beq.n	8005676 <HAL_DMA_IRQHandler+0x7a>
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	f003 0304 	and.w	r3, r3, #4
 800562e:	2b00      	cmp	r3, #0
 8005630:	d021      	beq.n	8005676 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0320 	and.w	r3, r3, #32
 800563c:	2b00      	cmp	r3, #0
 800563e:	d107      	bne.n	8005650 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0204 	bic.w	r2, r2, #4
 800564e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005654:	f003 021c 	and.w	r2, r3, #28
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565c:	2104      	movs	r1, #4
 800565e:	fa01 f202 	lsl.w	r2, r1, r2
 8005662:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005668:	2b00      	cmp	r3, #0
 800566a:	d071      	beq.n	8005750 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005674:	e06c      	b.n	8005750 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567a:	f003 031c 	and.w	r3, r3, #28
 800567e:	2202      	movs	r2, #2
 8005680:	409a      	lsls	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	4013      	ands	r3, r2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d02e      	beq.n	80056e8 <HAL_DMA_IRQHandler+0xec>
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d029      	beq.n	80056e8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0320 	and.w	r3, r3, #32
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10b      	bne.n	80056ba <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f022 020a 	bic.w	r2, r2, #10
 80056b0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056be:	f003 021c 	and.w	r2, r3, #28
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c6:	2102      	movs	r1, #2
 80056c8:	fa01 f202 	lsl.w	r2, r1, r2
 80056cc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d038      	beq.n	8005750 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80056e6:	e033      	b.n	8005750 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ec:	f003 031c 	and.w	r3, r3, #28
 80056f0:	2208      	movs	r2, #8
 80056f2:	409a      	lsls	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4013      	ands	r3, r2
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d02a      	beq.n	8005752 <HAL_DMA_IRQHandler+0x156>
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	f003 0308 	and.w	r3, r3, #8
 8005702:	2b00      	cmp	r3, #0
 8005704:	d025      	beq.n	8005752 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f022 020e 	bic.w	r2, r2, #14
 8005714:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800571a:	f003 021c 	and.w	r2, r3, #28
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005722:	2101      	movs	r1, #1
 8005724:	fa01 f202 	lsl.w	r2, r1, r2
 8005728:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005744:	2b00      	cmp	r3, #0
 8005746:	d004      	beq.n	8005752 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005750:	bf00      	nop
 8005752:	bf00      	nop
}
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800575a:	b480      	push	{r7}
 800575c:	b083      	sub	sp, #12
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8005766:	4618      	mov	r0, r3
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005772:	b480      	push	{r7}
 8005774:	b085      	sub	sp, #20
 8005776:	af00      	add	r7, sp, #0
 8005778:	60f8      	str	r0, [r7, #12]
 800577a:	60b9      	str	r1, [r7, #8]
 800577c:	607a      	str	r2, [r7, #4]
 800577e:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005788:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800578e:	2b00      	cmp	r3, #0
 8005790:	d004      	beq.n	800579c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800579a:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a0:	f003 021c 	and.w	r2, r3, #28
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a8:	2101      	movs	r1, #1
 80057aa:	fa01 f202 	lsl.w	r2, r1, r2
 80057ae:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	2b10      	cmp	r3, #16
 80057be:	d108      	bne.n	80057d2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80057d0:	e007      	b.n	80057e2 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	60da      	str	r2, [r3, #12]
}
 80057e2:	bf00      	nop
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
	...

080057f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	461a      	mov	r2, r3
 80057fe:	4b17      	ldr	r3, [pc, #92]	@ (800585c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005800:	429a      	cmp	r2, r3
 8005802:	d80a      	bhi.n	800581a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005808:	089b      	lsrs	r3, r3, #2
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005810:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	6493      	str	r3, [r2, #72]	@ 0x48
 8005818:	e007      	b.n	800582a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581e:	089b      	lsrs	r3, r3, #2
 8005820:	009a      	lsls	r2, r3, #2
 8005822:	4b0f      	ldr	r3, [pc, #60]	@ (8005860 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005824:	4413      	add	r3, r2
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	b2db      	uxtb	r3, r3
 8005830:	3b08      	subs	r3, #8
 8005832:	4a0c      	ldr	r2, [pc, #48]	@ (8005864 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005834:	fba2 2303 	umull	r2, r3, r2, r3
 8005838:	091b      	lsrs	r3, r3, #4
 800583a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a0a      	ldr	r2, [pc, #40]	@ (8005868 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005840:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f003 031f 	and.w	r3, r3, #31
 8005848:	2201      	movs	r2, #1
 800584a:	409a      	lsls	r2, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005850:	bf00      	nop
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr
 800585c:	40020407 	.word	0x40020407
 8005860:	4002081c 	.word	0x4002081c
 8005864:	cccccccd 	.word	0xcccccccd
 8005868:	40020880 	.word	0x40020880

0800586c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	4b0b      	ldr	r3, [pc, #44]	@ (80058ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005880:	4413      	add	r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	461a      	mov	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a08      	ldr	r2, [pc, #32]	@ (80058b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800588e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	3b01      	subs	r3, #1
 8005894:	f003 0303 	and.w	r3, r3, #3
 8005898:	2201      	movs	r2, #1
 800589a:	409a      	lsls	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80058a0:	bf00      	nop
 80058a2:	3714      	adds	r7, #20
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr
 80058ac:	1000823f 	.word	0x1000823f
 80058b0:	40020940 	.word	0x40020940

080058b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b087      	sub	sp, #28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80058be:	2300      	movs	r3, #0
 80058c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80058c2:	e166      	b.n	8005b92 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	2101      	movs	r1, #1
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	fa01 f303 	lsl.w	r3, r1, r3
 80058d0:	4013      	ands	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 8158 	beq.w	8005b8c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	f003 0303 	and.w	r3, r3, #3
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d005      	beq.n	80058f4 <HAL_GPIO_Init+0x40>
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f003 0303 	and.w	r3, r3, #3
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d130      	bne.n	8005956 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	2203      	movs	r2, #3
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	43db      	mvns	r3, r3
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	4013      	ands	r3, r2
 800590a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	fa02 f303 	lsl.w	r3, r2, r3
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	4313      	orrs	r3, r2
 800591c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800592a:	2201      	movs	r2, #1
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43db      	mvns	r3, r3
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	4013      	ands	r3, r2
 8005938:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	091b      	lsrs	r3, r3, #4
 8005940:	f003 0201 	and.w	r2, r3, #1
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	fa02 f303 	lsl.w	r3, r2, r3
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	4313      	orrs	r3, r2
 800594e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f003 0303 	and.w	r3, r3, #3
 800595e:	2b03      	cmp	r3, #3
 8005960:	d017      	beq.n	8005992 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	2203      	movs	r2, #3
 800596e:	fa02 f303 	lsl.w	r3, r2, r3
 8005972:	43db      	mvns	r3, r3
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4013      	ands	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	689a      	ldr	r2, [r3, #8]
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	005b      	lsls	r3, r3, #1
 8005982:	fa02 f303 	lsl.w	r3, r2, r3
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	4313      	orrs	r3, r2
 800598a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	f003 0303 	and.w	r3, r3, #3
 800599a:	2b02      	cmp	r3, #2
 800599c:	d123      	bne.n	80059e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	08da      	lsrs	r2, r3, #3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3208      	adds	r2, #8
 80059a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f003 0307 	and.w	r3, r3, #7
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	220f      	movs	r2, #15
 80059b6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ba:	43db      	mvns	r3, r3
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	4013      	ands	r3, r2
 80059c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	691a      	ldr	r2, [r3, #16]
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f003 0307 	and.w	r3, r3, #7
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	fa02 f303 	lsl.w	r3, r2, r3
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	08da      	lsrs	r2, r3, #3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	3208      	adds	r2, #8
 80059e0:	6939      	ldr	r1, [r7, #16]
 80059e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	005b      	lsls	r3, r3, #1
 80059f0:	2203      	movs	r2, #3
 80059f2:	fa02 f303 	lsl.w	r3, r2, r3
 80059f6:	43db      	mvns	r3, r3
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4013      	ands	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f003 0203 	and.w	r2, r3, #3
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 80b2 	beq.w	8005b8c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a28:	4b61      	ldr	r3, [pc, #388]	@ (8005bb0 <HAL_GPIO_Init+0x2fc>)
 8005a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a2c:	4a60      	ldr	r2, [pc, #384]	@ (8005bb0 <HAL_GPIO_Init+0x2fc>)
 8005a2e:	f043 0301 	orr.w	r3, r3, #1
 8005a32:	6613      	str	r3, [r2, #96]	@ 0x60
 8005a34:	4b5e      	ldr	r3, [pc, #376]	@ (8005bb0 <HAL_GPIO_Init+0x2fc>)
 8005a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a38:	f003 0301 	and.w	r3, r3, #1
 8005a3c:	60bb      	str	r3, [r7, #8]
 8005a3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005a40:	4a5c      	ldr	r2, [pc, #368]	@ (8005bb4 <HAL_GPIO_Init+0x300>)
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	089b      	lsrs	r3, r3, #2
 8005a46:	3302      	adds	r3, #2
 8005a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	f003 0303 	and.w	r3, r3, #3
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	220f      	movs	r2, #15
 8005a58:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5c:	43db      	mvns	r3, r3
 8005a5e:	693a      	ldr	r2, [r7, #16]
 8005a60:	4013      	ands	r3, r2
 8005a62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a6a:	d02b      	beq.n	8005ac4 <HAL_GPIO_Init+0x210>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a52      	ldr	r2, [pc, #328]	@ (8005bb8 <HAL_GPIO_Init+0x304>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d025      	beq.n	8005ac0 <HAL_GPIO_Init+0x20c>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a51      	ldr	r2, [pc, #324]	@ (8005bbc <HAL_GPIO_Init+0x308>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d01f      	beq.n	8005abc <HAL_GPIO_Init+0x208>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a50      	ldr	r2, [pc, #320]	@ (8005bc0 <HAL_GPIO_Init+0x30c>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d019      	beq.n	8005ab8 <HAL_GPIO_Init+0x204>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a4f      	ldr	r2, [pc, #316]	@ (8005bc4 <HAL_GPIO_Init+0x310>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d013      	beq.n	8005ab4 <HAL_GPIO_Init+0x200>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a4e      	ldr	r2, [pc, #312]	@ (8005bc8 <HAL_GPIO_Init+0x314>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d00d      	beq.n	8005ab0 <HAL_GPIO_Init+0x1fc>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a4d      	ldr	r2, [pc, #308]	@ (8005bcc <HAL_GPIO_Init+0x318>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d007      	beq.n	8005aac <HAL_GPIO_Init+0x1f8>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8005bd0 <HAL_GPIO_Init+0x31c>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d101      	bne.n	8005aa8 <HAL_GPIO_Init+0x1f4>
 8005aa4:	2307      	movs	r3, #7
 8005aa6:	e00e      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005aa8:	2308      	movs	r3, #8
 8005aaa:	e00c      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005aac:	2306      	movs	r3, #6
 8005aae:	e00a      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005ab0:	2305      	movs	r3, #5
 8005ab2:	e008      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005ab4:	2304      	movs	r3, #4
 8005ab6:	e006      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e004      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005abc:	2302      	movs	r3, #2
 8005abe:	e002      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e000      	b.n	8005ac6 <HAL_GPIO_Init+0x212>
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	f002 0203 	and.w	r2, r2, #3
 8005acc:	0092      	lsls	r2, r2, #2
 8005ace:	4093      	lsls	r3, r2
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005ad6:	4937      	ldr	r1, [pc, #220]	@ (8005bb4 <HAL_GPIO_Init+0x300>)
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	089b      	lsrs	r3, r3, #2
 8005adc:	3302      	adds	r3, #2
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ae4:	4b3b      	ldr	r3, [pc, #236]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	43db      	mvns	r3, r3
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	4013      	ands	r3, r2
 8005af2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d003      	beq.n	8005b08 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005b08:	4a32      	ldr	r2, [pc, #200]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005b0e:	4b31      	ldr	r3, [pc, #196]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	43db      	mvns	r3, r3
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005b32:	4a28      	ldr	r2, [pc, #160]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005b38:	4b26      	ldr	r3, [pc, #152]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	43db      	mvns	r3, r3
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4013      	ands	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d003      	beq.n	8005b5c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005b62:	4b1c      	ldr	r3, [pc, #112]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	43db      	mvns	r3, r3
 8005b6c:	693a      	ldr	r2, [r7, #16]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d003      	beq.n	8005b86 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005b86:	4a13      	ldr	r2, [pc, #76]	@ (8005bd4 <HAL_GPIO_Init+0x320>)
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	fa22 f303 	lsr.w	r3, r2, r3
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f47f ae91 	bne.w	80058c4 <HAL_GPIO_Init+0x10>
  }
}
 8005ba2:	bf00      	nop
 8005ba4:	bf00      	nop
 8005ba6:	371c      	adds	r7, #28
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	40010000 	.word	0x40010000
 8005bb8:	48000400 	.word	0x48000400
 8005bbc:	48000800 	.word	0x48000800
 8005bc0:	48000c00 	.word	0x48000c00
 8005bc4:	48001000 	.word	0x48001000
 8005bc8:	48001400 	.word	0x48001400
 8005bcc:	48001800 	.word	0x48001800
 8005bd0:	48001c00 	.word	0x48001c00
 8005bd4:	40010400 	.word	0x40010400

08005bd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	460b      	mov	r3, r1
 8005be2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	691a      	ldr	r2, [r3, #16]
 8005be8:	887b      	ldrh	r3, [r7, #2]
 8005bea:	4013      	ands	r3, r2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d002      	beq.n	8005bf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	73fb      	strb	r3, [r7, #15]
 8005bf4:	e001      	b.n	8005bfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3714      	adds	r7, #20
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	460b      	mov	r3, r1
 8005c12:	807b      	strh	r3, [r7, #2]
 8005c14:	4613      	mov	r3, r2
 8005c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c18:	787b      	ldrb	r3, [r7, #1]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d003      	beq.n	8005c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005c1e:	887a      	ldrh	r2, [r7, #2]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005c24:	e002      	b.n	8005c2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005c26:	887a      	ldrh	r2, [r7, #2]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005c42:	4b08      	ldr	r3, [pc, #32]	@ (8005c64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c44:	695a      	ldr	r2, [r3, #20]
 8005c46:	88fb      	ldrh	r3, [r7, #6]
 8005c48:	4013      	ands	r3, r2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d006      	beq.n	8005c5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005c4e:	4a05      	ldr	r2, [pc, #20]	@ (8005c64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c50:	88fb      	ldrh	r3, [r7, #6]
 8005c52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005c54:	88fb      	ldrh	r3, [r7, #6]
 8005c56:	4618      	mov	r0, r3
 8005c58:	f7fc fadc 	bl	8002214 <HAL_GPIO_EXTI_Callback>
  }
}
 8005c5c:	bf00      	nop
 8005c5e:	3708      	adds	r7, #8
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	40010400 	.word	0x40010400

08005c68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c78:	d102      	bne.n	8005c80 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005c7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c7e:	e00b      	b.n	8005c98 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005c80:	4b08      	ldr	r3, [pc, #32]	@ (8005ca4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c8e:	d102      	bne.n	8005c96 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005c90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c94:	e000      	b.n	8005c98 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005c96:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	40007000 	.word	0x40007000

08005ca8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d141      	bne.n	8005d3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005cb6:	4b4b      	ldr	r3, [pc, #300]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc2:	d131      	bne.n	8005d28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cc4:	4b47      	ldr	r3, [pc, #284]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cca:	4a46      	ldr	r2, [pc, #280]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005cd4:	4b43      	ldr	r3, [pc, #268]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005cdc:	4a41      	ldr	r2, [pc, #260]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ce2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005ce4:	4b40      	ldr	r3, [pc, #256]	@ (8005de8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2232      	movs	r2, #50	@ 0x32
 8005cea:	fb02 f303 	mul.w	r3, r2, r3
 8005cee:	4a3f      	ldr	r2, [pc, #252]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf4:	0c9b      	lsrs	r3, r3, #18
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cfa:	e002      	b.n	8005d02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d02:	4b38      	ldr	r3, [pc, #224]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d0e:	d102      	bne.n	8005d16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1f2      	bne.n	8005cfc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005d16:	4b33      	ldr	r3, [pc, #204]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d22:	d158      	bne.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e057      	b.n	8005dd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d28:	4b2e      	ldr	r3, [pc, #184]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d2e:	4a2d      	ldr	r2, [pc, #180]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005d38:	e04d      	b.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d40:	d141      	bne.n	8005dc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d42:	4b28      	ldr	r3, [pc, #160]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d4e:	d131      	bne.n	8005db4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d50:	4b24      	ldr	r3, [pc, #144]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d56:	4a23      	ldr	r2, [pc, #140]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d60:	4b20      	ldr	r3, [pc, #128]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d68:	4a1e      	ldr	r2, [pc, #120]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005d70:	4b1d      	ldr	r3, [pc, #116]	@ (8005de8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2232      	movs	r2, #50	@ 0x32
 8005d76:	fb02 f303 	mul.w	r3, r2, r3
 8005d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d80:	0c9b      	lsrs	r3, r3, #18
 8005d82:	3301      	adds	r3, #1
 8005d84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d86:	e002      	b.n	8005d8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d8e:	4b15      	ldr	r3, [pc, #84]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d9a:	d102      	bne.n	8005da2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1f2      	bne.n	8005d88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005da2:	4b10      	ldr	r3, [pc, #64]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005da4:	695b      	ldr	r3, [r3, #20]
 8005da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dae:	d112      	bne.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e011      	b.n	8005dd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005db4:	4b0b      	ldr	r3, [pc, #44]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dba:	4a0a      	ldr	r2, [pc, #40]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005dc4:	e007      	b.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005dc6:	4b07      	ldr	r3, [pc, #28]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005dce:	4a05      	ldr	r2, [pc, #20]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005dd4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	40007000 	.word	0x40007000
 8005de8:	2004000c 	.word	0x2004000c
 8005dec:	431bde83 	.word	0x431bde83

08005df0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005df4:	4b05      	ldr	r3, [pc, #20]	@ (8005e0c <HAL_PWREx_EnableVddIO2+0x1c>)
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	4a04      	ldr	r2, [pc, #16]	@ (8005e0c <HAL_PWREx_EnableVddIO2+0x1c>)
 8005dfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005dfe:	6053      	str	r3, [r2, #4]
}
 8005e00:	bf00      	nop
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	40007000 	.word	0x40007000

08005e10 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b088      	sub	sp, #32
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d102      	bne.n	8005e24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	f000 bc08 	b.w	8006634 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e24:	4b96      	ldr	r3, [pc, #600]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f003 030c 	and.w	r3, r3, #12
 8005e2c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e2e:	4b94      	ldr	r3, [pc, #592]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 0310 	and.w	r3, r3, #16
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 80e4 	beq.w	800600e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <HAL_RCC_OscConfig+0x4c>
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	2b0c      	cmp	r3, #12
 8005e50:	f040 808b 	bne.w	8005f6a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	f040 8087 	bne.w	8005f6a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005e5c:	4b88      	ldr	r3, [pc, #544]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0302 	and.w	r3, r3, #2
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <HAL_RCC_OscConfig+0x64>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d101      	bne.n	8005e74 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e3df      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a1a      	ldr	r2, [r3, #32]
 8005e78:	4b81      	ldr	r3, [pc, #516]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0308 	and.w	r3, r3, #8
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d004      	beq.n	8005e8e <HAL_RCC_OscConfig+0x7e>
 8005e84:	4b7e      	ldr	r3, [pc, #504]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e8c:	e005      	b.n	8005e9a <HAL_RCC_OscConfig+0x8a>
 8005e8e:	4b7c      	ldr	r3, [pc, #496]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e94:	091b      	lsrs	r3, r3, #4
 8005e96:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d223      	bcs.n	8005ee6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fdcc 	bl	8006a40 <RCC_SetFlashLatencyFromMSIRange>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e3c0      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005eb2:	4b73      	ldr	r3, [pc, #460]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a72      	ldr	r2, [pc, #456]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005eb8:	f043 0308 	orr.w	r3, r3, #8
 8005ebc:	6013      	str	r3, [r2, #0]
 8005ebe:	4b70      	ldr	r3, [pc, #448]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	496d      	ldr	r1, [pc, #436]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ed0:	4b6b      	ldr	r3, [pc, #428]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	021b      	lsls	r3, r3, #8
 8005ede:	4968      	ldr	r1, [pc, #416]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	604b      	str	r3, [r1, #4]
 8005ee4:	e025      	b.n	8005f32 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ee6:	4b66      	ldr	r3, [pc, #408]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a65      	ldr	r2, [pc, #404]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005eec:	f043 0308 	orr.w	r3, r3, #8
 8005ef0:	6013      	str	r3, [r2, #0]
 8005ef2:	4b63      	ldr	r3, [pc, #396]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	4960      	ldr	r1, [pc, #384]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f04:	4b5e      	ldr	r3, [pc, #376]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	69db      	ldr	r3, [r3, #28]
 8005f10:	021b      	lsls	r3, r3, #8
 8005f12:	495b      	ldr	r1, [pc, #364]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d109      	bne.n	8005f32 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 fd8c 	bl	8006a40 <RCC_SetFlashLatencyFromMSIRange>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d001      	beq.n	8005f32 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e380      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f32:	f000 fcc1 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 8005f36:	4602      	mov	r2, r0
 8005f38:	4b51      	ldr	r3, [pc, #324]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	091b      	lsrs	r3, r3, #4
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	4950      	ldr	r1, [pc, #320]	@ (8006084 <HAL_RCC_OscConfig+0x274>)
 8005f44:	5ccb      	ldrb	r3, [r1, r3]
 8005f46:	f003 031f 	and.w	r3, r3, #31
 8005f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f4e:	4a4e      	ldr	r2, [pc, #312]	@ (8006088 <HAL_RCC_OscConfig+0x278>)
 8005f50:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005f52:	4b4e      	ldr	r3, [pc, #312]	@ (800608c <HAL_RCC_OscConfig+0x27c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7fd f900 	bl	800315c <HAL_InitTick>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005f60:	7bfb      	ldrb	r3, [r7, #15]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d052      	beq.n	800600c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
 8005f68:	e364      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d032      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005f72:	4b43      	ldr	r3, [pc, #268]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a42      	ldr	r2, [pc, #264]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005f78:	f043 0301 	orr.w	r3, r3, #1
 8005f7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f7e:	f7fd f93d 	bl	80031fc <HAL_GetTick>
 8005f82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f84:	e008      	b.n	8005f98 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f86:	f7fd f939 	bl	80031fc <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d901      	bls.n	8005f98 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e34d      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f98:	4b39      	ldr	r3, [pc, #228]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d0f0      	beq.n	8005f86 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fa4:	4b36      	ldr	r3, [pc, #216]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a35      	ldr	r2, [pc, #212]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005faa:	f043 0308 	orr.w	r3, r3, #8
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	4b33      	ldr	r3, [pc, #204]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	4930      	ldr	r1, [pc, #192]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	021b      	lsls	r3, r3, #8
 8005fd0:	492b      	ldr	r1, [pc, #172]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	604b      	str	r3, [r1, #4]
 8005fd6:	e01a      	b.n	800600e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005fd8:	4b29      	ldr	r3, [pc, #164]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a28      	ldr	r2, [pc, #160]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8005fde:	f023 0301 	bic.w	r3, r3, #1
 8005fe2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005fe4:	f7fd f90a 	bl	80031fc <HAL_GetTick>
 8005fe8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005fea:	e008      	b.n	8005ffe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005fec:	f7fd f906 	bl	80031fc <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e31a      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ffe:	4b20      	ldr	r3, [pc, #128]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1f0      	bne.n	8005fec <HAL_RCC_OscConfig+0x1dc>
 800600a:	e000      	b.n	800600e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800600c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0301 	and.w	r3, r3, #1
 8006016:	2b00      	cmp	r3, #0
 8006018:	d073      	beq.n	8006102 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	2b08      	cmp	r3, #8
 800601e:	d005      	beq.n	800602c <HAL_RCC_OscConfig+0x21c>
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	2b0c      	cmp	r3, #12
 8006024:	d10e      	bne.n	8006044 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2b03      	cmp	r3, #3
 800602a:	d10b      	bne.n	8006044 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800602c:	4b14      	ldr	r3, [pc, #80]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d063      	beq.n	8006100 <HAL_RCC_OscConfig+0x2f0>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d15f      	bne.n	8006100 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e2f7      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800604c:	d106      	bne.n	800605c <HAL_RCC_OscConfig+0x24c>
 800604e:	4b0c      	ldr	r3, [pc, #48]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a0b      	ldr	r2, [pc, #44]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8006054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006058:	6013      	str	r3, [r2, #0]
 800605a:	e025      	b.n	80060a8 <HAL_RCC_OscConfig+0x298>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006064:	d114      	bne.n	8006090 <HAL_RCC_OscConfig+0x280>
 8006066:	4b06      	ldr	r3, [pc, #24]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a05      	ldr	r2, [pc, #20]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 800606c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006070:	6013      	str	r3, [r2, #0]
 8006072:	4b03      	ldr	r3, [pc, #12]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a02      	ldr	r2, [pc, #8]	@ (8006080 <HAL_RCC_OscConfig+0x270>)
 8006078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800607c:	6013      	str	r3, [r2, #0]
 800607e:	e013      	b.n	80060a8 <HAL_RCC_OscConfig+0x298>
 8006080:	40021000 	.word	0x40021000
 8006084:	0800b0a4 	.word	0x0800b0a4
 8006088:	2004000c 	.word	0x2004000c
 800608c:	20040014 	.word	0x20040014
 8006090:	4ba0      	ldr	r3, [pc, #640]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a9f      	ldr	r2, [pc, #636]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006096:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800609a:	6013      	str	r3, [r2, #0]
 800609c:	4b9d      	ldr	r3, [pc, #628]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a9c      	ldr	r2, [pc, #624]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80060a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d013      	beq.n	80060d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b0:	f7fd f8a4 	bl	80031fc <HAL_GetTick>
 80060b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060b6:	e008      	b.n	80060ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060b8:	f7fd f8a0 	bl	80031fc <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	2b64      	cmp	r3, #100	@ 0x64
 80060c4:	d901      	bls.n	80060ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e2b4      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060ca:	4b92      	ldr	r3, [pc, #584]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d0f0      	beq.n	80060b8 <HAL_RCC_OscConfig+0x2a8>
 80060d6:	e014      	b.n	8006102 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d8:	f7fd f890 	bl	80031fc <HAL_GetTick>
 80060dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060de:	e008      	b.n	80060f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060e0:	f7fd f88c 	bl	80031fc <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b64      	cmp	r3, #100	@ 0x64
 80060ec:	d901      	bls.n	80060f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e2a0      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060f2:	4b88      	ldr	r3, [pc, #544]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1f0      	bne.n	80060e0 <HAL_RCC_OscConfig+0x2d0>
 80060fe:	e000      	b.n	8006102 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006100:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d060      	beq.n	80061d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	2b04      	cmp	r3, #4
 8006112:	d005      	beq.n	8006120 <HAL_RCC_OscConfig+0x310>
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	2b0c      	cmp	r3, #12
 8006118:	d119      	bne.n	800614e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	2b02      	cmp	r3, #2
 800611e:	d116      	bne.n	800614e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006120:	4b7c      	ldr	r3, [pc, #496]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006128:	2b00      	cmp	r3, #0
 800612a:	d005      	beq.n	8006138 <HAL_RCC_OscConfig+0x328>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e27d      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006138:	4b76      	ldr	r3, [pc, #472]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	061b      	lsls	r3, r3, #24
 8006146:	4973      	ldr	r1, [pc, #460]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006148:	4313      	orrs	r3, r2
 800614a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800614c:	e040      	b.n	80061d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d023      	beq.n	800619e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006156:	4b6f      	ldr	r3, [pc, #444]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a6e      	ldr	r2, [pc, #440]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800615c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006160:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006162:	f7fd f84b 	bl	80031fc <HAL_GetTick>
 8006166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006168:	e008      	b.n	800617c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800616a:	f7fd f847 	bl	80031fc <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	2b02      	cmp	r3, #2
 8006176:	d901      	bls.n	800617c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e25b      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800617c:	4b65      	ldr	r3, [pc, #404]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0f0      	beq.n	800616a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006188:	4b62      	ldr	r3, [pc, #392]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	061b      	lsls	r3, r3, #24
 8006196:	495f      	ldr	r1, [pc, #380]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006198:	4313      	orrs	r3, r2
 800619a:	604b      	str	r3, [r1, #4]
 800619c:	e018      	b.n	80061d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800619e:	4b5d      	ldr	r3, [pc, #372]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a5c      	ldr	r2, [pc, #368]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80061a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061aa:	f7fd f827 	bl	80031fc <HAL_GetTick>
 80061ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061b0:	e008      	b.n	80061c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061b2:	f7fd f823 	bl	80031fc <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d901      	bls.n	80061c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e237      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061c4:	4b53      	ldr	r3, [pc, #332]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1f0      	bne.n	80061b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0308 	and.w	r3, r3, #8
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d03c      	beq.n	8006256 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d01c      	beq.n	800621e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80061e4:	4b4b      	ldr	r3, [pc, #300]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80061e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061ea:	4a4a      	ldr	r2, [pc, #296]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80061ec:	f043 0301 	orr.w	r3, r3, #1
 80061f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061f4:	f7fd f802 	bl	80031fc <HAL_GetTick>
 80061f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80061fa:	e008      	b.n	800620e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061fc:	f7fc fffe 	bl	80031fc <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e212      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800620e:	4b41      	ldr	r3, [pc, #260]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006210:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006214:	f003 0302 	and.w	r3, r3, #2
 8006218:	2b00      	cmp	r3, #0
 800621a:	d0ef      	beq.n	80061fc <HAL_RCC_OscConfig+0x3ec>
 800621c:	e01b      	b.n	8006256 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800621e:	4b3d      	ldr	r3, [pc, #244]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006220:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006224:	4a3b      	ldr	r2, [pc, #236]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006226:	f023 0301 	bic.w	r3, r3, #1
 800622a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800622e:	f7fc ffe5 	bl	80031fc <HAL_GetTick>
 8006232:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006234:	e008      	b.n	8006248 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006236:	f7fc ffe1 	bl	80031fc <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	2b02      	cmp	r3, #2
 8006242:	d901      	bls.n	8006248 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e1f5      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006248:	4b32      	ldr	r3, [pc, #200]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800624a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1ef      	bne.n	8006236 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0304 	and.w	r3, r3, #4
 800625e:	2b00      	cmp	r3, #0
 8006260:	f000 80a6 	beq.w	80063b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006264:	2300      	movs	r3, #0
 8006266:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006268:	4b2a      	ldr	r3, [pc, #168]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800626a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d10d      	bne.n	8006290 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006274:	4b27      	ldr	r3, [pc, #156]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006278:	4a26      	ldr	r2, [pc, #152]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 800627a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800627e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006280:	4b24      	ldr	r3, [pc, #144]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006284:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006288:	60bb      	str	r3, [r7, #8]
 800628a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800628c:	2301      	movs	r3, #1
 800628e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006290:	4b21      	ldr	r3, [pc, #132]	@ (8006318 <HAL_RCC_OscConfig+0x508>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006298:	2b00      	cmp	r3, #0
 800629a:	d118      	bne.n	80062ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800629c:	4b1e      	ldr	r3, [pc, #120]	@ (8006318 <HAL_RCC_OscConfig+0x508>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006318 <HAL_RCC_OscConfig+0x508>)
 80062a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062a8:	f7fc ffa8 	bl	80031fc <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062ae:	e008      	b.n	80062c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062b0:	f7fc ffa4 	bl	80031fc <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d901      	bls.n	80062c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e1b8      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062c2:	4b15      	ldr	r3, [pc, #84]	@ (8006318 <HAL_RCC_OscConfig+0x508>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d0f0      	beq.n	80062b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d108      	bne.n	80062e8 <HAL_RCC_OscConfig+0x4d8>
 80062d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80062d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062dc:	4a0d      	ldr	r2, [pc, #52]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80062de:	f043 0301 	orr.w	r3, r3, #1
 80062e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80062e6:	e029      	b.n	800633c <HAL_RCC_OscConfig+0x52c>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	2b05      	cmp	r3, #5
 80062ee:	d115      	bne.n	800631c <HAL_RCC_OscConfig+0x50c>
 80062f0:	4b08      	ldr	r3, [pc, #32]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80062f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062f6:	4a07      	ldr	r2, [pc, #28]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 80062f8:	f043 0304 	orr.w	r3, r3, #4
 80062fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006300:	4b04      	ldr	r3, [pc, #16]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006306:	4a03      	ldr	r2, [pc, #12]	@ (8006314 <HAL_RCC_OscConfig+0x504>)
 8006308:	f043 0301 	orr.w	r3, r3, #1
 800630c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006310:	e014      	b.n	800633c <HAL_RCC_OscConfig+0x52c>
 8006312:	bf00      	nop
 8006314:	40021000 	.word	0x40021000
 8006318:	40007000 	.word	0x40007000
 800631c:	4b9d      	ldr	r3, [pc, #628]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 800631e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006322:	4a9c      	ldr	r2, [pc, #624]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006324:	f023 0301 	bic.w	r3, r3, #1
 8006328:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800632c:	4b99      	ldr	r3, [pc, #612]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 800632e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006332:	4a98      	ldr	r2, [pc, #608]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006334:	f023 0304 	bic.w	r3, r3, #4
 8006338:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d016      	beq.n	8006372 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006344:	f7fc ff5a 	bl	80031fc <HAL_GetTick>
 8006348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800634a:	e00a      	b.n	8006362 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800634c:	f7fc ff56 	bl	80031fc <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800635a:	4293      	cmp	r3, r2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e168      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006362:	4b8c      	ldr	r3, [pc, #560]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b00      	cmp	r3, #0
 800636e:	d0ed      	beq.n	800634c <HAL_RCC_OscConfig+0x53c>
 8006370:	e015      	b.n	800639e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006372:	f7fc ff43 	bl	80031fc <HAL_GetTick>
 8006376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006378:	e00a      	b.n	8006390 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800637a:	f7fc ff3f 	bl	80031fc <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006388:	4293      	cmp	r3, r2
 800638a:	d901      	bls.n	8006390 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e151      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006390:	4b80      	ldr	r3, [pc, #512]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006396:	f003 0302 	and.w	r3, r3, #2
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1ed      	bne.n	800637a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800639e:	7ffb      	ldrb	r3, [r7, #31]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d105      	bne.n	80063b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063a4:	4b7b      	ldr	r3, [pc, #492]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80063a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063a8:	4a7a      	ldr	r2, [pc, #488]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80063aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063ae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0320 	and.w	r3, r3, #32
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d03c      	beq.n	8006436 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d01c      	beq.n	80063fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80063c4:	4b73      	ldr	r3, [pc, #460]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80063c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063ca:	4a72      	ldr	r2, [pc, #456]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80063cc:	f043 0301 	orr.w	r3, r3, #1
 80063d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063d4:	f7fc ff12 	bl	80031fc <HAL_GetTick>
 80063d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80063dc:	f7fc ff0e 	bl	80031fc <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e122      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80063ee:	4b69      	ldr	r3, [pc, #420]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80063f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d0ef      	beq.n	80063dc <HAL_RCC_OscConfig+0x5cc>
 80063fc:	e01b      	b.n	8006436 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80063fe:	4b65      	ldr	r3, [pc, #404]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006400:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006404:	4a63      	ldr	r2, [pc, #396]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006406:	f023 0301 	bic.w	r3, r3, #1
 800640a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800640e:	f7fc fef5 	bl	80031fc <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006414:	e008      	b.n	8006428 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006416:	f7fc fef1 	bl	80031fc <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d901      	bls.n	8006428 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e105      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006428:	4b5a      	ldr	r3, [pc, #360]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 800642a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1ef      	bne.n	8006416 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643a:	2b00      	cmp	r3, #0
 800643c:	f000 80f9 	beq.w	8006632 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006444:	2b02      	cmp	r3, #2
 8006446:	f040 80cf 	bne.w	80065e8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800644a:	4b52      	ldr	r3, [pc, #328]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f003 0203 	and.w	r2, r3, #3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645a:	429a      	cmp	r2, r3
 800645c:	d12c      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006468:	3b01      	subs	r3, #1
 800646a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800646c:	429a      	cmp	r2, r3
 800646e:	d123      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800647a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800647c:	429a      	cmp	r2, r3
 800647e:	d11b      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800648c:	429a      	cmp	r2, r3
 800648e:	d113      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800649a:	085b      	lsrs	r3, r3, #1
 800649c:	3b01      	subs	r3, #1
 800649e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d109      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ae:	085b      	lsrs	r3, r3, #1
 80064b0:	3b01      	subs	r3, #1
 80064b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d071      	beq.n	800659c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	2b0c      	cmp	r3, #12
 80064bc:	d068      	beq.n	8006590 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80064be:	4b35      	ldr	r3, [pc, #212]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d105      	bne.n	80064d6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80064ca:	4b32      	ldr	r3, [pc, #200]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e0ac      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80064da:	4b2e      	ldr	r3, [pc, #184]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a2d      	ldr	r2, [pc, #180]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 80064e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80064e6:	f7fc fe89 	bl	80031fc <HAL_GetTick>
 80064ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064ec:	e008      	b.n	8006500 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064ee:	f7fc fe85 	bl	80031fc <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d901      	bls.n	8006500 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	e099      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006500:	4b24      	ldr	r3, [pc, #144]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1f0      	bne.n	80064ee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800650c:	4b21      	ldr	r3, [pc, #132]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 800650e:	68da      	ldr	r2, [r3, #12]
 8006510:	4b21      	ldr	r3, [pc, #132]	@ (8006598 <HAL_RCC_OscConfig+0x788>)
 8006512:	4013      	ands	r3, r2
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800651c:	3a01      	subs	r2, #1
 800651e:	0112      	lsls	r2, r2, #4
 8006520:	4311      	orrs	r1, r2
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006526:	0212      	lsls	r2, r2, #8
 8006528:	4311      	orrs	r1, r2
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800652e:	0852      	lsrs	r2, r2, #1
 8006530:	3a01      	subs	r2, #1
 8006532:	0552      	lsls	r2, r2, #21
 8006534:	4311      	orrs	r1, r2
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800653a:	0852      	lsrs	r2, r2, #1
 800653c:	3a01      	subs	r2, #1
 800653e:	0652      	lsls	r2, r2, #25
 8006540:	4311      	orrs	r1, r2
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006546:	06d2      	lsls	r2, r2, #27
 8006548:	430a      	orrs	r2, r1
 800654a:	4912      	ldr	r1, [pc, #72]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 800654c:	4313      	orrs	r3, r2
 800654e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006550:	4b10      	ldr	r3, [pc, #64]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a0f      	ldr	r2, [pc, #60]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006556:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800655a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800655c:	4b0d      	ldr	r3, [pc, #52]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	4a0c      	ldr	r2, [pc, #48]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006562:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006566:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006568:	f7fc fe48 	bl	80031fc <HAL_GetTick>
 800656c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800656e:	e008      	b.n	8006582 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006570:	f7fc fe44 	bl	80031fc <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b02      	cmp	r3, #2
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e058      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006582:	4b04      	ldr	r3, [pc, #16]	@ (8006594 <HAL_RCC_OscConfig+0x784>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d0f0      	beq.n	8006570 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800658e:	e050      	b.n	8006632 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e04f      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
 8006594:	40021000 	.word	0x40021000
 8006598:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800659c:	4b27      	ldr	r3, [pc, #156]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d144      	bne.n	8006632 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80065a8:	4b24      	ldr	r3, [pc, #144]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a23      	ldr	r2, [pc, #140]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 80065ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80065b4:	4b21      	ldr	r3, [pc, #132]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	4a20      	ldr	r2, [pc, #128]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 80065ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80065c0:	f7fc fe1c 	bl	80031fc <HAL_GetTick>
 80065c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065c6:	e008      	b.n	80065da <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065c8:	f7fc fe18 	bl	80031fc <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e02c      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065da:	4b18      	ldr	r3, [pc, #96]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0f0      	beq.n	80065c8 <HAL_RCC_OscConfig+0x7b8>
 80065e6:	e024      	b.n	8006632 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	2b0c      	cmp	r3, #12
 80065ec:	d01f      	beq.n	800662e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065ee:	4b13      	ldr	r3, [pc, #76]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a12      	ldr	r2, [pc, #72]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 80065f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065fa:	f7fc fdff 	bl	80031fc <HAL_GetTick>
 80065fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006600:	e008      	b.n	8006614 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006602:	f7fc fdfb 	bl	80031fc <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	2b02      	cmp	r3, #2
 800660e:	d901      	bls.n	8006614 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e00f      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006614:	4b09      	ldr	r3, [pc, #36]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1f0      	bne.n	8006602 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006620:	4b06      	ldr	r3, [pc, #24]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 8006622:	68da      	ldr	r2, [r3, #12]
 8006624:	4905      	ldr	r1, [pc, #20]	@ (800663c <HAL_RCC_OscConfig+0x82c>)
 8006626:	4b06      	ldr	r3, [pc, #24]	@ (8006640 <HAL_RCC_OscConfig+0x830>)
 8006628:	4013      	ands	r3, r2
 800662a:	60cb      	str	r3, [r1, #12]
 800662c:	e001      	b.n	8006632 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e000      	b.n	8006634 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3720      	adds	r7, #32
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	40021000 	.word	0x40021000
 8006640:	feeefffc 	.word	0xfeeefffc

08006644 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d101      	bne.n	800665c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	e11d      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800665c:	4b90      	ldr	r3, [pc, #576]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 030f 	and.w	r3, r3, #15
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	429a      	cmp	r2, r3
 8006668:	d910      	bls.n	800668c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800666a:	4b8d      	ldr	r3, [pc, #564]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f023 020f 	bic.w	r2, r3, #15
 8006672:	498b      	ldr	r1, [pc, #556]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	4313      	orrs	r3, r2
 8006678:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800667a:	4b89      	ldr	r3, [pc, #548]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 030f 	and.w	r3, r3, #15
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	429a      	cmp	r2, r3
 8006686:	d001      	beq.n	800668c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e105      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d010      	beq.n	80066ba <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	689a      	ldr	r2, [r3, #8]
 800669c:	4b81      	ldr	r3, [pc, #516]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d908      	bls.n	80066ba <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066a8:	4b7e      	ldr	r3, [pc, #504]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	497b      	ldr	r1, [pc, #492]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d079      	beq.n	80067ba <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	2b03      	cmp	r3, #3
 80066cc:	d11e      	bne.n	800670c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066ce:	4b75      	ldr	r3, [pc, #468]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d101      	bne.n	80066de <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	e0dc      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80066de:	f000 fa09 	bl	8006af4 <RCC_GetSysClockFreqFromPLLSource>
 80066e2:	4603      	mov	r3, r0
 80066e4:	4a70      	ldr	r2, [pc, #448]	@ (80068a8 <HAL_RCC_ClockConfig+0x264>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d946      	bls.n	8006778 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80066ea:	4b6e      	ldr	r3, [pc, #440]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d140      	bne.n	8006778 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80066f6:	4b6b      	ldr	r3, [pc, #428]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066fe:	4a69      	ldr	r2, [pc, #420]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006704:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006706:	2380      	movs	r3, #128	@ 0x80
 8006708:	617b      	str	r3, [r7, #20]
 800670a:	e035      	b.n	8006778 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	2b02      	cmp	r3, #2
 8006712:	d107      	bne.n	8006724 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006714:	4b63      	ldr	r3, [pc, #396]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d115      	bne.n	800674c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e0b9      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d107      	bne.n	800673c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800672c:	4b5d      	ldr	r3, [pc, #372]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0302 	and.w	r3, r3, #2
 8006734:	2b00      	cmp	r3, #0
 8006736:	d109      	bne.n	800674c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e0ad      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800673c:	4b59      	ldr	r3, [pc, #356]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006744:	2b00      	cmp	r3, #0
 8006746:	d101      	bne.n	800674c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e0a5      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800674c:	f000 f8b4 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 8006750:	4603      	mov	r3, r0
 8006752:	4a55      	ldr	r2, [pc, #340]	@ (80068a8 <HAL_RCC_ClockConfig+0x264>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d90f      	bls.n	8006778 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006758:	4b52      	ldr	r3, [pc, #328]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d109      	bne.n	8006778 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006764:	4b4f      	ldr	r3, [pc, #316]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800676c:	4a4d      	ldr	r2, [pc, #308]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 800676e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006772:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006774:	2380      	movs	r3, #128	@ 0x80
 8006776:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006778:	4b4a      	ldr	r3, [pc, #296]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f023 0203 	bic.w	r2, r3, #3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	4947      	ldr	r1, [pc, #284]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006786:	4313      	orrs	r3, r2
 8006788:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800678a:	f7fc fd37 	bl	80031fc <HAL_GetTick>
 800678e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006790:	e00a      	b.n	80067a8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006792:	f7fc fd33 	bl	80031fc <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d901      	bls.n	80067a8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e077      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067a8:	4b3e      	ldr	r3, [pc, #248]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f003 020c 	and.w	r2, r3, #12
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d1eb      	bne.n	8006792 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	2b80      	cmp	r3, #128	@ 0x80
 80067be:	d105      	bne.n	80067cc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80067c0:	4b38      	ldr	r3, [pc, #224]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	4a37      	ldr	r2, [pc, #220]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80067c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067ca:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d010      	beq.n	80067fa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689a      	ldr	r2, [r3, #8]
 80067dc:	4b31      	ldr	r3, [pc, #196]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d208      	bcs.n	80067fa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067e8:	4b2e      	ldr	r3, [pc, #184]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	492b      	ldr	r1, [pc, #172]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067fa:	4b29      	ldr	r3, [pc, #164]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 030f 	and.w	r3, r3, #15
 8006802:	683a      	ldr	r2, [r7, #0]
 8006804:	429a      	cmp	r2, r3
 8006806:	d210      	bcs.n	800682a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006808:	4b25      	ldr	r3, [pc, #148]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f023 020f 	bic.w	r2, r3, #15
 8006810:	4923      	ldr	r1, [pc, #140]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	4313      	orrs	r3, r2
 8006816:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006818:	4b21      	ldr	r3, [pc, #132]	@ (80068a0 <HAL_RCC_ClockConfig+0x25c>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 030f 	and.w	r3, r3, #15
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	429a      	cmp	r2, r3
 8006824:	d001      	beq.n	800682a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e036      	b.n	8006898 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0304 	and.w	r3, r3, #4
 8006832:	2b00      	cmp	r3, #0
 8006834:	d008      	beq.n	8006848 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006836:	4b1b      	ldr	r3, [pc, #108]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	4918      	ldr	r1, [pc, #96]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006844:	4313      	orrs	r3, r2
 8006846:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0308 	and.w	r3, r3, #8
 8006850:	2b00      	cmp	r3, #0
 8006852:	d009      	beq.n	8006868 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006854:	4b13      	ldr	r3, [pc, #76]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	4910      	ldr	r1, [pc, #64]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006864:	4313      	orrs	r3, r2
 8006866:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006868:	f000 f826 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 800686c:	4602      	mov	r2, r0
 800686e:	4b0d      	ldr	r3, [pc, #52]	@ (80068a4 <HAL_RCC_ClockConfig+0x260>)
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	091b      	lsrs	r3, r3, #4
 8006874:	f003 030f 	and.w	r3, r3, #15
 8006878:	490c      	ldr	r1, [pc, #48]	@ (80068ac <HAL_RCC_ClockConfig+0x268>)
 800687a:	5ccb      	ldrb	r3, [r1, r3]
 800687c:	f003 031f 	and.w	r3, r3, #31
 8006880:	fa22 f303 	lsr.w	r3, r2, r3
 8006884:	4a0a      	ldr	r2, [pc, #40]	@ (80068b0 <HAL_RCC_ClockConfig+0x26c>)
 8006886:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006888:	4b0a      	ldr	r3, [pc, #40]	@ (80068b4 <HAL_RCC_ClockConfig+0x270>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f7fc fc65 	bl	800315c <HAL_InitTick>
 8006892:	4603      	mov	r3, r0
 8006894:	73fb      	strb	r3, [r7, #15]

  return status;
 8006896:	7bfb      	ldrb	r3, [r7, #15]
}
 8006898:	4618      	mov	r0, r3
 800689a:	3718      	adds	r7, #24
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	40022000 	.word	0x40022000
 80068a4:	40021000 	.word	0x40021000
 80068a8:	04c4b400 	.word	0x04c4b400
 80068ac:	0800b0a4 	.word	0x0800b0a4
 80068b0:	2004000c 	.word	0x2004000c
 80068b4:	20040014 	.word	0x20040014

080068b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b089      	sub	sp, #36	@ 0x24
 80068bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	61fb      	str	r3, [r7, #28]
 80068c2:	2300      	movs	r3, #0
 80068c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068c6:	4b3e      	ldr	r3, [pc, #248]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f003 030c 	and.w	r3, r3, #12
 80068ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068d0:	4b3b      	ldr	r3, [pc, #236]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f003 0303 	and.w	r3, r3, #3
 80068d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d005      	beq.n	80068ec <HAL_RCC_GetSysClockFreq+0x34>
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	2b0c      	cmp	r3, #12
 80068e4:	d121      	bne.n	800692a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d11e      	bne.n	800692a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80068ec:	4b34      	ldr	r3, [pc, #208]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0308 	and.w	r3, r3, #8
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d107      	bne.n	8006908 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80068f8:	4b31      	ldr	r3, [pc, #196]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80068fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068fe:	0a1b      	lsrs	r3, r3, #8
 8006900:	f003 030f 	and.w	r3, r3, #15
 8006904:	61fb      	str	r3, [r7, #28]
 8006906:	e005      	b.n	8006914 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006908:	4b2d      	ldr	r3, [pc, #180]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	091b      	lsrs	r3, r3, #4
 800690e:	f003 030f 	and.w	r3, r3, #15
 8006912:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006914:	4a2b      	ldr	r2, [pc, #172]	@ (80069c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800691c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d10d      	bne.n	8006940 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006928:	e00a      	b.n	8006940 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	2b04      	cmp	r3, #4
 800692e:	d102      	bne.n	8006936 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006930:	4b25      	ldr	r3, [pc, #148]	@ (80069c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006932:	61bb      	str	r3, [r7, #24]
 8006934:	e004      	b.n	8006940 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b08      	cmp	r3, #8
 800693a:	d101      	bne.n	8006940 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800693c:	4b23      	ldr	r3, [pc, #140]	@ (80069cc <HAL_RCC_GetSysClockFreq+0x114>)
 800693e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	2b0c      	cmp	r3, #12
 8006944:	d134      	bne.n	80069b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006946:	4b1e      	ldr	r3, [pc, #120]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	f003 0303 	and.w	r3, r3, #3
 800694e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	2b02      	cmp	r3, #2
 8006954:	d003      	beq.n	800695e <HAL_RCC_GetSysClockFreq+0xa6>
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	2b03      	cmp	r3, #3
 800695a:	d003      	beq.n	8006964 <HAL_RCC_GetSysClockFreq+0xac>
 800695c:	e005      	b.n	800696a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800695e:	4b1a      	ldr	r3, [pc, #104]	@ (80069c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006960:	617b      	str	r3, [r7, #20]
      break;
 8006962:	e005      	b.n	8006970 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006964:	4b19      	ldr	r3, [pc, #100]	@ (80069cc <HAL_RCC_GetSysClockFreq+0x114>)
 8006966:	617b      	str	r3, [r7, #20]
      break;
 8006968:	e002      	b.n	8006970 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	617b      	str	r3, [r7, #20]
      break;
 800696e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006970:	4b13      	ldr	r3, [pc, #76]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	091b      	lsrs	r3, r3, #4
 8006976:	f003 030f 	and.w	r3, r3, #15
 800697a:	3301      	adds	r3, #1
 800697c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800697e:	4b10      	ldr	r3, [pc, #64]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	0a1b      	lsrs	r3, r3, #8
 8006984:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	fb03 f202 	mul.w	r2, r3, r2
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	fbb2 f3f3 	udiv	r3, r2, r3
 8006994:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006996:	4b0a      	ldr	r3, [pc, #40]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	0e5b      	lsrs	r3, r3, #25
 800699c:	f003 0303 	and.w	r3, r3, #3
 80069a0:	3301      	adds	r3, #1
 80069a2:	005b      	lsls	r3, r3, #1
 80069a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80069b0:	69bb      	ldr	r3, [r7, #24]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3724      	adds	r7, #36	@ 0x24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	40021000 	.word	0x40021000
 80069c4:	0800b0bc 	.word	0x0800b0bc
 80069c8:	00f42400 	.word	0x00f42400
 80069cc:	007a1200 	.word	0x007a1200

080069d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069d0:	b480      	push	{r7}
 80069d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069d4:	4b03      	ldr	r3, [pc, #12]	@ (80069e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80069d6:	681b      	ldr	r3, [r3, #0]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	2004000c 	.word	0x2004000c

080069e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80069ec:	f7ff fff0 	bl	80069d0 <HAL_RCC_GetHCLKFreq>
 80069f0:	4602      	mov	r2, r0
 80069f2:	4b06      	ldr	r3, [pc, #24]	@ (8006a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	0a1b      	lsrs	r3, r3, #8
 80069f8:	f003 0307 	and.w	r3, r3, #7
 80069fc:	4904      	ldr	r1, [pc, #16]	@ (8006a10 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069fe:	5ccb      	ldrb	r3, [r1, r3]
 8006a00:	f003 031f 	and.w	r3, r3, #31
 8006a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	40021000 	.word	0x40021000
 8006a10:	0800b0b4 	.word	0x0800b0b4

08006a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006a18:	f7ff ffda 	bl	80069d0 <HAL_RCC_GetHCLKFreq>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	4b06      	ldr	r3, [pc, #24]	@ (8006a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	0adb      	lsrs	r3, r3, #11
 8006a24:	f003 0307 	and.w	r3, r3, #7
 8006a28:	4904      	ldr	r1, [pc, #16]	@ (8006a3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a2a:	5ccb      	ldrb	r3, [r1, r3]
 8006a2c:	f003 031f 	and.w	r3, r3, #31
 8006a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	40021000 	.word	0x40021000
 8006a3c:	0800b0b4 	.word	0x0800b0b4

08006a40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b086      	sub	sp, #24
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006a48:	2300      	movs	r3, #0
 8006a4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006a4c:	4b27      	ldr	r3, [pc, #156]	@ (8006aec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d003      	beq.n	8006a60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006a58:	f7ff f906 	bl	8005c68 <HAL_PWREx_GetVoltageRange>
 8006a5c:	6178      	str	r0, [r7, #20]
 8006a5e:	e014      	b.n	8006a8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006a60:	4b22      	ldr	r3, [pc, #136]	@ (8006aec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a64:	4a21      	ldr	r2, [pc, #132]	@ (8006aec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8006aec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a74:	60fb      	str	r3, [r7, #12]
 8006a76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006a78:	f7ff f8f6 	bl	8005c68 <HAL_PWREx_GetVoltageRange>
 8006a7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8006aec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a82:	4a1a      	ldr	r2, [pc, #104]	@ (8006aec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a88:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a90:	d10b      	bne.n	8006aaa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2b80      	cmp	r3, #128	@ 0x80
 8006a96:	d913      	bls.n	8006ac0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2ba0      	cmp	r3, #160	@ 0xa0
 8006a9c:	d902      	bls.n	8006aa4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006a9e:	2302      	movs	r3, #2
 8006aa0:	613b      	str	r3, [r7, #16]
 8006aa2:	e00d      	b.n	8006ac0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	613b      	str	r3, [r7, #16]
 8006aa8:	e00a      	b.n	8006ac0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b7f      	cmp	r3, #127	@ 0x7f
 8006aae:	d902      	bls.n	8006ab6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	613b      	str	r3, [r7, #16]
 8006ab4:	e004      	b.n	8006ac0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2b70      	cmp	r3, #112	@ 0x70
 8006aba:	d101      	bne.n	8006ac0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006abc:	2301      	movs	r3, #1
 8006abe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8006af0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f023 020f 	bic.w	r2, r3, #15
 8006ac8:	4909      	ldr	r1, [pc, #36]	@ (8006af0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006ad0:	4b07      	ldr	r3, [pc, #28]	@ (8006af0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 030f 	and.w	r3, r3, #15
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d001      	beq.n	8006ae2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e000      	b.n	8006ae4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3718      	adds	r7, #24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	40021000 	.word	0x40021000
 8006af0:	40022000 	.word	0x40022000

08006af4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b087      	sub	sp, #28
 8006af8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006afa:	4b2d      	ldr	r3, [pc, #180]	@ (8006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	f003 0303 	and.w	r3, r3, #3
 8006b02:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2b03      	cmp	r3, #3
 8006b08:	d00b      	beq.n	8006b22 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2b03      	cmp	r3, #3
 8006b0e:	d825      	bhi.n	8006b5c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d008      	beq.n	8006b28 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d11f      	bne.n	8006b5c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006b1c:	4b25      	ldr	r3, [pc, #148]	@ (8006bb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006b1e:	613b      	str	r3, [r7, #16]
    break;
 8006b20:	e01f      	b.n	8006b62 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006b22:	4b25      	ldr	r3, [pc, #148]	@ (8006bb8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006b24:	613b      	str	r3, [r7, #16]
    break;
 8006b26:	e01c      	b.n	8006b62 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006b28:	4b21      	ldr	r3, [pc, #132]	@ (8006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0308 	and.w	r3, r3, #8
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d107      	bne.n	8006b44 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006b34:	4b1e      	ldr	r3, [pc, #120]	@ (8006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b3a:	0a1b      	lsrs	r3, r3, #8
 8006b3c:	f003 030f 	and.w	r3, r3, #15
 8006b40:	617b      	str	r3, [r7, #20]
 8006b42:	e005      	b.n	8006b50 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006b44:	4b1a      	ldr	r3, [pc, #104]	@ (8006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	091b      	lsrs	r3, r3, #4
 8006b4a:	f003 030f 	and.w	r3, r3, #15
 8006b4e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006b50:	4a1a      	ldr	r2, [pc, #104]	@ (8006bbc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b58:	613b      	str	r3, [r7, #16]
    break;
 8006b5a:	e002      	b.n	8006b62 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	613b      	str	r3, [r7, #16]
    break;
 8006b60:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b62:	4b13      	ldr	r3, [pc, #76]	@ (8006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	091b      	lsrs	r3, r3, #4
 8006b68:	f003 030f 	and.w	r3, r3, #15
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006b70:	4b0f      	ldr	r3, [pc, #60]	@ (8006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	0a1b      	lsrs	r3, r3, #8
 8006b76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	fb03 f202 	mul.w	r2, r3, r2
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b86:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b88:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	0e5b      	lsrs	r3, r3, #25
 8006b8e:	f003 0303 	and.w	r3, r3, #3
 8006b92:	3301      	adds	r3, #1
 8006b94:	005b      	lsls	r3, r3, #1
 8006b96:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006ba2:	683b      	ldr	r3, [r7, #0]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr
 8006bb0:	40021000 	.word	0x40021000
 8006bb4:	00f42400 	.word	0x00f42400
 8006bb8:	007a1200 	.word	0x007a1200
 8006bbc:	0800b0bc 	.word	0x0800b0bc

08006bc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b086      	sub	sp, #24
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006bc8:	2300      	movs	r3, #0
 8006bca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006bcc:	2300      	movs	r3, #0
 8006bce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d040      	beq.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006be0:	2b80      	cmp	r3, #128	@ 0x80
 8006be2:	d02a      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006be4:	2b80      	cmp	r3, #128	@ 0x80
 8006be6:	d825      	bhi.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006be8:	2b60      	cmp	r3, #96	@ 0x60
 8006bea:	d026      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006bec:	2b60      	cmp	r3, #96	@ 0x60
 8006bee:	d821      	bhi.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006bf0:	2b40      	cmp	r3, #64	@ 0x40
 8006bf2:	d006      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006bf4:	2b40      	cmp	r3, #64	@ 0x40
 8006bf6:	d81d      	bhi.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d009      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006bfc:	2b20      	cmp	r3, #32
 8006bfe:	d010      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006c00:	e018      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006c02:	4b89      	ldr	r3, [pc, #548]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	4a88      	ldr	r2, [pc, #544]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c0c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c0e:	e015      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	3304      	adds	r3, #4
 8006c14:	2100      	movs	r1, #0
 8006c16:	4618      	mov	r0, r3
 8006c18:	f000 fb02 	bl	8007220 <RCCEx_PLLSAI1_Config>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c20:	e00c      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	3320      	adds	r3, #32
 8006c26:	2100      	movs	r1, #0
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f000 fbed 	bl	8007408 <RCCEx_PLLSAI2_Config>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c32:	e003      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	74fb      	strb	r3, [r7, #19]
      break;
 8006c38:	e000      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006c3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c3c:	7cfb      	ldrb	r3, [r7, #19]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10b      	bne.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c42:	4b79      	ldr	r3, [pc, #484]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c48:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c50:	4975      	ldr	r1, [pc, #468]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c52:	4313      	orrs	r3, r2
 8006c54:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006c58:	e001      	b.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c5a:	7cfb      	ldrb	r3, [r7, #19]
 8006c5c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d047      	beq.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c72:	d030      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c78:	d82a      	bhi.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c7e:	d02a      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006c80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c84:	d824      	bhi.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c8a:	d008      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c90:	d81e      	bhi.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006c96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c9a:	d010      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006c9c:	e018      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006c9e:	4b62      	ldr	r3, [pc, #392]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	4a61      	ldr	r2, [pc, #388]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ca8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006caa:	e015      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	3304      	adds	r3, #4
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f000 fab4 	bl	8007220 <RCCEx_PLLSAI1_Config>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006cbc:	e00c      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	3320      	adds	r3, #32
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 fb9f 	bl	8007408 <RCCEx_PLLSAI2_Config>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006cce:	e003      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	74fb      	strb	r3, [r7, #19]
      break;
 8006cd4:	e000      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006cd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cd8:	7cfb      	ldrb	r3, [r7, #19]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d10b      	bne.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006cde:	4b52      	ldr	r3, [pc, #328]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ce0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ce4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cec:	494e      	ldr	r1, [pc, #312]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006cf4:	e001      	b.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cf6:	7cfb      	ldrb	r3, [r7, #19]
 8006cf8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f000 809f 	beq.w	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006d0c:	4b46      	ldr	r3, [pc, #280]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d101      	bne.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e000      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d00d      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d22:	4b41      	ldr	r3, [pc, #260]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d26:	4a40      	ldr	r2, [pc, #256]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d2e:	4b3e      	ldr	r3, [pc, #248]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d36:	60bb      	str	r3, [r7, #8]
 8006d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d3e:	4b3b      	ldr	r3, [pc, #236]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a3a      	ldr	r2, [pc, #232]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d4a:	f7fc fa57 	bl	80031fc <HAL_GetTick>
 8006d4e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d50:	e009      	b.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d52:	f7fc fa53 	bl	80031fc <HAL_GetTick>
 8006d56:	4602      	mov	r2, r0
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d902      	bls.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	74fb      	strb	r3, [r7, #19]
        break;
 8006d64:	e005      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d66:	4b31      	ldr	r3, [pc, #196]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0ef      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006d72:	7cfb      	ldrb	r3, [r7, #19]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d15b      	bne.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d78:	4b2b      	ldr	r3, [pc, #172]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d82:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d01f      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d90:	697a      	ldr	r2, [r7, #20]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d019      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d96:	4b24      	ldr	r3, [pc, #144]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006da0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006da2:	4b21      	ldr	r3, [pc, #132]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da8:	4a1f      	ldr	r2, [pc, #124]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006daa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006db2:	4b1d      	ldr	r3, [pc, #116]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db8:	4a1b      	ldr	r2, [pc, #108]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006dc2:	4a19      	ldr	r2, [pc, #100]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d016      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd4:	f7fc fa12 	bl	80031fc <HAL_GetTick>
 8006dd8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dda:	e00b      	b.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ddc:	f7fc fa0e 	bl	80031fc <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d902      	bls.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	74fb      	strb	r3, [r7, #19]
            break;
 8006df2:	e006      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006df4:	4b0c      	ldr	r3, [pc, #48]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d0ec      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006e02:	7cfb      	ldrb	r3, [r7, #19]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d10c      	bne.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e08:	4b07      	ldr	r3, [pc, #28]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e0e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e18:	4903      	ldr	r1, [pc, #12]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006e20:	e008      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e22:	7cfb      	ldrb	r3, [r7, #19]
 8006e24:	74bb      	strb	r3, [r7, #18]
 8006e26:	e005      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006e28:	40021000 	.word	0x40021000
 8006e2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e30:	7cfb      	ldrb	r3, [r7, #19]
 8006e32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e34:	7c7b      	ldrb	r3, [r7, #17]
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d105      	bne.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e3a:	4ba0      	ldr	r3, [pc, #640]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e3e:	4a9f      	ldr	r2, [pc, #636]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e44:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00a      	beq.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e52:	4b9a      	ldr	r3, [pc, #616]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e58:	f023 0203 	bic.w	r2, r3, #3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e60:	4996      	ldr	r1, [pc, #600]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e62:	4313      	orrs	r3, r2
 8006e64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 0302 	and.w	r3, r3, #2
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d00a      	beq.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e74:	4b91      	ldr	r3, [pc, #580]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e7a:	f023 020c 	bic.w	r2, r3, #12
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e82:	498e      	ldr	r1, [pc, #568]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 0304 	and.w	r3, r3, #4
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00a      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e96:	4b89      	ldr	r3, [pc, #548]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e9c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea4:	4985      	ldr	r1, [pc, #532]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0308 	and.w	r3, r3, #8
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00a      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006eb8:	4b80      	ldr	r3, [pc, #512]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ebe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ec6:	497d      	ldr	r1, [pc, #500]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0310 	and.w	r3, r3, #16
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00a      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006eda:	4b78      	ldr	r3, [pc, #480]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ee0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ee8:	4974      	ldr	r1, [pc, #464]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eea:	4313      	orrs	r3, r2
 8006eec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0320 	and.w	r3, r3, #32
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00a      	beq.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006efc:	4b6f      	ldr	r3, [pc, #444]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f02:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f0a:	496c      	ldr	r1, [pc, #432]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00a      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f1e:	4b67      	ldr	r3, [pc, #412]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f24:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f2c:	4963      	ldr	r1, [pc, #396]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00a      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f40:	4b5e      	ldr	r3, [pc, #376]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f4e:	495b      	ldr	r1, [pc, #364]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00a      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f62:	4b56      	ldr	r3, [pc, #344]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f68:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f70:	4952      	ldr	r1, [pc, #328]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f72:	4313      	orrs	r3, r2
 8006f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00a      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f84:	4b4d      	ldr	r3, [pc, #308]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f8a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f92:	494a      	ldr	r1, [pc, #296]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f94:	4313      	orrs	r3, r2
 8006f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00a      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006fa6:	4b45      	ldr	r3, [pc, #276]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fb4:	4941      	ldr	r1, [pc, #260]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00a      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006fc8:	4b3c      	ldr	r3, [pc, #240]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fce:	f023 0203 	bic.w	r2, r3, #3
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fd6:	4939      	ldr	r1, [pc, #228]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d028      	beq.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fea:	4b34      	ldr	r3, [pc, #208]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ff8:	4930      	ldr	r1, [pc, #192]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007004:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007008:	d106      	bne.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800700a:	4b2c      	ldr	r3, [pc, #176]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	4a2b      	ldr	r2, [pc, #172]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007010:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007014:	60d3      	str	r3, [r2, #12]
 8007016:	e011      	b.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800701c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007020:	d10c      	bne.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	3304      	adds	r3, #4
 8007026:	2101      	movs	r1, #1
 8007028:	4618      	mov	r0, r3
 800702a:	f000 f8f9 	bl	8007220 <RCCEx_PLLSAI1_Config>
 800702e:	4603      	mov	r3, r0
 8007030:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007032:	7cfb      	ldrb	r3, [r7, #19]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d001      	beq.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007038:	7cfb      	ldrb	r3, [r7, #19]
 800703a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007044:	2b00      	cmp	r3, #0
 8007046:	d04d      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800704c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007050:	d108      	bne.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007052:	4b1a      	ldr	r3, [pc, #104]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007054:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007058:	4a18      	ldr	r2, [pc, #96]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800705a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800705e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007062:	e012      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007064:	4b15      	ldr	r3, [pc, #84]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007066:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800706a:	4a14      	ldr	r2, [pc, #80]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800706c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007070:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007074:	4b11      	ldr	r3, [pc, #68]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800707a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007082:	490e      	ldr	r1, [pc, #56]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007084:	4313      	orrs	r3, r2
 8007086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800708e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007092:	d106      	bne.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007094:	4b09      	ldr	r3, [pc, #36]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	4a08      	ldr	r2, [pc, #32]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800709a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800709e:	60d3      	str	r3, [r2, #12]
 80070a0:	e020      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80070a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070aa:	d109      	bne.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80070ac:	4b03      	ldr	r3, [pc, #12]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	4a02      	ldr	r2, [pc, #8]	@ (80070bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070b6:	60d3      	str	r3, [r2, #12]
 80070b8:	e014      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80070ba:	bf00      	nop
 80070bc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80070c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070c8:	d10c      	bne.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	3304      	adds	r3, #4
 80070ce:	2101      	movs	r1, #1
 80070d0:	4618      	mov	r0, r3
 80070d2:	f000 f8a5 	bl	8007220 <RCCEx_PLLSAI1_Config>
 80070d6:	4603      	mov	r3, r0
 80070d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80070da:	7cfb      	ldrb	r3, [r7, #19]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80070e0:	7cfb      	ldrb	r3, [r7, #19]
 80070e2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d028      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80070f0:	4b4a      	ldr	r3, [pc, #296]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070fe:	4947      	ldr	r1, [pc, #284]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007100:	4313      	orrs	r3, r2
 8007102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800710a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800710e:	d106      	bne.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007110:	4b42      	ldr	r3, [pc, #264]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	4a41      	ldr	r2, [pc, #260]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007116:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800711a:	60d3      	str	r3, [r2, #12]
 800711c:	e011      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007122:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007126:	d10c      	bne.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	3304      	adds	r3, #4
 800712c:	2101      	movs	r1, #1
 800712e:	4618      	mov	r0, r3
 8007130:	f000 f876 	bl	8007220 <RCCEx_PLLSAI1_Config>
 8007134:	4603      	mov	r3, r0
 8007136:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007138:	7cfb      	ldrb	r3, [r7, #19]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d001      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800713e:	7cfb      	ldrb	r3, [r7, #19]
 8007140:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d01e      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800714e:	4b33      	ldr	r3, [pc, #204]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007154:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800715e:	492f      	ldr	r1, [pc, #188]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007160:	4313      	orrs	r3, r2
 8007162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800716c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007170:	d10c      	bne.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	3304      	adds	r3, #4
 8007176:	2102      	movs	r1, #2
 8007178:	4618      	mov	r0, r3
 800717a:	f000 f851 	bl	8007220 <RCCEx_PLLSAI1_Config>
 800717e:	4603      	mov	r3, r0
 8007180:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007182:	7cfb      	ldrb	r3, [r7, #19]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007188:	7cfb      	ldrb	r3, [r7, #19]
 800718a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00b      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007198:	4b20      	ldr	r3, [pc, #128]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800719a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800719e:	f023 0204 	bic.w	r2, r3, #4
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071a8:	491c      	ldr	r1, [pc, #112]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d00b      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80071bc:	4b17      	ldr	r3, [pc, #92]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071c2:	f023 0218 	bic.w	r2, r3, #24
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071cc:	4913      	ldr	r1, [pc, #76]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d017      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80071e0:	4b0e      	ldr	r3, [pc, #56]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071f0:	490a      	ldr	r1, [pc, #40]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007202:	d105      	bne.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007204:	4b05      	ldr	r3, [pc, #20]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	4a04      	ldr	r2, [pc, #16]	@ (800721c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800720a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800720e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007210:	7cbb      	ldrb	r3, [r7, #18]
}
 8007212:	4618      	mov	r0, r3
 8007214:	3718      	adds	r7, #24
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	40021000 	.word	0x40021000

08007220 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800722a:	2300      	movs	r3, #0
 800722c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800722e:	4b72      	ldr	r3, [pc, #456]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	f003 0303 	and.w	r3, r3, #3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d00e      	beq.n	8007258 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800723a:	4b6f      	ldr	r3, [pc, #444]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f003 0203 	and.w	r2, r3, #3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	429a      	cmp	r2, r3
 8007248:	d103      	bne.n	8007252 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
       ||
 800724e:	2b00      	cmp	r3, #0
 8007250:	d142      	bne.n	80072d8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	73fb      	strb	r3, [r7, #15]
 8007256:	e03f      	b.n	80072d8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2b03      	cmp	r3, #3
 800725e:	d018      	beq.n	8007292 <RCCEx_PLLSAI1_Config+0x72>
 8007260:	2b03      	cmp	r3, #3
 8007262:	d825      	bhi.n	80072b0 <RCCEx_PLLSAI1_Config+0x90>
 8007264:	2b01      	cmp	r3, #1
 8007266:	d002      	beq.n	800726e <RCCEx_PLLSAI1_Config+0x4e>
 8007268:	2b02      	cmp	r3, #2
 800726a:	d009      	beq.n	8007280 <RCCEx_PLLSAI1_Config+0x60>
 800726c:	e020      	b.n	80072b0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800726e:	4b62      	ldr	r3, [pc, #392]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0302 	and.w	r3, r3, #2
 8007276:	2b00      	cmp	r3, #0
 8007278:	d11d      	bne.n	80072b6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800727e:	e01a      	b.n	80072b6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007280:	4b5d      	ldr	r3, [pc, #372]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007288:	2b00      	cmp	r3, #0
 800728a:	d116      	bne.n	80072ba <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007290:	e013      	b.n	80072ba <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007292:	4b59      	ldr	r3, [pc, #356]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d10f      	bne.n	80072be <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800729e:	4b56      	ldr	r3, [pc, #344]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d109      	bne.n	80072be <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80072ae:	e006      	b.n	80072be <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	73fb      	strb	r3, [r7, #15]
      break;
 80072b4:	e004      	b.n	80072c0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80072b6:	bf00      	nop
 80072b8:	e002      	b.n	80072c0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80072ba:	bf00      	nop
 80072bc:	e000      	b.n	80072c0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80072be:	bf00      	nop
    }

    if(status == HAL_OK)
 80072c0:	7bfb      	ldrb	r3, [r7, #15]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d108      	bne.n	80072d8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80072c6:	4b4c      	ldr	r3, [pc, #304]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f023 0203 	bic.w	r2, r3, #3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4949      	ldr	r1, [pc, #292]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f040 8086 	bne.w	80073ec <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80072e0:	4b45      	ldr	r3, [pc, #276]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a44      	ldr	r2, [pc, #272]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072ec:	f7fb ff86 	bl	80031fc <HAL_GetTick>
 80072f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80072f2:	e009      	b.n	8007308 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80072f4:	f7fb ff82 	bl	80031fc <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d902      	bls.n	8007308 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	73fb      	strb	r3, [r7, #15]
        break;
 8007306:	e005      	b.n	8007314 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007308:	4b3b      	ldr	r3, [pc, #236]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1ef      	bne.n	80072f4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007314:	7bfb      	ldrb	r3, [r7, #15]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d168      	bne.n	80073ec <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d113      	bne.n	8007348 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007320:	4b35      	ldr	r3, [pc, #212]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007322:	691a      	ldr	r2, [r3, #16]
 8007324:	4b35      	ldr	r3, [pc, #212]	@ (80073fc <RCCEx_PLLSAI1_Config+0x1dc>)
 8007326:	4013      	ands	r3, r2
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	6892      	ldr	r2, [r2, #8]
 800732c:	0211      	lsls	r1, r2, #8
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	68d2      	ldr	r2, [r2, #12]
 8007332:	06d2      	lsls	r2, r2, #27
 8007334:	4311      	orrs	r1, r2
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	6852      	ldr	r2, [r2, #4]
 800733a:	3a01      	subs	r2, #1
 800733c:	0112      	lsls	r2, r2, #4
 800733e:	430a      	orrs	r2, r1
 8007340:	492d      	ldr	r1, [pc, #180]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007342:	4313      	orrs	r3, r2
 8007344:	610b      	str	r3, [r1, #16]
 8007346:	e02d      	b.n	80073a4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d115      	bne.n	800737a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800734e:	4b2a      	ldr	r3, [pc, #168]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007350:	691a      	ldr	r2, [r3, #16]
 8007352:	4b2b      	ldr	r3, [pc, #172]	@ (8007400 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007354:	4013      	ands	r3, r2
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	6892      	ldr	r2, [r2, #8]
 800735a:	0211      	lsls	r1, r2, #8
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	6912      	ldr	r2, [r2, #16]
 8007360:	0852      	lsrs	r2, r2, #1
 8007362:	3a01      	subs	r2, #1
 8007364:	0552      	lsls	r2, r2, #21
 8007366:	4311      	orrs	r1, r2
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	6852      	ldr	r2, [r2, #4]
 800736c:	3a01      	subs	r2, #1
 800736e:	0112      	lsls	r2, r2, #4
 8007370:	430a      	orrs	r2, r1
 8007372:	4921      	ldr	r1, [pc, #132]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007374:	4313      	orrs	r3, r2
 8007376:	610b      	str	r3, [r1, #16]
 8007378:	e014      	b.n	80073a4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800737a:	4b1f      	ldr	r3, [pc, #124]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800737c:	691a      	ldr	r2, [r3, #16]
 800737e:	4b21      	ldr	r3, [pc, #132]	@ (8007404 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007380:	4013      	ands	r3, r2
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	6892      	ldr	r2, [r2, #8]
 8007386:	0211      	lsls	r1, r2, #8
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	6952      	ldr	r2, [r2, #20]
 800738c:	0852      	lsrs	r2, r2, #1
 800738e:	3a01      	subs	r2, #1
 8007390:	0652      	lsls	r2, r2, #25
 8007392:	4311      	orrs	r1, r2
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	6852      	ldr	r2, [r2, #4]
 8007398:	3a01      	subs	r2, #1
 800739a:	0112      	lsls	r2, r2, #4
 800739c:	430a      	orrs	r2, r1
 800739e:	4916      	ldr	r1, [pc, #88]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80073a0:	4313      	orrs	r3, r2
 80073a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80073a4:	4b14      	ldr	r3, [pc, #80]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a13      	ldr	r2, [pc, #76]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80073aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073b0:	f7fb ff24 	bl	80031fc <HAL_GetTick>
 80073b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80073b6:	e009      	b.n	80073cc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073b8:	f7fb ff20 	bl	80031fc <HAL_GetTick>
 80073bc:	4602      	mov	r2, r0
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d902      	bls.n	80073cc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	73fb      	strb	r3, [r7, #15]
          break;
 80073ca:	e005      	b.n	80073d8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80073cc:	4b0a      	ldr	r3, [pc, #40]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d0ef      	beq.n	80073b8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d106      	bne.n	80073ec <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80073de:	4b06      	ldr	r3, [pc, #24]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80073e0:	691a      	ldr	r2, [r3, #16]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	699b      	ldr	r3, [r3, #24]
 80073e6:	4904      	ldr	r1, [pc, #16]	@ (80073f8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80073e8:	4313      	orrs	r3, r2
 80073ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80073ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3710      	adds	r7, #16
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	40021000 	.word	0x40021000
 80073fc:	07ff800f 	.word	0x07ff800f
 8007400:	ff9f800f 	.word	0xff9f800f
 8007404:	f9ff800f 	.word	0xf9ff800f

08007408 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007412:	2300      	movs	r3, #0
 8007414:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007416:	4b72      	ldr	r3, [pc, #456]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	f003 0303 	and.w	r3, r3, #3
 800741e:	2b00      	cmp	r3, #0
 8007420:	d00e      	beq.n	8007440 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007422:	4b6f      	ldr	r3, [pc, #444]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	f003 0203 	and.w	r2, r3, #3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	429a      	cmp	r2, r3
 8007430:	d103      	bne.n	800743a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
       ||
 8007436:	2b00      	cmp	r3, #0
 8007438:	d142      	bne.n	80074c0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	73fb      	strb	r3, [r7, #15]
 800743e:	e03f      	b.n	80074c0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2b03      	cmp	r3, #3
 8007446:	d018      	beq.n	800747a <RCCEx_PLLSAI2_Config+0x72>
 8007448:	2b03      	cmp	r3, #3
 800744a:	d825      	bhi.n	8007498 <RCCEx_PLLSAI2_Config+0x90>
 800744c:	2b01      	cmp	r3, #1
 800744e:	d002      	beq.n	8007456 <RCCEx_PLLSAI2_Config+0x4e>
 8007450:	2b02      	cmp	r3, #2
 8007452:	d009      	beq.n	8007468 <RCCEx_PLLSAI2_Config+0x60>
 8007454:	e020      	b.n	8007498 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007456:	4b62      	ldr	r3, [pc, #392]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 0302 	and.w	r3, r3, #2
 800745e:	2b00      	cmp	r3, #0
 8007460:	d11d      	bne.n	800749e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007466:	e01a      	b.n	800749e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007468:	4b5d      	ldr	r3, [pc, #372]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007470:	2b00      	cmp	r3, #0
 8007472:	d116      	bne.n	80074a2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007478:	e013      	b.n	80074a2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800747a:	4b59      	ldr	r3, [pc, #356]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10f      	bne.n	80074a6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007486:	4b56      	ldr	r3, [pc, #344]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800748e:	2b00      	cmp	r3, #0
 8007490:	d109      	bne.n	80074a6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007496:	e006      	b.n	80074a6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	73fb      	strb	r3, [r7, #15]
      break;
 800749c:	e004      	b.n	80074a8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800749e:	bf00      	nop
 80074a0:	e002      	b.n	80074a8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80074a2:	bf00      	nop
 80074a4:	e000      	b.n	80074a8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80074a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80074a8:	7bfb      	ldrb	r3, [r7, #15]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d108      	bne.n	80074c0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80074ae:	4b4c      	ldr	r3, [pc, #304]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	f023 0203 	bic.w	r2, r3, #3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4949      	ldr	r1, [pc, #292]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074bc:	4313      	orrs	r3, r2
 80074be:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f040 8086 	bne.w	80075d4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80074c8:	4b45      	ldr	r3, [pc, #276]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a44      	ldr	r2, [pc, #272]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074d4:	f7fb fe92 	bl	80031fc <HAL_GetTick>
 80074d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80074da:	e009      	b.n	80074f0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80074dc:	f7fb fe8e 	bl	80031fc <HAL_GetTick>
 80074e0:	4602      	mov	r2, r0
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	1ad3      	subs	r3, r2, r3
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d902      	bls.n	80074f0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80074ea:	2303      	movs	r3, #3
 80074ec:	73fb      	strb	r3, [r7, #15]
        break;
 80074ee:	e005      	b.n	80074fc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80074f0:	4b3b      	ldr	r3, [pc, #236]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1ef      	bne.n	80074dc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80074fc:	7bfb      	ldrb	r3, [r7, #15]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d168      	bne.n	80075d4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d113      	bne.n	8007530 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007508:	4b35      	ldr	r3, [pc, #212]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800750a:	695a      	ldr	r2, [r3, #20]
 800750c:	4b35      	ldr	r3, [pc, #212]	@ (80075e4 <RCCEx_PLLSAI2_Config+0x1dc>)
 800750e:	4013      	ands	r3, r2
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	6892      	ldr	r2, [r2, #8]
 8007514:	0211      	lsls	r1, r2, #8
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	68d2      	ldr	r2, [r2, #12]
 800751a:	06d2      	lsls	r2, r2, #27
 800751c:	4311      	orrs	r1, r2
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	6852      	ldr	r2, [r2, #4]
 8007522:	3a01      	subs	r2, #1
 8007524:	0112      	lsls	r2, r2, #4
 8007526:	430a      	orrs	r2, r1
 8007528:	492d      	ldr	r1, [pc, #180]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800752a:	4313      	orrs	r3, r2
 800752c:	614b      	str	r3, [r1, #20]
 800752e:	e02d      	b.n	800758c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2b01      	cmp	r3, #1
 8007534:	d115      	bne.n	8007562 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007536:	4b2a      	ldr	r3, [pc, #168]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007538:	695a      	ldr	r2, [r3, #20]
 800753a:	4b2b      	ldr	r3, [pc, #172]	@ (80075e8 <RCCEx_PLLSAI2_Config+0x1e0>)
 800753c:	4013      	ands	r3, r2
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	6892      	ldr	r2, [r2, #8]
 8007542:	0211      	lsls	r1, r2, #8
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	6912      	ldr	r2, [r2, #16]
 8007548:	0852      	lsrs	r2, r2, #1
 800754a:	3a01      	subs	r2, #1
 800754c:	0552      	lsls	r2, r2, #21
 800754e:	4311      	orrs	r1, r2
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	6852      	ldr	r2, [r2, #4]
 8007554:	3a01      	subs	r2, #1
 8007556:	0112      	lsls	r2, r2, #4
 8007558:	430a      	orrs	r2, r1
 800755a:	4921      	ldr	r1, [pc, #132]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800755c:	4313      	orrs	r3, r2
 800755e:	614b      	str	r3, [r1, #20]
 8007560:	e014      	b.n	800758c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007562:	4b1f      	ldr	r3, [pc, #124]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007564:	695a      	ldr	r2, [r3, #20]
 8007566:	4b21      	ldr	r3, [pc, #132]	@ (80075ec <RCCEx_PLLSAI2_Config+0x1e4>)
 8007568:	4013      	ands	r3, r2
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	6892      	ldr	r2, [r2, #8]
 800756e:	0211      	lsls	r1, r2, #8
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	6952      	ldr	r2, [r2, #20]
 8007574:	0852      	lsrs	r2, r2, #1
 8007576:	3a01      	subs	r2, #1
 8007578:	0652      	lsls	r2, r2, #25
 800757a:	4311      	orrs	r1, r2
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	6852      	ldr	r2, [r2, #4]
 8007580:	3a01      	subs	r2, #1
 8007582:	0112      	lsls	r2, r2, #4
 8007584:	430a      	orrs	r2, r1
 8007586:	4916      	ldr	r1, [pc, #88]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007588:	4313      	orrs	r3, r2
 800758a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800758c:	4b14      	ldr	r3, [pc, #80]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a13      	ldr	r2, [pc, #76]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007596:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007598:	f7fb fe30 	bl	80031fc <HAL_GetTick>
 800759c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800759e:	e009      	b.n	80075b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80075a0:	f7fb fe2c 	bl	80031fc <HAL_GetTick>
 80075a4:	4602      	mov	r2, r0
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	2b02      	cmp	r3, #2
 80075ac:	d902      	bls.n	80075b4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80075ae:	2303      	movs	r3, #3
 80075b0:	73fb      	strb	r3, [r7, #15]
          break;
 80075b2:	e005      	b.n	80075c0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80075b4:	4b0a      	ldr	r3, [pc, #40]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d0ef      	beq.n	80075a0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80075c0:	7bfb      	ldrb	r3, [r7, #15]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d106      	bne.n	80075d4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80075c6:	4b06      	ldr	r3, [pc, #24]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075c8:	695a      	ldr	r2, [r3, #20]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	4904      	ldr	r1, [pc, #16]	@ (80075e0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075d0:	4313      	orrs	r3, r2
 80075d2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80075d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	40021000 	.word	0x40021000
 80075e4:	07ff800f 	.word	0x07ff800f
 80075e8:	ff9f800f 	.word	0xff9f800f
 80075ec:	f9ff800f 	.word	0xf9ff800f

080075f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d101      	bne.n	8007602 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e095      	b.n	800772e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007606:	2b00      	cmp	r3, #0
 8007608:	d108      	bne.n	800761c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007612:	d009      	beq.n	8007628 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	61da      	str	r2, [r3, #28]
 800761a:	e005      	b.n	8007628 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007634:	b2db      	uxtb	r3, r3
 8007636:	2b00      	cmp	r3, #0
 8007638:	d106      	bne.n	8007648 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7fb fa9e 	bl	8002b84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2202      	movs	r2, #2
 800764c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800765e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007668:	d902      	bls.n	8007670 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800766a:	2300      	movs	r3, #0
 800766c:	60fb      	str	r3, [r7, #12]
 800766e:	e002      	b.n	8007676 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007670:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007674:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800767e:	d007      	beq.n	8007690 <HAL_SPI_Init+0xa0>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007688:	d002      	beq.n	8007690 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80076a0:	431a      	orrs	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	f003 0302 	and.w	r3, r3, #2
 80076aa:	431a      	orrs	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	f003 0301 	and.w	r3, r3, #1
 80076b4:	431a      	orrs	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076be:	431a      	orrs	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80076c8:	431a      	orrs	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076d2:	ea42 0103 	orr.w	r1, r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	0c1b      	lsrs	r3, r3, #16
 80076ec:	f003 0204 	and.w	r2, r3, #4
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f4:	f003 0310 	and.w	r3, r3, #16
 80076f8:	431a      	orrs	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076fe:	f003 0308 	and.w	r3, r3, #8
 8007702:	431a      	orrs	r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800770c:	ea42 0103 	orr.w	r1, r2, r3
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	430a      	orrs	r2, r1
 800771c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b088      	sub	sp, #32
 800773a:	af00      	add	r7, sp, #0
 800773c:	60f8      	str	r0, [r7, #12]
 800773e:	60b9      	str	r1, [r7, #8]
 8007740:	603b      	str	r3, [r7, #0]
 8007742:	4613      	mov	r3, r2
 8007744:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007746:	f7fb fd59 	bl	80031fc <HAL_GetTick>
 800774a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800774c:	88fb      	ldrh	r3, [r7, #6]
 800774e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b01      	cmp	r3, #1
 800775a:	d001      	beq.n	8007760 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800775c:	2302      	movs	r3, #2
 800775e:	e15c      	b.n	8007a1a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d002      	beq.n	800776c <HAL_SPI_Transmit+0x36>
 8007766:	88fb      	ldrh	r3, [r7, #6]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d101      	bne.n	8007770 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e154      	b.n	8007a1a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_SPI_Transmit+0x48>
 800777a:	2302      	movs	r3, #2
 800777c:	e14d      	b.n	8007a1a <HAL_SPI_Transmit+0x2e4>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2203      	movs	r2, #3
 800778a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	68ba      	ldr	r2, [r7, #8]
 8007798:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	88fa      	ldrh	r2, [r7, #6]
 800779e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	88fa      	ldrh	r2, [r7, #6]
 80077a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077d0:	d10f      	bne.n	80077f2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80077f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077fc:	2b40      	cmp	r3, #64	@ 0x40
 80077fe:	d007      	beq.n	8007810 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800780e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007818:	d952      	bls.n	80078c0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d002      	beq.n	8007828 <HAL_SPI_Transmit+0xf2>
 8007822:	8b7b      	ldrh	r3, [r7, #26]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d145      	bne.n	80078b4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800782c:	881a      	ldrh	r2, [r3, #0]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007838:	1c9a      	adds	r2, r3, #2
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007842:	b29b      	uxth	r3, r3
 8007844:	3b01      	subs	r3, #1
 8007846:	b29a      	uxth	r2, r3
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800784c:	e032      	b.n	80078b4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f003 0302 	and.w	r3, r3, #2
 8007858:	2b02      	cmp	r3, #2
 800785a:	d112      	bne.n	8007882 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007860:	881a      	ldrh	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786c:	1c9a      	adds	r2, r3, #2
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007876:	b29b      	uxth	r3, r3
 8007878:	3b01      	subs	r3, #1
 800787a:	b29a      	uxth	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007880:	e018      	b.n	80078b4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007882:	f7fb fcbb 	bl	80031fc <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	683a      	ldr	r2, [r7, #0]
 800788e:	429a      	cmp	r2, r3
 8007890:	d803      	bhi.n	800789a <HAL_SPI_Transmit+0x164>
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007898:	d102      	bne.n	80078a0 <HAL_SPI_Transmit+0x16a>
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d109      	bne.n	80078b4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80078b0:	2303      	movs	r3, #3
 80078b2:	e0b2      	b.n	8007a1a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1c7      	bne.n	800784e <HAL_SPI_Transmit+0x118>
 80078be:	e083      	b.n	80079c8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d002      	beq.n	80078ce <HAL_SPI_Transmit+0x198>
 80078c8:	8b7b      	ldrh	r3, [r7, #26]
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d177      	bne.n	80079be <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d912      	bls.n	80078fe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078dc:	881a      	ldrh	r2, [r3, #0]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e8:	1c9a      	adds	r2, r3, #2
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	3b02      	subs	r3, #2
 80078f6:	b29a      	uxth	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80078fc:	e05f      	b.n	80079be <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	330c      	adds	r3, #12
 8007908:	7812      	ldrb	r2, [r2, #0]
 800790a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007910:	1c5a      	adds	r2, r3, #1
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800791a:	b29b      	uxth	r3, r3
 800791c:	3b01      	subs	r3, #1
 800791e:	b29a      	uxth	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007924:	e04b      	b.n	80079be <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	f003 0302 	and.w	r3, r3, #2
 8007930:	2b02      	cmp	r3, #2
 8007932:	d12b      	bne.n	800798c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007938:	b29b      	uxth	r3, r3
 800793a:	2b01      	cmp	r3, #1
 800793c:	d912      	bls.n	8007964 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007942:	881a      	ldrh	r2, [r3, #0]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794e:	1c9a      	adds	r2, r3, #2
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007958:	b29b      	uxth	r3, r3
 800795a:	3b02      	subs	r3, #2
 800795c:	b29a      	uxth	r2, r3
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007962:	e02c      	b.n	80079be <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	330c      	adds	r3, #12
 800796e:	7812      	ldrb	r2, [r2, #0]
 8007970:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007976:	1c5a      	adds	r2, r3, #1
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007980:	b29b      	uxth	r3, r3
 8007982:	3b01      	subs	r3, #1
 8007984:	b29a      	uxth	r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800798a:	e018      	b.n	80079be <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800798c:	f7fb fc36 	bl	80031fc <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	69fb      	ldr	r3, [r7, #28]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	683a      	ldr	r2, [r7, #0]
 8007998:	429a      	cmp	r2, r3
 800799a:	d803      	bhi.n	80079a4 <HAL_SPI_Transmit+0x26e>
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079a2:	d102      	bne.n	80079aa <HAL_SPI_Transmit+0x274>
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d109      	bne.n	80079be <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2200      	movs	r2, #0
 80079b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	e02d      	b.n	8007a1a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1ae      	bne.n	8007926 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079c8:	69fa      	ldr	r2, [r7, #28]
 80079ca:	6839      	ldr	r1, [r7, #0]
 80079cc:	68f8      	ldr	r0, [r7, #12]
 80079ce:	f000 f947 	bl	8007c60 <SPI_EndRxTxTransaction>
 80079d2:	4603      	mov	r3, r0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d002      	beq.n	80079de <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2220      	movs	r2, #32
 80079dc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d10a      	bne.n	80079fc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079e6:	2300      	movs	r3, #0
 80079e8:	617b      	str	r3, [r7, #20]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	617b      	str	r3, [r7, #20]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	617b      	str	r3, [r7, #20]
 80079fa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2200      	movs	r2, #0
 8007a08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d001      	beq.n	8007a18 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e000      	b.n	8007a1a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007a18:	2300      	movs	r3, #0
  }
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3720      	adds	r7, #32
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
	...

08007a24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b088      	sub	sp, #32
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	603b      	str	r3, [r7, #0]
 8007a30:	4613      	mov	r3, r2
 8007a32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007a34:	f7fb fbe2 	bl	80031fc <HAL_GetTick>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3c:	1a9b      	subs	r3, r3, r2
 8007a3e:	683a      	ldr	r2, [r7, #0]
 8007a40:	4413      	add	r3, r2
 8007a42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007a44:	f7fb fbda 	bl	80031fc <HAL_GetTick>
 8007a48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007a4a:	4b39      	ldr	r3, [pc, #228]	@ (8007b30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	015b      	lsls	r3, r3, #5
 8007a50:	0d1b      	lsrs	r3, r3, #20
 8007a52:	69fa      	ldr	r2, [r7, #28]
 8007a54:	fb02 f303 	mul.w	r3, r2, r3
 8007a58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a5a:	e054      	b.n	8007b06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a62:	d050      	beq.n	8007b06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a64:	f7fb fbca 	bl	80031fc <HAL_GetTick>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	69fa      	ldr	r2, [r7, #28]
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d902      	bls.n	8007a7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d13d      	bne.n	8007af6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007a88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a92:	d111      	bne.n	8007ab8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a9c:	d004      	beq.n	8007aa8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007aa6:	d107      	bne.n	8007ab8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ab6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ac0:	d10f      	bne.n	8007ae2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ad0:	601a      	str	r2, [r3, #0]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ae0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e017      	b.n	8007b26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d101      	bne.n	8007b00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	3b01      	subs	r3, #1
 8007b04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	689a      	ldr	r2, [r3, #8]
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	4013      	ands	r3, r2
 8007b10:	68ba      	ldr	r2, [r7, #8]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	bf0c      	ite	eq
 8007b16:	2301      	moveq	r3, #1
 8007b18:	2300      	movne	r3, #0
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	79fb      	ldrb	r3, [r7, #7]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d19b      	bne.n	8007a5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3720      	adds	r7, #32
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	2004000c 	.word	0x2004000c

08007b34 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b08a      	sub	sp, #40	@ 0x28
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007b42:	2300      	movs	r3, #0
 8007b44:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007b46:	f7fb fb59 	bl	80031fc <HAL_GetTick>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4e:	1a9b      	subs	r3, r3, r2
 8007b50:	683a      	ldr	r2, [r7, #0]
 8007b52:	4413      	add	r3, r2
 8007b54:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007b56:	f7fb fb51 	bl	80031fc <HAL_GetTick>
 8007b5a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	330c      	adds	r3, #12
 8007b62:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007b64:	4b3d      	ldr	r3, [pc, #244]	@ (8007c5c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	4613      	mov	r3, r2
 8007b6a:	009b      	lsls	r3, r3, #2
 8007b6c:	4413      	add	r3, r2
 8007b6e:	00da      	lsls	r2, r3, #3
 8007b70:	1ad3      	subs	r3, r2, r3
 8007b72:	0d1b      	lsrs	r3, r3, #20
 8007b74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b76:	fb02 f303 	mul.w	r3, r2, r3
 8007b7a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007b7c:	e060      	b.n	8007c40 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007b84:	d107      	bne.n	8007b96 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d104      	bne.n	8007b96 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007b94:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b9c:	d050      	beq.n	8007c40 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007b9e:	f7fb fb2d 	bl	80031fc <HAL_GetTick>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	6a3b      	ldr	r3, [r7, #32]
 8007ba6:	1ad3      	subs	r3, r2, r3
 8007ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007baa:	429a      	cmp	r2, r3
 8007bac:	d902      	bls.n	8007bb4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d13d      	bne.n	8007c30 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007bc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bcc:	d111      	bne.n	8007bf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bd6:	d004      	beq.n	8007be2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007be0:	d107      	bne.n	8007bf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bf0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bfa:	d10f      	bne.n	8007c1c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681a      	ldr	r2, [r3, #0]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e010      	b.n	8007c52 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d101      	bne.n	8007c3a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007c36:	2300      	movs	r3, #0
 8007c38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	689a      	ldr	r2, [r3, #8]
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	4013      	ands	r3, r2
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d196      	bne.n	8007b7e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3728      	adds	r7, #40	@ 0x28
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	2004000c 	.word	0x2004000c

08007c60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af02      	add	r7, sp, #8
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	9300      	str	r3, [sp, #0]
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f7ff ff5b 	bl	8007b34 <SPI_WaitFifoStateUntilTimeout>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d007      	beq.n	8007c94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c88:	f043 0220 	orr.w	r2, r3, #32
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007c90:	2303      	movs	r3, #3
 8007c92:	e027      	b.n	8007ce4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	9300      	str	r3, [sp, #0]
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	2180      	movs	r1, #128	@ 0x80
 8007c9e:	68f8      	ldr	r0, [r7, #12]
 8007ca0:	f7ff fec0 	bl	8007a24 <SPI_WaitFlagStateUntilTimeout>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d007      	beq.n	8007cba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cae:	f043 0220 	orr.w	r2, r3, #32
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007cb6:	2303      	movs	r3, #3
 8007cb8:	e014      	b.n	8007ce4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f7ff ff34 	bl	8007b34 <SPI_WaitFifoStateUntilTimeout>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d007      	beq.n	8007ce2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cd6:	f043 0220 	orr.w	r2, r3, #32
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	e000      	b.n	8007ce4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d101      	bne.n	8007cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e049      	b.n	8007d92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f7fa ff78 	bl	8002c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	3304      	adds	r3, #4
 8007d28:	4619      	mov	r1, r3
 8007d2a:	4610      	mov	r0, r2
 8007d2c:	f000 f968 	bl	8008000 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d90:	2300      	movs	r3, #0
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3708      	adds	r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
	...

08007d9c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d001      	beq.n	8007db4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	e047      	b.n	8007e44 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2202      	movs	r2, #2
 8007db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a23      	ldr	r2, [pc, #140]	@ (8007e50 <HAL_TIM_Base_Start+0xb4>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d01d      	beq.n	8007e02 <HAL_TIM_Base_Start+0x66>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dce:	d018      	beq.n	8007e02 <HAL_TIM_Base_Start+0x66>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8007e54 <HAL_TIM_Base_Start+0xb8>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d013      	beq.n	8007e02 <HAL_TIM_Base_Start+0x66>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a1e      	ldr	r2, [pc, #120]	@ (8007e58 <HAL_TIM_Base_Start+0xbc>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d00e      	beq.n	8007e02 <HAL_TIM_Base_Start+0x66>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a1c      	ldr	r2, [pc, #112]	@ (8007e5c <HAL_TIM_Base_Start+0xc0>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d009      	beq.n	8007e02 <HAL_TIM_Base_Start+0x66>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a1b      	ldr	r2, [pc, #108]	@ (8007e60 <HAL_TIM_Base_Start+0xc4>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d004      	beq.n	8007e02 <HAL_TIM_Base_Start+0x66>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a19      	ldr	r2, [pc, #100]	@ (8007e64 <HAL_TIM_Base_Start+0xc8>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d115      	bne.n	8007e2e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689a      	ldr	r2, [r3, #8]
 8007e08:	4b17      	ldr	r3, [pc, #92]	@ (8007e68 <HAL_TIM_Base_Start+0xcc>)
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2b06      	cmp	r3, #6
 8007e12:	d015      	beq.n	8007e40 <HAL_TIM_Base_Start+0xa4>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e1a:	d011      	beq.n	8007e40 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f042 0201 	orr.w	r2, r2, #1
 8007e2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e2c:	e008      	b.n	8007e40 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f042 0201 	orr.w	r2, r2, #1
 8007e3c:	601a      	str	r2, [r3, #0]
 8007e3e:	e000      	b.n	8007e42 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr
 8007e50:	40012c00 	.word	0x40012c00
 8007e54:	40000400 	.word	0x40000400
 8007e58:	40000800 	.word	0x40000800
 8007e5c:	40000c00 	.word	0x40000c00
 8007e60:	40013400 	.word	0x40013400
 8007e64:	40014000 	.word	0x40014000
 8007e68:	00010007 	.word	0x00010007

08007e6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e76:	2300      	movs	r3, #0
 8007e78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d101      	bne.n	8007e88 <HAL_TIM_ConfigClockSource+0x1c>
 8007e84:	2302      	movs	r3, #2
 8007e86:	e0b6      	b.n	8007ff6 <HAL_TIM_ConfigClockSource+0x18a>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ea6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007eaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007eb2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68ba      	ldr	r2, [r7, #8]
 8007eba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ec4:	d03e      	beq.n	8007f44 <HAL_TIM_ConfigClockSource+0xd8>
 8007ec6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007eca:	f200 8087 	bhi.w	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007ece:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ed2:	f000 8086 	beq.w	8007fe2 <HAL_TIM_ConfigClockSource+0x176>
 8007ed6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eda:	d87f      	bhi.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007edc:	2b70      	cmp	r3, #112	@ 0x70
 8007ede:	d01a      	beq.n	8007f16 <HAL_TIM_ConfigClockSource+0xaa>
 8007ee0:	2b70      	cmp	r3, #112	@ 0x70
 8007ee2:	d87b      	bhi.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007ee4:	2b60      	cmp	r3, #96	@ 0x60
 8007ee6:	d050      	beq.n	8007f8a <HAL_TIM_ConfigClockSource+0x11e>
 8007ee8:	2b60      	cmp	r3, #96	@ 0x60
 8007eea:	d877      	bhi.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007eec:	2b50      	cmp	r3, #80	@ 0x50
 8007eee:	d03c      	beq.n	8007f6a <HAL_TIM_ConfigClockSource+0xfe>
 8007ef0:	2b50      	cmp	r3, #80	@ 0x50
 8007ef2:	d873      	bhi.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007ef4:	2b40      	cmp	r3, #64	@ 0x40
 8007ef6:	d058      	beq.n	8007faa <HAL_TIM_ConfigClockSource+0x13e>
 8007ef8:	2b40      	cmp	r3, #64	@ 0x40
 8007efa:	d86f      	bhi.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007efc:	2b30      	cmp	r3, #48	@ 0x30
 8007efe:	d064      	beq.n	8007fca <HAL_TIM_ConfigClockSource+0x15e>
 8007f00:	2b30      	cmp	r3, #48	@ 0x30
 8007f02:	d86b      	bhi.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007f04:	2b20      	cmp	r3, #32
 8007f06:	d060      	beq.n	8007fca <HAL_TIM_ConfigClockSource+0x15e>
 8007f08:	2b20      	cmp	r3, #32
 8007f0a:	d867      	bhi.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d05c      	beq.n	8007fca <HAL_TIM_ConfigClockSource+0x15e>
 8007f10:	2b10      	cmp	r3, #16
 8007f12:	d05a      	beq.n	8007fca <HAL_TIM_ConfigClockSource+0x15e>
 8007f14:	e062      	b.n	8007fdc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f26:	f000 f98b 	bl	8008240 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007f38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	609a      	str	r2, [r3, #8]
      break;
 8007f42:	e04f      	b.n	8007fe4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f54:	f000 f974 	bl	8008240 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	689a      	ldr	r2, [r3, #8]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f66:	609a      	str	r2, [r3, #8]
      break;
 8007f68:	e03c      	b.n	8007fe4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f76:	461a      	mov	r2, r3
 8007f78:	f000 f8e8 	bl	800814c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2150      	movs	r1, #80	@ 0x50
 8007f82:	4618      	mov	r0, r3
 8007f84:	f000 f941 	bl	800820a <TIM_ITRx_SetConfig>
      break;
 8007f88:	e02c      	b.n	8007fe4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f96:	461a      	mov	r2, r3
 8007f98:	f000 f907 	bl	80081aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2160      	movs	r1, #96	@ 0x60
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f000 f931 	bl	800820a <TIM_ITRx_SetConfig>
      break;
 8007fa8:	e01c      	b.n	8007fe4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	f000 f8c8 	bl	800814c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2140      	movs	r1, #64	@ 0x40
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f000 f921 	bl	800820a <TIM_ITRx_SetConfig>
      break;
 8007fc8:	e00c      	b.n	8007fe4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	4610      	mov	r0, r2
 8007fd6:	f000 f918 	bl	800820a <TIM_ITRx_SetConfig>
      break;
 8007fda:	e003      	b.n	8007fe4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	73fb      	strb	r3, [r7, #15]
      break;
 8007fe0:	e000      	b.n	8007fe4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007fe2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
	...

08008000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4a46      	ldr	r2, [pc, #280]	@ (800812c <TIM_Base_SetConfig+0x12c>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d013      	beq.n	8008040 <TIM_Base_SetConfig+0x40>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800801e:	d00f      	beq.n	8008040 <TIM_Base_SetConfig+0x40>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a43      	ldr	r2, [pc, #268]	@ (8008130 <TIM_Base_SetConfig+0x130>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d00b      	beq.n	8008040 <TIM_Base_SetConfig+0x40>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a42      	ldr	r2, [pc, #264]	@ (8008134 <TIM_Base_SetConfig+0x134>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d007      	beq.n	8008040 <TIM_Base_SetConfig+0x40>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a41      	ldr	r2, [pc, #260]	@ (8008138 <TIM_Base_SetConfig+0x138>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d003      	beq.n	8008040 <TIM_Base_SetConfig+0x40>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a40      	ldr	r2, [pc, #256]	@ (800813c <TIM_Base_SetConfig+0x13c>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d108      	bne.n	8008052 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008046:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	68fa      	ldr	r2, [r7, #12]
 800804e:	4313      	orrs	r3, r2
 8008050:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4a35      	ldr	r2, [pc, #212]	@ (800812c <TIM_Base_SetConfig+0x12c>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d01f      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008060:	d01b      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	4a32      	ldr	r2, [pc, #200]	@ (8008130 <TIM_Base_SetConfig+0x130>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d017      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	4a31      	ldr	r2, [pc, #196]	@ (8008134 <TIM_Base_SetConfig+0x134>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d013      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4a30      	ldr	r2, [pc, #192]	@ (8008138 <TIM_Base_SetConfig+0x138>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d00f      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a2f      	ldr	r2, [pc, #188]	@ (800813c <TIM_Base_SetConfig+0x13c>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d00b      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a2e      	ldr	r2, [pc, #184]	@ (8008140 <TIM_Base_SetConfig+0x140>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d007      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a2d      	ldr	r2, [pc, #180]	@ (8008144 <TIM_Base_SetConfig+0x144>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d003      	beq.n	800809a <TIM_Base_SetConfig+0x9a>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a2c      	ldr	r2, [pc, #176]	@ (8008148 <TIM_Base_SetConfig+0x148>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d108      	bne.n	80080ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	68fa      	ldr	r2, [r7, #12]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	695b      	ldr	r3, [r3, #20]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	689a      	ldr	r2, [r3, #8]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	4a16      	ldr	r2, [pc, #88]	@ (800812c <TIM_Base_SetConfig+0x12c>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d00f      	beq.n	80080f8 <TIM_Base_SetConfig+0xf8>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	4a18      	ldr	r2, [pc, #96]	@ (800813c <TIM_Base_SetConfig+0x13c>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d00b      	beq.n	80080f8 <TIM_Base_SetConfig+0xf8>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	4a17      	ldr	r2, [pc, #92]	@ (8008140 <TIM_Base_SetConfig+0x140>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d007      	beq.n	80080f8 <TIM_Base_SetConfig+0xf8>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4a16      	ldr	r2, [pc, #88]	@ (8008144 <TIM_Base_SetConfig+0x144>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d003      	beq.n	80080f8 <TIM_Base_SetConfig+0xf8>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a15      	ldr	r2, [pc, #84]	@ (8008148 <TIM_Base_SetConfig+0x148>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d103      	bne.n	8008100 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	691a      	ldr	r2, [r3, #16]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	691b      	ldr	r3, [r3, #16]
 800810a:	f003 0301 	and.w	r3, r3, #1
 800810e:	2b01      	cmp	r3, #1
 8008110:	d105      	bne.n	800811e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	691b      	ldr	r3, [r3, #16]
 8008116:	f023 0201 	bic.w	r2, r3, #1
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	611a      	str	r2, [r3, #16]
  }
}
 800811e:	bf00      	nop
 8008120:	3714      	adds	r7, #20
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop
 800812c:	40012c00 	.word	0x40012c00
 8008130:	40000400 	.word	0x40000400
 8008134:	40000800 	.word	0x40000800
 8008138:	40000c00 	.word	0x40000c00
 800813c:	40013400 	.word	0x40013400
 8008140:	40014000 	.word	0x40014000
 8008144:	40014400 	.word	0x40014400
 8008148:	40014800 	.word	0x40014800

0800814c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800814c:	b480      	push	{r7}
 800814e:	b087      	sub	sp, #28
 8008150:	af00      	add	r7, sp, #0
 8008152:	60f8      	str	r0, [r7, #12]
 8008154:	60b9      	str	r1, [r7, #8]
 8008156:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a1b      	ldr	r3, [r3, #32]
 800815c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6a1b      	ldr	r3, [r3, #32]
 8008162:	f023 0201 	bic.w	r2, r3, #1
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	699b      	ldr	r3, [r3, #24]
 800816e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	011b      	lsls	r3, r3, #4
 800817c:	693a      	ldr	r2, [r7, #16]
 800817e:	4313      	orrs	r3, r2
 8008180:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	f023 030a 	bic.w	r3, r3, #10
 8008188:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	4313      	orrs	r3, r2
 8008190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	693a      	ldr	r2, [r7, #16]
 8008196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	697a      	ldr	r2, [r7, #20]
 800819c:	621a      	str	r2, [r3, #32]
}
 800819e:	bf00      	nop
 80081a0:	371c      	adds	r7, #28
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr

080081aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081aa:	b480      	push	{r7}
 80081ac:	b087      	sub	sp, #28
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	60f8      	str	r0, [r7, #12]
 80081b2:	60b9      	str	r1, [r7, #8]
 80081b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	f023 0210 	bic.w	r2, r3, #16
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	699b      	ldr	r3, [r3, #24]
 80081cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80081d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	031b      	lsls	r3, r3, #12
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	4313      	orrs	r3, r2
 80081de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80081e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	011b      	lsls	r3, r3, #4
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	697a      	ldr	r2, [r7, #20]
 80081fc:	621a      	str	r2, [r3, #32]
}
 80081fe:	bf00      	nop
 8008200:	371c      	adds	r7, #28
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800820a:	b480      	push	{r7}
 800820c:	b085      	sub	sp, #20
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
 8008212:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008220:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008222:	683a      	ldr	r2, [r7, #0]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	4313      	orrs	r3, r2
 8008228:	f043 0307 	orr.w	r3, r3, #7
 800822c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	609a      	str	r2, [r3, #8]
}
 8008234:	bf00      	nop
 8008236:	3714      	adds	r7, #20
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008240:	b480      	push	{r7}
 8008242:	b087      	sub	sp, #28
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	607a      	str	r2, [r7, #4]
 800824c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800825a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	021a      	lsls	r2, r3, #8
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	431a      	orrs	r2, r3
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	4313      	orrs	r3, r2
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	4313      	orrs	r3, r2
 800826c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	697a      	ldr	r2, [r7, #20]
 8008272:	609a      	str	r2, [r3, #8]
}
 8008274:	bf00      	nop
 8008276:	371c      	adds	r7, #28
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008290:	2b01      	cmp	r3, #1
 8008292:	d101      	bne.n	8008298 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008294:	2302      	movs	r3, #2
 8008296:	e068      	b.n	800836a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2202      	movs	r2, #2
 80082a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a2e      	ldr	r2, [pc, #184]	@ (8008378 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d004      	beq.n	80082cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a2d      	ldr	r2, [pc, #180]	@ (800837c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d108      	bne.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80082d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	4313      	orrs	r3, r2
 80082dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a1e      	ldr	r2, [pc, #120]	@ (8008378 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d01d      	beq.n	800833e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800830a:	d018      	beq.n	800833e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a1b      	ldr	r2, [pc, #108]	@ (8008380 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d013      	beq.n	800833e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a1a      	ldr	r2, [pc, #104]	@ (8008384 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d00e      	beq.n	800833e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a18      	ldr	r2, [pc, #96]	@ (8008388 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d009      	beq.n	800833e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a13      	ldr	r2, [pc, #76]	@ (800837c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d004      	beq.n	800833e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a14      	ldr	r2, [pc, #80]	@ (800838c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d10c      	bne.n	8008358 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008344:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	4313      	orrs	r3, r2
 800834e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68ba      	ldr	r2, [r7, #8]
 8008356:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	40012c00 	.word	0x40012c00
 800837c:	40013400 	.word	0x40013400
 8008380:	40000400 	.word	0x40000400
 8008384:	40000800 	.word	0x40000800
 8008388:	40000c00 	.word	0x40000c00
 800838c:	40014000 	.word	0x40014000

08008390 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e042      	b.n	8008428 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d106      	bne.n	80083ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f7fa fb4f 	bl	8002a58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2224      	movs	r2, #36	@ 0x24
 80083be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 0201 	bic.w	r2, r2, #1
 80083d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d002      	beq.n	80083e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f001 f818 	bl	8009410 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fd19 	bl	8008e18 <UART_SetConfig>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d101      	bne.n	80083f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	e01b      	b.n	8008428 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80083fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	689a      	ldr	r2, [r3, #8]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800840e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f042 0201 	orr.w	r2, r2, #1
 800841e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f001 f897 	bl	8009554 <UART_CheckIdleState>
 8008426:	4603      	mov	r3, r0
}
 8008428:	4618      	mov	r0, r3
 800842a:	3708      	adds	r7, #8
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b08a      	sub	sp, #40	@ 0x28
 8008434:	af02      	add	r7, sp, #8
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	603b      	str	r3, [r7, #0]
 800843c:	4613      	mov	r3, r2
 800843e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008446:	2b20      	cmp	r3, #32
 8008448:	d17b      	bne.n	8008542 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d002      	beq.n	8008456 <HAL_UART_Transmit+0x26>
 8008450:	88fb      	ldrh	r3, [r7, #6]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d101      	bne.n	800845a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e074      	b.n	8008544 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2221      	movs	r2, #33	@ 0x21
 8008466:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800846a:	f7fa fec7 	bl	80031fc <HAL_GetTick>
 800846e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	88fa      	ldrh	r2, [r7, #6]
 8008474:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	88fa      	ldrh	r2, [r7, #6]
 800847c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008488:	d108      	bne.n	800849c <HAL_UART_Transmit+0x6c>
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d104      	bne.n	800849c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008492:	2300      	movs	r3, #0
 8008494:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	61bb      	str	r3, [r7, #24]
 800849a:	e003      	b.n	80084a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084a0:	2300      	movs	r3, #0
 80084a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80084a4:	e030      	b.n	8008508 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	9300      	str	r3, [sp, #0]
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	2200      	movs	r2, #0
 80084ae:	2180      	movs	r1, #128	@ 0x80
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f001 f8f9 	bl	80096a8 <UART_WaitOnFlagUntilTimeout>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d005      	beq.n	80084c8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2220      	movs	r2, #32
 80084c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80084c4:	2303      	movs	r3, #3
 80084c6:	e03d      	b.n	8008544 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80084c8:	69fb      	ldr	r3, [r7, #28]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d10b      	bne.n	80084e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	881a      	ldrh	r2, [r3, #0]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084da:	b292      	uxth	r2, r2
 80084dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	3302      	adds	r3, #2
 80084e2:	61bb      	str	r3, [r7, #24]
 80084e4:	e007      	b.n	80084f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	781a      	ldrb	r2, [r3, #0]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	3301      	adds	r3, #1
 80084f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	3b01      	subs	r3, #1
 8008500:	b29a      	uxth	r2, r3
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800850e:	b29b      	uxth	r3, r3
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1c8      	bne.n	80084a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	2200      	movs	r2, #0
 800851c:	2140      	movs	r1, #64	@ 0x40
 800851e:	68f8      	ldr	r0, [r7, #12]
 8008520:	f001 f8c2 	bl	80096a8 <UART_WaitOnFlagUntilTimeout>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d005      	beq.n	8008536 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2220      	movs	r2, #32
 800852e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e006      	b.n	8008544 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2220      	movs	r2, #32
 800853a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800853e:	2300      	movs	r3, #0
 8008540:	e000      	b.n	8008544 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008542:	2302      	movs	r3, #2
  }
}
 8008544:	4618      	mov	r0, r3
 8008546:	3720      	adds	r7, #32
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b08a      	sub	sp, #40	@ 0x28
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	4613      	mov	r3, r2
 8008558:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008560:	2b20      	cmp	r3, #32
 8008562:	d137      	bne.n	80085d4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d002      	beq.n	8008570 <HAL_UART_Receive_DMA+0x24>
 800856a:	88fb      	ldrh	r3, [r7, #6]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e030      	b.n	80085d6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a18      	ldr	r2, [pc, #96]	@ (80085e0 <HAL_UART_Receive_DMA+0x94>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d01f      	beq.n	80085c4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d018      	beq.n	80085c4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	e853 3f00 	ldrex	r3, [r3]
 800859e:	613b      	str	r3, [r7, #16]
   return(result);
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80085a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	461a      	mov	r2, r3
 80085ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b0:	623b      	str	r3, [r7, #32]
 80085b2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b4:	69f9      	ldr	r1, [r7, #28]
 80085b6:	6a3a      	ldr	r2, [r7, #32]
 80085b8:	e841 2300 	strex	r3, r2, [r1]
 80085bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1e6      	bne.n	8008592 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80085c4:	88fb      	ldrh	r3, [r7, #6]
 80085c6:	461a      	mov	r2, r3
 80085c8:	68b9      	ldr	r1, [r7, #8]
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f001 f8da 	bl	8009784 <UART_Start_Receive_DMA>
 80085d0:	4603      	mov	r3, r0
 80085d2:	e000      	b.n	80085d6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80085d4:	2302      	movs	r3, #2
  }
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3728      	adds	r7, #40	@ 0x28
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	bf00      	nop
 80085e0:	40008000 	.word	0x40008000

080085e4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b09a      	sub	sp, #104	@ 0x68
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085f4:	e853 3f00 	ldrex	r3, [r3]
 80085f8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80085fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008600:	667b      	str	r3, [r7, #100]	@ 0x64
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	461a      	mov	r2, r3
 8008608:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800860a:	657b      	str	r3, [r7, #84]	@ 0x54
 800860c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008610:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008612:	e841 2300 	strex	r3, r2, [r1]
 8008616:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1e6      	bne.n	80085ec <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	3308      	adds	r3, #8
 8008624:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008628:	e853 3f00 	ldrex	r3, [r3]
 800862c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800862e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008630:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008634:	f023 0301 	bic.w	r3, r3, #1
 8008638:	663b      	str	r3, [r7, #96]	@ 0x60
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	3308      	adds	r3, #8
 8008640:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008642:	643a      	str	r2, [r7, #64]	@ 0x40
 8008644:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008646:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008648:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800864a:	e841 2300 	strex	r3, r2, [r1]
 800864e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1e3      	bne.n	800861e <HAL_UART_AbortReceive+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800865a:	2b01      	cmp	r3, #1
 800865c:	d118      	bne.n	8008690 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008664:	6a3b      	ldr	r3, [r7, #32]
 8008666:	e853 3f00 	ldrex	r3, [r3]
 800866a:	61fb      	str	r3, [r7, #28]
   return(result);
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	f023 0310 	bic.w	r3, r3, #16
 8008672:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	461a      	mov	r2, r3
 800867a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800867c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800867e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008682:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008684:	e841 2300 	strex	r3, r2, [r1]
 8008688:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800868a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1e6      	bne.n	800865e <HAL_UART_AbortReceive+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800869a:	2b40      	cmp	r3, #64	@ 0x40
 800869c:	d13b      	bne.n	8008716 <HAL_UART_AbortReceive+0x132>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	3308      	adds	r3, #8
 80086a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	e853 3f00 	ldrex	r3, [r3]
 80086ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	3308      	adds	r3, #8
 80086bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086be:	61ba      	str	r2, [r7, #24]
 80086c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c2:	6979      	ldr	r1, [r7, #20]
 80086c4:	69ba      	ldr	r2, [r7, #24]
 80086c6:	e841 2300 	strex	r3, r2, [r1]
 80086ca:	613b      	str	r3, [r7, #16]
   return(result);
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d1e5      	bne.n	800869e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d01c      	beq.n	8008716 <HAL_UART_AbortReceive+0x132>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086e2:	2200      	movs	r2, #0
 80086e4:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7fc feca 	bl	8005486 <HAL_DMA_Abort>
 80086f2:	4603      	mov	r3, r0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00e      	beq.n	8008716 <HAL_UART_AbortReceive+0x132>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086fe:	4618      	mov	r0, r3
 8008700:	f7fd f82b 	bl	800575a <HAL_DMA_GetError>
 8008704:	4603      	mov	r3, r0
 8008706:	2b20      	cmp	r3, #32
 8008708:	d105      	bne.n	8008716 <HAL_UART_AbortReceive+0x132>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2210      	movs	r2, #16
 800870e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8008712:	2303      	movs	r3, #3
 8008714:	e019      	b.n	800874a <HAL_UART_AbortReceive+0x166>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	220f      	movs	r2, #15
 8008724:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	8b1b      	ldrh	r3, [r3, #24]
 800872c:	b29a      	uxth	r2, r3
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f042 0208 	orr.w	r2, r2, #8
 8008736:	b292      	uxth	r2, r2
 8008738:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2220      	movs	r2, #32
 800873e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3768      	adds	r7, #104	@ 0x68
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
	...

08008754 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b0ba      	sub	sp, #232	@ 0xe8
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	69db      	ldr	r3, [r3, #28]
 8008762:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800877a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800877e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008782:	4013      	ands	r3, r2
 8008784:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008788:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800878c:	2b00      	cmp	r3, #0
 800878e:	d11b      	bne.n	80087c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008794:	f003 0320 	and.w	r3, r3, #32
 8008798:	2b00      	cmp	r3, #0
 800879a:	d015      	beq.n	80087c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800879c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087a0:	f003 0320 	and.w	r3, r3, #32
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d105      	bne.n	80087b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80087a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d009      	beq.n	80087c8 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	f000 8300 	beq.w	8008dbe <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	4798      	blx	r3
      }
      return;
 80087c6:	e2fa      	b.n	8008dbe <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80087c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f000 8123 	beq.w	8008a18 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80087d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80087d6:	4b8d      	ldr	r3, [pc, #564]	@ (8008a0c <HAL_UART_IRQHandler+0x2b8>)
 80087d8:	4013      	ands	r3, r2
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d106      	bne.n	80087ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80087de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80087e2:	4b8b      	ldr	r3, [pc, #556]	@ (8008a10 <HAL_UART_IRQHandler+0x2bc>)
 80087e4:	4013      	ands	r3, r2
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	f000 8116 	beq.w	8008a18 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80087ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087f0:	f003 0301 	and.w	r3, r3, #1
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d011      	beq.n	800881c <HAL_UART_IRQHandler+0xc8>
 80087f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008800:	2b00      	cmp	r3, #0
 8008802:	d00b      	beq.n	800881c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2201      	movs	r2, #1
 800880a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008812:	f043 0201 	orr.w	r2, r3, #1
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800881c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008820:	f003 0302 	and.w	r3, r3, #2
 8008824:	2b00      	cmp	r3, #0
 8008826:	d011      	beq.n	800884c <HAL_UART_IRQHandler+0xf8>
 8008828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800882c:	f003 0301 	and.w	r3, r3, #1
 8008830:	2b00      	cmp	r3, #0
 8008832:	d00b      	beq.n	800884c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2202      	movs	r2, #2
 800883a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008842:	f043 0204 	orr.w	r2, r3, #4
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800884c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008850:	f003 0304 	and.w	r3, r3, #4
 8008854:	2b00      	cmp	r3, #0
 8008856:	d011      	beq.n	800887c <HAL_UART_IRQHandler+0x128>
 8008858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800885c:	f003 0301 	and.w	r3, r3, #1
 8008860:	2b00      	cmp	r3, #0
 8008862:	d00b      	beq.n	800887c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2204      	movs	r2, #4
 800886a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008872:	f043 0202 	orr.w	r2, r3, #2
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800887c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008880:	f003 0308 	and.w	r3, r3, #8
 8008884:	2b00      	cmp	r3, #0
 8008886:	d017      	beq.n	80088b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800888c:	f003 0320 	and.w	r3, r3, #32
 8008890:	2b00      	cmp	r3, #0
 8008892:	d105      	bne.n	80088a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008894:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008898:	4b5c      	ldr	r3, [pc, #368]	@ (8008a0c <HAL_UART_IRQHandler+0x2b8>)
 800889a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00b      	beq.n	80088b8 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2208      	movs	r2, #8
 80088a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ae:	f043 0208 	orr.w	r2, r3, #8
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80088b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d012      	beq.n	80088ea <HAL_UART_IRQHandler+0x196>
 80088c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00c      	beq.n	80088ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e0:	f043 0220 	orr.w	r2, r3, #32
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f000 8266 	beq.w	8008dc2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80088f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088fa:	f003 0320 	and.w	r3, r3, #32
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d013      	beq.n	800892a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008906:	f003 0320 	and.w	r3, r3, #32
 800890a:	2b00      	cmp	r3, #0
 800890c:	d105      	bne.n	800891a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800890e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008916:	2b00      	cmp	r3, #0
 8008918:	d007      	beq.n	800892a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800891e:	2b00      	cmp	r3, #0
 8008920:	d003      	beq.n	800892a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008930:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800893e:	2b40      	cmp	r3, #64	@ 0x40
 8008940:	d005      	beq.n	800894e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008942:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008946:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800894a:	2b00      	cmp	r3, #0
 800894c:	d054      	beq.n	80089f8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 ffff 	bl	8009952 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800895e:	2b40      	cmp	r3, #64	@ 0x40
 8008960:	d146      	bne.n	80089f0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3308      	adds	r3, #8
 8008968:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008970:	e853 3f00 	ldrex	r3, [r3]
 8008974:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008978:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800897c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008980:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	3308      	adds	r3, #8
 800898a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800898e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008992:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008996:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800899a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800899e:	e841 2300 	strex	r3, r2, [r1]
 80089a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80089a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1d9      	bne.n	8008962 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d017      	beq.n	80089e8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089be:	4a15      	ldr	r2, [pc, #84]	@ (8008a14 <HAL_UART_IRQHandler+0x2c0>)
 80089c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c8:	4618      	mov	r0, r3
 80089ca:	f7fc fdb8 	bl	800553e <HAL_DMA_Abort_IT>
 80089ce:	4603      	mov	r3, r0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d019      	beq.n	8008a08 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80089e2:	4610      	mov	r0, r2
 80089e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089e6:	e00f      	b.n	8008a08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f7f9 fde7 	bl	80025bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089ee:	e00b      	b.n	8008a08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f7f9 fde3 	bl	80025bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089f6:	e007      	b.n	8008a08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f7f9 fddf 	bl	80025bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008a06:	e1dc      	b.n	8008dc2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a08:	bf00      	nop
    return;
 8008a0a:	e1da      	b.n	8008dc2 <HAL_UART_IRQHandler+0x66e>
 8008a0c:	10000001 	.word	0x10000001
 8008a10:	04000120 	.word	0x04000120
 8008a14:	08009c09 	.word	0x08009c09

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	f040 8170 	bne.w	8008d02 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a26:	f003 0310 	and.w	r3, r3, #16
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	f000 8169 	beq.w	8008d02 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a34:	f003 0310 	and.w	r3, r3, #16
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f000 8162 	beq.w	8008d02 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2210      	movs	r2, #16
 8008a44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a50:	2b40      	cmp	r3, #64	@ 0x40
 8008a52:	f040 80d8 	bne.w	8008c06 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f000 80af 	beq.w	8008bcc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	f080 80a7 	bcs.w	8008bcc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f003 0320 	and.w	r3, r3, #32
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f040 8087 	bne.w	8008baa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008aa8:	e853 3f00 	ldrex	r3, [r3]
 8008aac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ab0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ab8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008ac6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008aca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ace:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ad2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ad6:	e841 2300 	strex	r3, r2, [r1]
 8008ada:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008ade:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1da      	bne.n	8008a9c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	3308      	adds	r3, #8
 8008aec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008af0:	e853 3f00 	ldrex	r3, [r3]
 8008af4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008af6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008af8:	f023 0301 	bic.w	r3, r3, #1
 8008afc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	3308      	adds	r3, #8
 8008b06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b16:	e841 2300 	strex	r3, r2, [r1]
 8008b1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d1e1      	bne.n	8008ae6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	3308      	adds	r3, #8
 8008b28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b2c:	e853 3f00 	ldrex	r3, [r3]
 8008b30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	3308      	adds	r3, #8
 8008b42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008b46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b4e:	e841 2300 	strex	r3, r2, [r1]
 8008b52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1e3      	bne.n	8008b22 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2220      	movs	r2, #32
 8008b5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b70:	e853 3f00 	ldrex	r3, [r3]
 8008b74:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b78:	f023 0310 	bic.w	r3, r3, #16
 8008b7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	461a      	mov	r2, r3
 8008b86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b8c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b92:	e841 2300 	strex	r3, r2, [r1]
 8008b96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d1e4      	bne.n	8008b68 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fc fc6e 	bl	8005486 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2202      	movs	r2, #2
 8008bae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	1ad3      	subs	r3, r2, r3
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 f91b 	bl	8008e00 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008bca:	e0fc      	b.n	8008dc6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008bd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	f040 80f5 	bne.w	8008dc6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f003 0320 	and.w	r3, r3, #32
 8008bea:	2b20      	cmp	r3, #32
 8008bec:	f040 80eb 	bne.w	8008dc6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2202      	movs	r2, #2
 8008bf4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 f8fe 	bl	8008e00 <HAL_UARTEx_RxEventCallback>
      return;
 8008c04:	e0df      	b.n	8008dc6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	1ad3      	subs	r3, r2, r3
 8008c16:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	f000 80d1 	beq.w	8008dca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008c28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 80cc 	beq.w	8008dca <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008c54:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c5c:	e841 2300 	strex	r3, r2, [r1]
 8008c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e4      	bne.n	8008c32 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	3308      	adds	r3, #8
 8008c6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c72:	e853 3f00 	ldrex	r3, [r3]
 8008c76:	623b      	str	r3, [r7, #32]
   return(result);
 8008c78:	6a3b      	ldr	r3, [r7, #32]
 8008c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c7e:	f023 0301 	bic.w	r3, r3, #1
 8008c82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	3308      	adds	r3, #8
 8008c8c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c90:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c98:	e841 2300 	strex	r3, r2, [r1]
 8008c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d1e1      	bne.n	8008c68 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2220      	movs	r2, #32
 8008ca8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f023 0310 	bic.w	r3, r3, #16
 8008ccc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008cda:	61fb      	str	r3, [r7, #28]
 8008cdc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cde:	69b9      	ldr	r1, [r7, #24]
 8008ce0:	69fa      	ldr	r2, [r7, #28]
 8008ce2:	e841 2300 	strex	r3, r2, [r1]
 8008ce6:	617b      	str	r3, [r7, #20]
   return(result);
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d1e4      	bne.n	8008cb8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2202      	movs	r2, #2
 8008cf2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008cf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f880 	bl	8008e00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008d00:	e063      	b.n	8008dca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d00e      	beq.n	8008d2c <HAL_UART_IRQHandler+0x5d8>
 8008d0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d008      	beq.n	8008d2c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008d22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 ffb0 	bl	8009c8a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d2a:	e051      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d014      	beq.n	8008d62 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d105      	bne.n	8008d50 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d008      	beq.n	8008d62 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d03a      	beq.n	8008dce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	4798      	blx	r3
    }
    return;
 8008d60:	e035      	b.n	8008dce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d009      	beq.n	8008d82 <HAL_UART_IRQHandler+0x62e>
 8008d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d003      	beq.n	8008d82 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 ff5a 	bl	8009c34 <UART_EndTransmit_IT>
    return;
 8008d80:	e026      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d009      	beq.n	8008da2 <HAL_UART_IRQHandler+0x64e>
 8008d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d92:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d003      	beq.n	8008da2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 ff89 	bl	8009cb2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008da0:	e016      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008da6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d010      	beq.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
 8008dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	da0c      	bge.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 ff71 	bl	8009c9e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008dbc:	e008      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
      return;
 8008dbe:	bf00      	nop
 8008dc0:	e006      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
    return;
 8008dc2:	bf00      	nop
 8008dc4:	e004      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
      return;
 8008dc6:	bf00      	nop
 8008dc8:	e002      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
      return;
 8008dca:	bf00      	nop
 8008dcc:	e000      	b.n	8008dd0 <HAL_UART_IRQHandler+0x67c>
    return;
 8008dce:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8008dd0:	37e8      	adds	r7, #232	@ 0xe8
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop

08008dd8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	460b      	mov	r3, r1
 8008e0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e1c:	b08c      	sub	sp, #48	@ 0x30
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e22:	2300      	movs	r3, #0
 8008e24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	689a      	ldr	r2, [r3, #8]
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	431a      	orrs	r2, r3
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	695b      	ldr	r3, [r3, #20]
 8008e36:	431a      	orrs	r2, r3
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	69db      	ldr	r3, [r3, #28]
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	4baa      	ldr	r3, [pc, #680]	@ (80090f0 <UART_SetConfig+0x2d8>)
 8008e48:	4013      	ands	r3, r2
 8008e4a:	697a      	ldr	r2, [r7, #20]
 8008e4c:	6812      	ldr	r2, [r2, #0]
 8008e4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e50:	430b      	orrs	r3, r1
 8008e52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	68da      	ldr	r2, [r3, #12]
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	699b      	ldr	r3, [r3, #24]
 8008e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a9f      	ldr	r2, [pc, #636]	@ (80090f4 <UART_SetConfig+0x2dc>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d004      	beq.n	8008e84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	6a1b      	ldr	r3, [r3, #32]
 8008e7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e80:	4313      	orrs	r3, r2
 8008e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	689b      	ldr	r3, [r3, #8]
 8008e8a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008e8e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008e92:	697a      	ldr	r2, [r7, #20]
 8008e94:	6812      	ldr	r2, [r2, #0]
 8008e96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e98:	430b      	orrs	r3, r1
 8008e9a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea2:	f023 010f 	bic.w	r1, r3, #15
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	430a      	orrs	r2, r1
 8008eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a90      	ldr	r2, [pc, #576]	@ (80090f8 <UART_SetConfig+0x2e0>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d125      	bne.n	8008f08 <UART_SetConfig+0xf0>
 8008ebc:	4b8f      	ldr	r3, [pc, #572]	@ (80090fc <UART_SetConfig+0x2e4>)
 8008ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ec2:	f003 0303 	and.w	r3, r3, #3
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	d81a      	bhi.n	8008f00 <UART_SetConfig+0xe8>
 8008eca:	a201      	add	r2, pc, #4	@ (adr r2, 8008ed0 <UART_SetConfig+0xb8>)
 8008ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed0:	08008ee1 	.word	0x08008ee1
 8008ed4:	08008ef1 	.word	0x08008ef1
 8008ed8:	08008ee9 	.word	0x08008ee9
 8008edc:	08008ef9 	.word	0x08008ef9
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ee6:	e116      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008ee8:	2302      	movs	r3, #2
 8008eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eee:	e112      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008ef0:	2304      	movs	r3, #4
 8008ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ef6:	e10e      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008ef8:	2308      	movs	r3, #8
 8008efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008efe:	e10a      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008f00:	2310      	movs	r3, #16
 8008f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f06:	e106      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a7c      	ldr	r2, [pc, #496]	@ (8009100 <UART_SetConfig+0x2e8>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d138      	bne.n	8008f84 <UART_SetConfig+0x16c>
 8008f12:	4b7a      	ldr	r3, [pc, #488]	@ (80090fc <UART_SetConfig+0x2e4>)
 8008f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f18:	f003 030c 	and.w	r3, r3, #12
 8008f1c:	2b0c      	cmp	r3, #12
 8008f1e:	d82d      	bhi.n	8008f7c <UART_SetConfig+0x164>
 8008f20:	a201      	add	r2, pc, #4	@ (adr r2, 8008f28 <UART_SetConfig+0x110>)
 8008f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f26:	bf00      	nop
 8008f28:	08008f5d 	.word	0x08008f5d
 8008f2c:	08008f7d 	.word	0x08008f7d
 8008f30:	08008f7d 	.word	0x08008f7d
 8008f34:	08008f7d 	.word	0x08008f7d
 8008f38:	08008f6d 	.word	0x08008f6d
 8008f3c:	08008f7d 	.word	0x08008f7d
 8008f40:	08008f7d 	.word	0x08008f7d
 8008f44:	08008f7d 	.word	0x08008f7d
 8008f48:	08008f65 	.word	0x08008f65
 8008f4c:	08008f7d 	.word	0x08008f7d
 8008f50:	08008f7d 	.word	0x08008f7d
 8008f54:	08008f7d 	.word	0x08008f7d
 8008f58:	08008f75 	.word	0x08008f75
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f62:	e0d8      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008f64:	2302      	movs	r3, #2
 8008f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f6a:	e0d4      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008f6c:	2304      	movs	r3, #4
 8008f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f72:	e0d0      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008f74:	2308      	movs	r3, #8
 8008f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f7a:	e0cc      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008f7c:	2310      	movs	r3, #16
 8008f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f82:	e0c8      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a5e      	ldr	r2, [pc, #376]	@ (8009104 <UART_SetConfig+0x2ec>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d125      	bne.n	8008fda <UART_SetConfig+0x1c2>
 8008f8e:	4b5b      	ldr	r3, [pc, #364]	@ (80090fc <UART_SetConfig+0x2e4>)
 8008f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f94:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008f98:	2b30      	cmp	r3, #48	@ 0x30
 8008f9a:	d016      	beq.n	8008fca <UART_SetConfig+0x1b2>
 8008f9c:	2b30      	cmp	r3, #48	@ 0x30
 8008f9e:	d818      	bhi.n	8008fd2 <UART_SetConfig+0x1ba>
 8008fa0:	2b20      	cmp	r3, #32
 8008fa2:	d00a      	beq.n	8008fba <UART_SetConfig+0x1a2>
 8008fa4:	2b20      	cmp	r3, #32
 8008fa6:	d814      	bhi.n	8008fd2 <UART_SetConfig+0x1ba>
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <UART_SetConfig+0x19a>
 8008fac:	2b10      	cmp	r3, #16
 8008fae:	d008      	beq.n	8008fc2 <UART_SetConfig+0x1aa>
 8008fb0:	e00f      	b.n	8008fd2 <UART_SetConfig+0x1ba>
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fb8:	e0ad      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008fba:	2302      	movs	r3, #2
 8008fbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fc0:	e0a9      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008fc2:	2304      	movs	r3, #4
 8008fc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fc8:	e0a5      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008fca:	2308      	movs	r3, #8
 8008fcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fd0:	e0a1      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008fd2:	2310      	movs	r3, #16
 8008fd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fd8:	e09d      	b.n	8009116 <UART_SetConfig+0x2fe>
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a4a      	ldr	r2, [pc, #296]	@ (8009108 <UART_SetConfig+0x2f0>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d125      	bne.n	8009030 <UART_SetConfig+0x218>
 8008fe4:	4b45      	ldr	r3, [pc, #276]	@ (80090fc <UART_SetConfig+0x2e4>)
 8008fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008fee:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ff0:	d016      	beq.n	8009020 <UART_SetConfig+0x208>
 8008ff2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ff4:	d818      	bhi.n	8009028 <UART_SetConfig+0x210>
 8008ff6:	2b80      	cmp	r3, #128	@ 0x80
 8008ff8:	d00a      	beq.n	8009010 <UART_SetConfig+0x1f8>
 8008ffa:	2b80      	cmp	r3, #128	@ 0x80
 8008ffc:	d814      	bhi.n	8009028 <UART_SetConfig+0x210>
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d002      	beq.n	8009008 <UART_SetConfig+0x1f0>
 8009002:	2b40      	cmp	r3, #64	@ 0x40
 8009004:	d008      	beq.n	8009018 <UART_SetConfig+0x200>
 8009006:	e00f      	b.n	8009028 <UART_SetConfig+0x210>
 8009008:	2300      	movs	r3, #0
 800900a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800900e:	e082      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009010:	2302      	movs	r3, #2
 8009012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009016:	e07e      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009018:	2304      	movs	r3, #4
 800901a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800901e:	e07a      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009020:	2308      	movs	r3, #8
 8009022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009026:	e076      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009028:	2310      	movs	r3, #16
 800902a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800902e:	e072      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a35      	ldr	r2, [pc, #212]	@ (800910c <UART_SetConfig+0x2f4>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d12a      	bne.n	8009090 <UART_SetConfig+0x278>
 800903a:	4b30      	ldr	r3, [pc, #192]	@ (80090fc <UART_SetConfig+0x2e4>)
 800903c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009040:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009044:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009048:	d01a      	beq.n	8009080 <UART_SetConfig+0x268>
 800904a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800904e:	d81b      	bhi.n	8009088 <UART_SetConfig+0x270>
 8009050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009054:	d00c      	beq.n	8009070 <UART_SetConfig+0x258>
 8009056:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800905a:	d815      	bhi.n	8009088 <UART_SetConfig+0x270>
 800905c:	2b00      	cmp	r3, #0
 800905e:	d003      	beq.n	8009068 <UART_SetConfig+0x250>
 8009060:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009064:	d008      	beq.n	8009078 <UART_SetConfig+0x260>
 8009066:	e00f      	b.n	8009088 <UART_SetConfig+0x270>
 8009068:	2300      	movs	r3, #0
 800906a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800906e:	e052      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009070:	2302      	movs	r3, #2
 8009072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009076:	e04e      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009078:	2304      	movs	r3, #4
 800907a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800907e:	e04a      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009080:	2308      	movs	r3, #8
 8009082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009086:	e046      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009088:	2310      	movs	r3, #16
 800908a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800908e:	e042      	b.n	8009116 <UART_SetConfig+0x2fe>
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a17      	ldr	r2, [pc, #92]	@ (80090f4 <UART_SetConfig+0x2dc>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d13a      	bne.n	8009110 <UART_SetConfig+0x2f8>
 800909a:	4b18      	ldr	r3, [pc, #96]	@ (80090fc <UART_SetConfig+0x2e4>)
 800909c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80090a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090a8:	d01a      	beq.n	80090e0 <UART_SetConfig+0x2c8>
 80090aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090ae:	d81b      	bhi.n	80090e8 <UART_SetConfig+0x2d0>
 80090b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090b4:	d00c      	beq.n	80090d0 <UART_SetConfig+0x2b8>
 80090b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090ba:	d815      	bhi.n	80090e8 <UART_SetConfig+0x2d0>
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d003      	beq.n	80090c8 <UART_SetConfig+0x2b0>
 80090c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090c4:	d008      	beq.n	80090d8 <UART_SetConfig+0x2c0>
 80090c6:	e00f      	b.n	80090e8 <UART_SetConfig+0x2d0>
 80090c8:	2300      	movs	r3, #0
 80090ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ce:	e022      	b.n	8009116 <UART_SetConfig+0x2fe>
 80090d0:	2302      	movs	r3, #2
 80090d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090d6:	e01e      	b.n	8009116 <UART_SetConfig+0x2fe>
 80090d8:	2304      	movs	r3, #4
 80090da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090de:	e01a      	b.n	8009116 <UART_SetConfig+0x2fe>
 80090e0:	2308      	movs	r3, #8
 80090e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090e6:	e016      	b.n	8009116 <UART_SetConfig+0x2fe>
 80090e8:	2310      	movs	r3, #16
 80090ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ee:	e012      	b.n	8009116 <UART_SetConfig+0x2fe>
 80090f0:	cfff69f3 	.word	0xcfff69f3
 80090f4:	40008000 	.word	0x40008000
 80090f8:	40013800 	.word	0x40013800
 80090fc:	40021000 	.word	0x40021000
 8009100:	40004400 	.word	0x40004400
 8009104:	40004800 	.word	0x40004800
 8009108:	40004c00 	.word	0x40004c00
 800910c:	40005000 	.word	0x40005000
 8009110:	2310      	movs	r3, #16
 8009112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4aae      	ldr	r2, [pc, #696]	@ (80093d4 <UART_SetConfig+0x5bc>)
 800911c:	4293      	cmp	r3, r2
 800911e:	f040 8097 	bne.w	8009250 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009122:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009126:	2b08      	cmp	r3, #8
 8009128:	d823      	bhi.n	8009172 <UART_SetConfig+0x35a>
 800912a:	a201      	add	r2, pc, #4	@ (adr r2, 8009130 <UART_SetConfig+0x318>)
 800912c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009130:	08009155 	.word	0x08009155
 8009134:	08009173 	.word	0x08009173
 8009138:	0800915d 	.word	0x0800915d
 800913c:	08009173 	.word	0x08009173
 8009140:	08009163 	.word	0x08009163
 8009144:	08009173 	.word	0x08009173
 8009148:	08009173 	.word	0x08009173
 800914c:	08009173 	.word	0x08009173
 8009150:	0800916b 	.word	0x0800916b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009154:	f7fd fc48 	bl	80069e8 <HAL_RCC_GetPCLK1Freq>
 8009158:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800915a:	e010      	b.n	800917e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800915c:	4b9e      	ldr	r3, [pc, #632]	@ (80093d8 <UART_SetConfig+0x5c0>)
 800915e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009160:	e00d      	b.n	800917e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009162:	f7fd fba9 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 8009166:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009168:	e009      	b.n	800917e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800916a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800916e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009170:	e005      	b.n	800917e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009172:	2300      	movs	r3, #0
 8009174:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800917c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800917e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009180:	2b00      	cmp	r3, #0
 8009182:	f000 8130 	beq.w	80093e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918a:	4a94      	ldr	r2, [pc, #592]	@ (80093dc <UART_SetConfig+0x5c4>)
 800918c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009190:	461a      	mov	r2, r3
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	fbb3 f3f2 	udiv	r3, r3, r2
 8009198:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	685a      	ldr	r2, [r3, #4]
 800919e:	4613      	mov	r3, r2
 80091a0:	005b      	lsls	r3, r3, #1
 80091a2:	4413      	add	r3, r2
 80091a4:	69ba      	ldr	r2, [r7, #24]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d305      	bcc.n	80091b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091b0:	69ba      	ldr	r2, [r7, #24]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d903      	bls.n	80091be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091bc:	e113      	b.n	80093e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	2200      	movs	r2, #0
 80091c2:	60bb      	str	r3, [r7, #8]
 80091c4:	60fa      	str	r2, [r7, #12]
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ca:	4a84      	ldr	r2, [pc, #528]	@ (80093dc <UART_SetConfig+0x5c4>)
 80091cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	2200      	movs	r2, #0
 80091d4:	603b      	str	r3, [r7, #0]
 80091d6:	607a      	str	r2, [r7, #4]
 80091d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80091e0:	f7f7 fc2a 	bl	8000a38 <__aeabi_uldivmod>
 80091e4:	4602      	mov	r2, r0
 80091e6:	460b      	mov	r3, r1
 80091e8:	4610      	mov	r0, r2
 80091ea:	4619      	mov	r1, r3
 80091ec:	f04f 0200 	mov.w	r2, #0
 80091f0:	f04f 0300 	mov.w	r3, #0
 80091f4:	020b      	lsls	r3, r1, #8
 80091f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80091fa:	0202      	lsls	r2, r0, #8
 80091fc:	6979      	ldr	r1, [r7, #20]
 80091fe:	6849      	ldr	r1, [r1, #4]
 8009200:	0849      	lsrs	r1, r1, #1
 8009202:	2000      	movs	r0, #0
 8009204:	460c      	mov	r4, r1
 8009206:	4605      	mov	r5, r0
 8009208:	eb12 0804 	adds.w	r8, r2, r4
 800920c:	eb43 0905 	adc.w	r9, r3, r5
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	469a      	mov	sl, r3
 8009218:	4693      	mov	fp, r2
 800921a:	4652      	mov	r2, sl
 800921c:	465b      	mov	r3, fp
 800921e:	4640      	mov	r0, r8
 8009220:	4649      	mov	r1, r9
 8009222:	f7f7 fc09 	bl	8000a38 <__aeabi_uldivmod>
 8009226:	4602      	mov	r2, r0
 8009228:	460b      	mov	r3, r1
 800922a:	4613      	mov	r3, r2
 800922c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800922e:	6a3b      	ldr	r3, [r7, #32]
 8009230:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009234:	d308      	bcc.n	8009248 <UART_SetConfig+0x430>
 8009236:	6a3b      	ldr	r3, [r7, #32]
 8009238:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800923c:	d204      	bcs.n	8009248 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	6a3a      	ldr	r2, [r7, #32]
 8009244:	60da      	str	r2, [r3, #12]
 8009246:	e0ce      	b.n	80093e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800924e:	e0ca      	b.n	80093e6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	69db      	ldr	r3, [r3, #28]
 8009254:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009258:	d166      	bne.n	8009328 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800925a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800925e:	2b08      	cmp	r3, #8
 8009260:	d827      	bhi.n	80092b2 <UART_SetConfig+0x49a>
 8009262:	a201      	add	r2, pc, #4	@ (adr r2, 8009268 <UART_SetConfig+0x450>)
 8009264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009268:	0800928d 	.word	0x0800928d
 800926c:	08009295 	.word	0x08009295
 8009270:	0800929d 	.word	0x0800929d
 8009274:	080092b3 	.word	0x080092b3
 8009278:	080092a3 	.word	0x080092a3
 800927c:	080092b3 	.word	0x080092b3
 8009280:	080092b3 	.word	0x080092b3
 8009284:	080092b3 	.word	0x080092b3
 8009288:	080092ab 	.word	0x080092ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800928c:	f7fd fbac 	bl	80069e8 <HAL_RCC_GetPCLK1Freq>
 8009290:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009292:	e014      	b.n	80092be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009294:	f7fd fbbe 	bl	8006a14 <HAL_RCC_GetPCLK2Freq>
 8009298:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800929a:	e010      	b.n	80092be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800929c:	4b4e      	ldr	r3, [pc, #312]	@ (80093d8 <UART_SetConfig+0x5c0>)
 800929e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092a0:	e00d      	b.n	80092be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092a2:	f7fd fb09 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 80092a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092a8:	e009      	b.n	80092be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092b0:	e005      	b.n	80092be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80092b2:	2300      	movs	r3, #0
 80092b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80092bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	f000 8090 	beq.w	80093e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ca:	4a44      	ldr	r2, [pc, #272]	@ (80093dc <UART_SetConfig+0x5c4>)
 80092cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092d0:	461a      	mov	r2, r3
 80092d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80092d8:	005a      	lsls	r2, r3, #1
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	085b      	lsrs	r3, r3, #1
 80092e0:	441a      	add	r2, r3
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80092ea:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092ec:	6a3b      	ldr	r3, [r7, #32]
 80092ee:	2b0f      	cmp	r3, #15
 80092f0:	d916      	bls.n	8009320 <UART_SetConfig+0x508>
 80092f2:	6a3b      	ldr	r3, [r7, #32]
 80092f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092f8:	d212      	bcs.n	8009320 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092fa:	6a3b      	ldr	r3, [r7, #32]
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	f023 030f 	bic.w	r3, r3, #15
 8009302:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009304:	6a3b      	ldr	r3, [r7, #32]
 8009306:	085b      	lsrs	r3, r3, #1
 8009308:	b29b      	uxth	r3, r3
 800930a:	f003 0307 	and.w	r3, r3, #7
 800930e:	b29a      	uxth	r2, r3
 8009310:	8bfb      	ldrh	r3, [r7, #30]
 8009312:	4313      	orrs	r3, r2
 8009314:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	8bfa      	ldrh	r2, [r7, #30]
 800931c:	60da      	str	r2, [r3, #12]
 800931e:	e062      	b.n	80093e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009326:	e05e      	b.n	80093e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009328:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800932c:	2b08      	cmp	r3, #8
 800932e:	d828      	bhi.n	8009382 <UART_SetConfig+0x56a>
 8009330:	a201      	add	r2, pc, #4	@ (adr r2, 8009338 <UART_SetConfig+0x520>)
 8009332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009336:	bf00      	nop
 8009338:	0800935d 	.word	0x0800935d
 800933c:	08009365 	.word	0x08009365
 8009340:	0800936d 	.word	0x0800936d
 8009344:	08009383 	.word	0x08009383
 8009348:	08009373 	.word	0x08009373
 800934c:	08009383 	.word	0x08009383
 8009350:	08009383 	.word	0x08009383
 8009354:	08009383 	.word	0x08009383
 8009358:	0800937b 	.word	0x0800937b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800935c:	f7fd fb44 	bl	80069e8 <HAL_RCC_GetPCLK1Freq>
 8009360:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009362:	e014      	b.n	800938e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009364:	f7fd fb56 	bl	8006a14 <HAL_RCC_GetPCLK2Freq>
 8009368:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800936a:	e010      	b.n	800938e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800936c:	4b1a      	ldr	r3, [pc, #104]	@ (80093d8 <UART_SetConfig+0x5c0>)
 800936e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009370:	e00d      	b.n	800938e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009372:	f7fd faa1 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 8009376:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009378:	e009      	b.n	800938e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800937a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800937e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009380:	e005      	b.n	800938e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009382:	2300      	movs	r3, #0
 8009384:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009386:	2301      	movs	r3, #1
 8009388:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800938c:	bf00      	nop
    }

    if (pclk != 0U)
 800938e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009390:	2b00      	cmp	r3, #0
 8009392:	d028      	beq.n	80093e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009398:	4a10      	ldr	r2, [pc, #64]	@ (80093dc <UART_SetConfig+0x5c4>)
 800939a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800939e:	461a      	mov	r2, r3
 80093a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	085b      	lsrs	r3, r3, #1
 80093ac:	441a      	add	r2, r3
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80093b6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093b8:	6a3b      	ldr	r3, [r7, #32]
 80093ba:	2b0f      	cmp	r3, #15
 80093bc:	d910      	bls.n	80093e0 <UART_SetConfig+0x5c8>
 80093be:	6a3b      	ldr	r3, [r7, #32]
 80093c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093c4:	d20c      	bcs.n	80093e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	b29a      	uxth	r2, r3
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	60da      	str	r2, [r3, #12]
 80093d0:	e009      	b.n	80093e6 <UART_SetConfig+0x5ce>
 80093d2:	bf00      	nop
 80093d4:	40008000 	.word	0x40008000
 80093d8:	00f42400 	.word	0x00f42400
 80093dc:	0800b0ec 	.word	0x0800b0ec
      }
      else
      {
        ret = HAL_ERROR;
 80093e0:	2301      	movs	r3, #1
 80093e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	2201      	movs	r2, #1
 80093ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	2201      	movs	r2, #1
 80093f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	2200      	movs	r2, #0
 80093fa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	2200      	movs	r2, #0
 8009400:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009402:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009406:	4618      	mov	r0, r3
 8009408:	3730      	adds	r7, #48	@ 0x30
 800940a:	46bd      	mov	sp, r7
 800940c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009410 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800941c:	f003 0308 	and.w	r3, r3, #8
 8009420:	2b00      	cmp	r3, #0
 8009422:	d00a      	beq.n	800943a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	430a      	orrs	r2, r1
 8009438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800943e:	f003 0301 	and.w	r3, r3, #1
 8009442:	2b00      	cmp	r3, #0
 8009444:	d00a      	beq.n	800945c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	430a      	orrs	r2, r1
 800945a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009460:	f003 0302 	and.w	r3, r3, #2
 8009464:	2b00      	cmp	r3, #0
 8009466:	d00a      	beq.n	800947e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	430a      	orrs	r2, r1
 800947c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009482:	f003 0304 	and.w	r3, r3, #4
 8009486:	2b00      	cmp	r3, #0
 8009488:	d00a      	beq.n	80094a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	430a      	orrs	r2, r1
 800949e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094a4:	f003 0310 	and.w	r3, r3, #16
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d00a      	beq.n	80094c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	430a      	orrs	r2, r1
 80094c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c6:	f003 0320 	and.w	r3, r3, #32
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d00a      	beq.n	80094e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	430a      	orrs	r2, r1
 80094e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d01a      	beq.n	8009526 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	430a      	orrs	r2, r1
 8009504:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800950a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800950e:	d10a      	bne.n	8009526 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	430a      	orrs	r2, r1
 8009524:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800952a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00a      	beq.n	8009548 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	430a      	orrs	r2, r1
 8009546:	605a      	str	r2, [r3, #4]
  }
}
 8009548:	bf00      	nop
 800954a:	370c      	adds	r7, #12
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b098      	sub	sp, #96	@ 0x60
 8009558:	af02      	add	r7, sp, #8
 800955a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009564:	f7f9 fe4a 	bl	80031fc <HAL_GetTick>
 8009568:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f003 0308 	and.w	r3, r3, #8
 8009574:	2b08      	cmp	r3, #8
 8009576:	d12f      	bne.n	80095d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009578:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009580:	2200      	movs	r2, #0
 8009582:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f88e 	bl	80096a8 <UART_WaitOnFlagUntilTimeout>
 800958c:	4603      	mov	r3, r0
 800958e:	2b00      	cmp	r3, #0
 8009590:	d022      	beq.n	80095d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800959a:	e853 3f00 	ldrex	r3, [r3]
 800959e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	461a      	mov	r2, r3
 80095ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80095b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095b8:	e841 2300 	strex	r3, r2, [r1]
 80095bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1e6      	bne.n	8009592 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2220      	movs	r2, #32
 80095c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e063      	b.n	80096a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 0304 	and.w	r3, r3, #4
 80095e2:	2b04      	cmp	r3, #4
 80095e4:	d149      	bne.n	800967a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095ee:	2200      	movs	r2, #0
 80095f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f000 f857 	bl	80096a8 <UART_WaitOnFlagUntilTimeout>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d03c      	beq.n	800967a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009608:	e853 3f00 	ldrex	r3, [r3]
 800960c:	623b      	str	r3, [r7, #32]
   return(result);
 800960e:	6a3b      	ldr	r3, [r7, #32]
 8009610:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009614:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	461a      	mov	r2, r3
 800961c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800961e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009620:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009622:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009626:	e841 2300 	strex	r3, r2, [r1]
 800962a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800962c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1e6      	bne.n	8009600 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	3308      	adds	r3, #8
 8009638:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	e853 3f00 	ldrex	r3, [r3]
 8009640:	60fb      	str	r3, [r7, #12]
   return(result);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f023 0301 	bic.w	r3, r3, #1
 8009648:	64bb      	str	r3, [r7, #72]	@ 0x48
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3308      	adds	r3, #8
 8009650:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009652:	61fa      	str	r2, [r7, #28]
 8009654:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009656:	69b9      	ldr	r1, [r7, #24]
 8009658:	69fa      	ldr	r2, [r7, #28]
 800965a:	e841 2300 	strex	r3, r2, [r1]
 800965e:	617b      	str	r3, [r7, #20]
   return(result);
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1e5      	bne.n	8009632 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2220      	movs	r2, #32
 800966a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009676:	2303      	movs	r3, #3
 8009678:	e012      	b.n	80096a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2220      	movs	r2, #32
 800967e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2220      	movs	r2, #32
 8009686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3758      	adds	r7, #88	@ 0x58
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	603b      	str	r3, [r7, #0]
 80096b4:	4613      	mov	r3, r2
 80096b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096b8:	e04f      	b.n	800975a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096c0:	d04b      	beq.n	800975a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096c2:	f7f9 fd9b 	bl	80031fc <HAL_GetTick>
 80096c6:	4602      	mov	r2, r0
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	1ad3      	subs	r3, r2, r3
 80096cc:	69ba      	ldr	r2, [r7, #24]
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d302      	bcc.n	80096d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80096d2:	69bb      	ldr	r3, [r7, #24]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d101      	bne.n	80096dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096d8:	2303      	movs	r3, #3
 80096da:	e04e      	b.n	800977a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f003 0304 	and.w	r3, r3, #4
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d037      	beq.n	800975a <UART_WaitOnFlagUntilTimeout+0xb2>
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	2b80      	cmp	r3, #128	@ 0x80
 80096ee:	d034      	beq.n	800975a <UART_WaitOnFlagUntilTimeout+0xb2>
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	2b40      	cmp	r3, #64	@ 0x40
 80096f4:	d031      	beq.n	800975a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	69db      	ldr	r3, [r3, #28]
 80096fc:	f003 0308 	and.w	r3, r3, #8
 8009700:	2b08      	cmp	r3, #8
 8009702:	d110      	bne.n	8009726 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2208      	movs	r2, #8
 800970a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f000 f920 	bl	8009952 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2208      	movs	r2, #8
 8009716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2200      	movs	r2, #0
 800971e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	e029      	b.n	800977a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	69db      	ldr	r3, [r3, #28]
 800972c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009730:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009734:	d111      	bne.n	800975a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800973e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009740:	68f8      	ldr	r0, [r7, #12]
 8009742:	f000 f906 	bl	8009952 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2220      	movs	r2, #32
 800974a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2200      	movs	r2, #0
 8009752:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009756:	2303      	movs	r3, #3
 8009758:	e00f      	b.n	800977a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	69da      	ldr	r2, [r3, #28]
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	4013      	ands	r3, r2
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	429a      	cmp	r2, r3
 8009768:	bf0c      	ite	eq
 800976a:	2301      	moveq	r3, #1
 800976c:	2300      	movne	r3, #0
 800976e:	b2db      	uxtb	r3, r3
 8009770:	461a      	mov	r2, r3
 8009772:	79fb      	ldrb	r3, [r7, #7]
 8009774:	429a      	cmp	r2, r3
 8009776:	d0a0      	beq.n	80096ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3710      	adds	r7, #16
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
	...

08009784 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b096      	sub	sp, #88	@ 0x58
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	4613      	mov	r3, r2
 8009790:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	88fa      	ldrh	r2, [r7, #6]
 800979c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2200      	movs	r2, #0
 80097a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2222      	movs	r2, #34	@ 0x22
 80097ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d02d      	beq.n	8009816 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097c0:	4a40      	ldr	r2, [pc, #256]	@ (80098c4 <UART_Start_Receive_DMA+0x140>)
 80097c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097ca:	4a3f      	ldr	r2, [pc, #252]	@ (80098c8 <UART_Start_Receive_DMA+0x144>)
 80097cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097d4:	4a3d      	ldr	r2, [pc, #244]	@ (80098cc <UART_Start_Receive_DMA+0x148>)
 80097d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097de:	2200      	movs	r2, #0
 80097e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3324      	adds	r3, #36	@ 0x24
 80097ee:	4619      	mov	r1, r3
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097f4:	461a      	mov	r2, r3
 80097f6:	88fb      	ldrh	r3, [r7, #6]
 80097f8:	f7fb fdca 	bl	8005390 <HAL_DMA_Start_IT>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d009      	beq.n	8009816 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2210      	movs	r2, #16
 8009806:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2220      	movs	r2, #32
 800980e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	e051      	b.n	80098ba <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	691b      	ldr	r3, [r3, #16]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d018      	beq.n	8009850 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009826:	e853 3f00 	ldrex	r3, [r3]
 800982a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800982c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800982e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009832:	657b      	str	r3, [r7, #84]	@ 0x54
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	461a      	mov	r2, r3
 800983a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800983c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800983e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009840:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009842:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009844:	e841 2300 	strex	r3, r2, [r1]
 8009848:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800984a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800984c:	2b00      	cmp	r3, #0
 800984e:	d1e6      	bne.n	800981e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	3308      	adds	r3, #8
 8009856:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985a:	e853 3f00 	ldrex	r3, [r3]
 800985e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009862:	f043 0301 	orr.w	r3, r3, #1
 8009866:	653b      	str	r3, [r7, #80]	@ 0x50
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	3308      	adds	r3, #8
 800986e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009870:	637a      	str	r2, [r7, #52]	@ 0x34
 8009872:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009874:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009876:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009878:	e841 2300 	strex	r3, r2, [r1]
 800987c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800987e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1e5      	bne.n	8009850 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	3308      	adds	r3, #8
 800988a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	e853 3f00 	ldrex	r3, [r3]
 8009892:	613b      	str	r3, [r7, #16]
   return(result);
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800989a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	3308      	adds	r3, #8
 80098a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80098a4:	623a      	str	r2, [r7, #32]
 80098a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a8:	69f9      	ldr	r1, [r7, #28]
 80098aa:	6a3a      	ldr	r2, [r7, #32]
 80098ac:	e841 2300 	strex	r3, r2, [r1]
 80098b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d1e5      	bne.n	8009884 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80098b8:	2300      	movs	r3, #0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3758      	adds	r7, #88	@ 0x58
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	08009a1f 	.word	0x08009a1f
 80098c8:	08009b4b 	.word	0x08009b4b
 80098cc:	08009b89 	.word	0x08009b89

080098d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b08f      	sub	sp, #60	@ 0x3c
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098de:	6a3b      	ldr	r3, [r7, #32]
 80098e0:	e853 3f00 	ldrex	r3, [r3]
 80098e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80098e6:	69fb      	ldr	r3, [r7, #28]
 80098e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80098ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	461a      	mov	r2, r3
 80098f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098f8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e6      	bne.n	80098d8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	3308      	adds	r3, #8
 8009910:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	60bb      	str	r3, [r7, #8]
   return(result);
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009920:	633b      	str	r3, [r7, #48]	@ 0x30
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	3308      	adds	r3, #8
 8009928:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800992a:	61ba      	str	r2, [r7, #24]
 800992c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992e:	6979      	ldr	r1, [r7, #20]
 8009930:	69ba      	ldr	r2, [r7, #24]
 8009932:	e841 2300 	strex	r3, r2, [r1]
 8009936:	613b      	str	r3, [r7, #16]
   return(result);
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1e5      	bne.n	800990a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2220      	movs	r2, #32
 8009942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009946:	bf00      	nop
 8009948:	373c      	adds	r7, #60	@ 0x3c
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr

08009952 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009952:	b480      	push	{r7}
 8009954:	b095      	sub	sp, #84	@ 0x54
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009962:	e853 3f00 	ldrex	r3, [r3]
 8009966:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800996a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800996e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	461a      	mov	r2, r3
 8009976:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009978:	643b      	str	r3, [r7, #64]	@ 0x40
 800997a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800997c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800997e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009980:	e841 2300 	strex	r3, r2, [r1]
 8009984:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1e6      	bne.n	800995a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	3308      	adds	r3, #8
 8009992:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009994:	6a3b      	ldr	r3, [r7, #32]
 8009996:	e853 3f00 	ldrex	r3, [r3]
 800999a:	61fb      	str	r3, [r7, #28]
   return(result);
 800999c:	69fb      	ldr	r3, [r7, #28]
 800999e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099a2:	f023 0301 	bic.w	r3, r3, #1
 80099a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	3308      	adds	r3, #8
 80099ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80099b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099b8:	e841 2300 	strex	r3, r2, [r1]
 80099bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d1e3      	bne.n	800998c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d118      	bne.n	80099fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	e853 3f00 	ldrex	r3, [r3]
 80099d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	f023 0310 	bic.w	r3, r3, #16
 80099e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	461a      	mov	r2, r3
 80099e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099ea:	61bb      	str	r3, [r7, #24]
 80099ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ee:	6979      	ldr	r1, [r7, #20]
 80099f0:	69ba      	ldr	r2, [r7, #24]
 80099f2:	e841 2300 	strex	r3, r2, [r1]
 80099f6:	613b      	str	r3, [r7, #16]
   return(result);
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d1e6      	bne.n	80099cc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2220      	movs	r2, #32
 8009a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009a12:	bf00      	nop
 8009a14:	3754      	adds	r7, #84	@ 0x54
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr

08009a1e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009a1e:	b580      	push	{r7, lr}
 8009a20:	b09c      	sub	sp, #112	@ 0x70
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 0320 	and.w	r3, r3, #32
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d171      	bne.n	8009b1e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009a3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a4a:	e853 3f00 	ldrex	r3, [r3]
 8009a4e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a56:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a62:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a68:	e841 2300 	strex	r3, r2, [r1]
 8009a6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d1e6      	bne.n	8009a42 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	3308      	adds	r3, #8
 8009a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a7e:	e853 3f00 	ldrex	r3, [r3]
 8009a82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a86:	f023 0301 	bic.w	r3, r3, #1
 8009a8a:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	3308      	adds	r3, #8
 8009a92:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009a94:	647a      	str	r2, [r7, #68]	@ 0x44
 8009a96:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a9c:	e841 2300 	strex	r3, r2, [r1]
 8009aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d1e5      	bne.n	8009a74 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009aa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3308      	adds	r3, #8
 8009aae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab2:	e853 3f00 	ldrex	r3, [r3]
 8009ab6:	623b      	str	r3, [r7, #32]
   return(result);
 8009ab8:	6a3b      	ldr	r3, [r7, #32]
 8009aba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009abe:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ac0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	3308      	adds	r3, #8
 8009ac6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009ac8:	633a      	str	r2, [r7, #48]	@ 0x30
 8009aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009acc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ad0:	e841 2300 	strex	r3, r2, [r1]
 8009ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d1e5      	bne.n	8009aa8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ade:	2220      	movs	r2, #32
 8009ae0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ae6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d118      	bne.n	8009b1e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009aec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	e853 3f00 	ldrex	r3, [r3]
 8009af8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f023 0310 	bic.w	r3, r3, #16
 8009b00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	461a      	mov	r2, r3
 8009b08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b0a:	61fb      	str	r3, [r7, #28]
 8009b0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b0e:	69b9      	ldr	r1, [r7, #24]
 8009b10:	69fa      	ldr	r2, [r7, #28]
 8009b12:	e841 2300 	strex	r3, r2, [r1]
 8009b16:	617b      	str	r3, [r7, #20]
   return(result);
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d1e6      	bne.n	8009aec <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b20:	2200      	movs	r2, #0
 8009b22:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d107      	bne.n	8009b3c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b32:	4619      	mov	r1, r3
 8009b34:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009b36:	f7ff f963 	bl	8008e00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b3a:	e002      	b.n	8009b42 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009b3c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009b3e:	f7f8 fbb3 	bl	80022a8 <HAL_UART_RxCpltCallback>
}
 8009b42:	bf00      	nop
 8009b44:	3770      	adds	r7, #112	@ 0x70
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b084      	sub	sp, #16
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b56:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d109      	bne.n	8009b7a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b6c:	085b      	lsrs	r3, r3, #1
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	4619      	mov	r1, r3
 8009b72:	68f8      	ldr	r0, [r7, #12]
 8009b74:	f7ff f944 	bl	8008e00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b78:	e002      	b.n	8009b80 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f7ff f936 	bl	8008dec <HAL_UART_RxHalfCpltCallback>
}
 8009b80:	bf00      	nop
 8009b82:	3710      	adds	r7, #16
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b086      	sub	sp, #24
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b94:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b9c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ba4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bb0:	2b80      	cmp	r3, #128	@ 0x80
 8009bb2:	d109      	bne.n	8009bc8 <UART_DMAError+0x40>
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	2b21      	cmp	r3, #33	@ 0x21
 8009bb8:	d106      	bne.n	8009bc8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009bc2:	6978      	ldr	r0, [r7, #20]
 8009bc4:	f7ff fe84 	bl	80098d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bd2:	2b40      	cmp	r3, #64	@ 0x40
 8009bd4:	d109      	bne.n	8009bea <UART_DMAError+0x62>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2b22      	cmp	r3, #34	@ 0x22
 8009bda:	d106      	bne.n	8009bea <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	2200      	movs	r2, #0
 8009be0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009be4:	6978      	ldr	r0, [r7, #20]
 8009be6:	f7ff feb4 	bl	8009952 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bf0:	f043 0210 	orr.w	r2, r3, #16
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009bfa:	6978      	ldr	r0, [r7, #20]
 8009bfc:	f7f8 fcde 	bl	80025bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c00:	bf00      	nop
 8009c02:	3718      	adds	r7, #24
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c26:	68f8      	ldr	r0, [r7, #12]
 8009c28:	f7f8 fcc8 	bl	80025bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c2c:	bf00      	nop
 8009c2e:	3710      	adds	r7, #16
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b088      	sub	sp, #32
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	e853 3f00 	ldrex	r3, [r3]
 8009c48:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c50:	61fb      	str	r3, [r7, #28]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	461a      	mov	r2, r3
 8009c58:	69fb      	ldr	r3, [r7, #28]
 8009c5a:	61bb      	str	r3, [r7, #24]
 8009c5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5e:	6979      	ldr	r1, [r7, #20]
 8009c60:	69ba      	ldr	r2, [r7, #24]
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	613b      	str	r3, [r7, #16]
   return(result);
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1e6      	bne.n	8009c3c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2220      	movs	r2, #32
 8009c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f7ff f8ab 	bl	8008dd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c82:	bf00      	nop
 8009c84:	3720      	adds	r7, #32
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}

08009c8a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009c8a:	b480      	push	{r7}
 8009c8c:	b083      	sub	sp, #12
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009c92:	bf00      	nop
 8009c94:	370c      	adds	r7, #12
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr

08009c9e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009c9e:	b480      	push	{r7}
 8009ca0:	b083      	sub	sp, #12
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009ca6:	bf00      	nop
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009cb2:	b480      	push	{r7}
 8009cb4:	b083      	sub	sp, #12
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009cba:	bf00      	nop
 8009cbc:	370c      	adds	r7, #12
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr

08009cc6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009cc6:	b480      	push	{r7}
 8009cc8:	b085      	sub	sp, #20
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d101      	bne.n	8009cdc <HAL_UARTEx_DisableFifoMode+0x16>
 8009cd8:	2302      	movs	r3, #2
 8009cda:	e027      	b.n	8009d2c <HAL_UARTEx_DisableFifoMode+0x66>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2201      	movs	r2, #1
 8009ce0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2224      	movs	r2, #36	@ 0x24
 8009ce8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f022 0201 	bic.w	r2, r2, #1
 8009d02:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d0a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	68fa      	ldr	r2, [r7, #12]
 8009d18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2220      	movs	r2, #32
 8009d1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2200      	movs	r2, #0
 8009d26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d2a:	2300      	movs	r3, #0
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3714      	adds	r7, #20
 8009d30:	46bd      	mov	sp, r7
 8009d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d36:	4770      	bx	lr

08009d38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b084      	sub	sp, #16
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d101      	bne.n	8009d50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009d4c:	2302      	movs	r3, #2
 8009d4e:	e02d      	b.n	8009dac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2201      	movs	r2, #1
 8009d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2224      	movs	r2, #36	@ 0x24
 8009d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f022 0201 	bic.w	r2, r2, #1
 8009d76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	689b      	ldr	r3, [r3, #8]
 8009d7e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	683a      	ldr	r2, [r7, #0]
 8009d88:	430a      	orrs	r2, r1
 8009d8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f000 f84f 	bl	8009e30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	68fa      	ldr	r2, [r7, #12]
 8009d98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2220      	movs	r2, #32
 8009d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2200      	movs	r2, #0
 8009da6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009daa:	2300      	movs	r3, #0
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3710      	adds	r7, #16
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d101      	bne.n	8009dcc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009dc8:	2302      	movs	r3, #2
 8009dca:	e02d      	b.n	8009e28 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2224      	movs	r2, #36	@ 0x24
 8009dd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	681a      	ldr	r2, [r3, #0]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f022 0201 	bic.w	r2, r2, #1
 8009df2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	689b      	ldr	r3, [r3, #8]
 8009dfa:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	683a      	ldr	r2, [r7, #0]
 8009e04:	430a      	orrs	r2, r1
 8009e06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 f811 	bl	8009e30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	68fa      	ldr	r2, [r7, #12]
 8009e14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2220      	movs	r2, #32
 8009e1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2200      	movs	r2, #0
 8009e22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e26:	2300      	movs	r3, #0
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3710      	adds	r7, #16
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b085      	sub	sp, #20
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d108      	bne.n	8009e52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2201      	movs	r2, #1
 8009e44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009e50:	e031      	b.n	8009eb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009e52:	2308      	movs	r3, #8
 8009e54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009e56:	2308      	movs	r3, #8
 8009e58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	689b      	ldr	r3, [r3, #8]
 8009e60:	0e5b      	lsrs	r3, r3, #25
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	f003 0307 	and.w	r3, r3, #7
 8009e68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	0f5b      	lsrs	r3, r3, #29
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	f003 0307 	and.w	r3, r3, #7
 8009e78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e7a:	7bbb      	ldrb	r3, [r7, #14]
 8009e7c:	7b3a      	ldrb	r2, [r7, #12]
 8009e7e:	4911      	ldr	r1, [pc, #68]	@ (8009ec4 <UARTEx_SetNbDataToProcess+0x94>)
 8009e80:	5c8a      	ldrb	r2, [r1, r2]
 8009e82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e86:	7b3a      	ldrb	r2, [r7, #12]
 8009e88:	490f      	ldr	r1, [pc, #60]	@ (8009ec8 <UARTEx_SetNbDataToProcess+0x98>)
 8009e8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e90:	b29a      	uxth	r2, r3
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e98:	7bfb      	ldrb	r3, [r7, #15]
 8009e9a:	7b7a      	ldrb	r2, [r7, #13]
 8009e9c:	4909      	ldr	r1, [pc, #36]	@ (8009ec4 <UARTEx_SetNbDataToProcess+0x94>)
 8009e9e:	5c8a      	ldrb	r2, [r1, r2]
 8009ea0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009ea4:	7b7a      	ldrb	r2, [r7, #13]
 8009ea6:	4908      	ldr	r1, [pc, #32]	@ (8009ec8 <UARTEx_SetNbDataToProcess+0x98>)
 8009ea8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009eaa:	fb93 f3f2 	sdiv	r3, r3, r2
 8009eae:	b29a      	uxth	r2, r3
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009eb6:	bf00      	nop
 8009eb8:	3714      	adds	r7, #20
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec0:	4770      	bx	lr
 8009ec2:	bf00      	nop
 8009ec4:	0800b104 	.word	0x0800b104
 8009ec8:	0800b10c 	.word	0x0800b10c

08009ecc <arm_rfft_32_fast_init_f32>:
 8009ecc:	b178      	cbz	r0, 8009eee <arm_rfft_32_fast_init_f32+0x22>
 8009ece:	b430      	push	{r4, r5}
 8009ed0:	4908      	ldr	r1, [pc, #32]	@ (8009ef4 <arm_rfft_32_fast_init_f32+0x28>)
 8009ed2:	4a09      	ldr	r2, [pc, #36]	@ (8009ef8 <arm_rfft_32_fast_init_f32+0x2c>)
 8009ed4:	2310      	movs	r3, #16
 8009ed6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009eda:	8003      	strh	r3, [r0, #0]
 8009edc:	2520      	movs	r5, #32
 8009ede:	2414      	movs	r4, #20
 8009ee0:	4b06      	ldr	r3, [pc, #24]	@ (8009efc <arm_rfft_32_fast_init_f32+0x30>)
 8009ee2:	8205      	strh	r5, [r0, #16]
 8009ee4:	8184      	strh	r4, [r0, #12]
 8009ee6:	6143      	str	r3, [r0, #20]
 8009ee8:	bc30      	pop	{r4, r5}
 8009eea:	2000      	movs	r0, #0
 8009eec:	4770      	bx	lr
 8009eee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ef2:	4770      	bx	lr
 8009ef4:	0800c0c4 	.word	0x0800c0c4
 8009ef8:	08011200 	.word	0x08011200
 8009efc:	08019f80 	.word	0x08019f80

08009f00 <arm_rfft_64_fast_init_f32>:
 8009f00:	b178      	cbz	r0, 8009f22 <arm_rfft_64_fast_init_f32+0x22>
 8009f02:	b430      	push	{r4, r5}
 8009f04:	4908      	ldr	r1, [pc, #32]	@ (8009f28 <arm_rfft_64_fast_init_f32+0x28>)
 8009f06:	4a09      	ldr	r2, [pc, #36]	@ (8009f2c <arm_rfft_64_fast_init_f32+0x2c>)
 8009f08:	2320      	movs	r3, #32
 8009f0a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009f0e:	8003      	strh	r3, [r0, #0]
 8009f10:	2540      	movs	r5, #64	@ 0x40
 8009f12:	2430      	movs	r4, #48	@ 0x30
 8009f14:	4b06      	ldr	r3, [pc, #24]	@ (8009f30 <arm_rfft_64_fast_init_f32+0x30>)
 8009f16:	8205      	strh	r5, [r0, #16]
 8009f18:	8184      	strh	r4, [r0, #12]
 8009f1a:	6143      	str	r3, [r0, #20]
 8009f1c:	bc30      	pop	{r4, r5}
 8009f1e:	2000      	movs	r0, #0
 8009f20:	4770      	bx	lr
 8009f22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f26:	4770      	bx	lr
 8009f28:	0800e21c 	.word	0x0800e21c
 8009f2c:	08015a80 	.word	0x08015a80
 8009f30:	0801e800 	.word	0x0801e800

08009f34 <arm_rfft_256_fast_init_f32>:
 8009f34:	b180      	cbz	r0, 8009f58 <arm_rfft_256_fast_init_f32+0x24>
 8009f36:	b430      	push	{r4, r5}
 8009f38:	4909      	ldr	r1, [pc, #36]	@ (8009f60 <arm_rfft_256_fast_init_f32+0x2c>)
 8009f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8009f64 <arm_rfft_256_fast_init_f32+0x30>)
 8009f3c:	2380      	movs	r3, #128	@ 0x80
 8009f3e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009f42:	8003      	strh	r3, [r0, #0]
 8009f44:	f44f 7580 	mov.w	r5, #256	@ 0x100
 8009f48:	24d0      	movs	r4, #208	@ 0xd0
 8009f4a:	4b07      	ldr	r3, [pc, #28]	@ (8009f68 <arm_rfft_256_fast_init_f32+0x34>)
 8009f4c:	8205      	strh	r5, [r0, #16]
 8009f4e:	8184      	strh	r4, [r0, #12]
 8009f50:	6143      	str	r3, [r0, #20]
 8009f52:	bc30      	pop	{r4, r5}
 8009f54:	2000      	movs	r0, #0
 8009f56:	4770      	bx	lr
 8009f58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop
 8009f60:	0800bf24 	.word	0x0800bf24
 8009f64:	08010e00 	.word	0x08010e00
 8009f68:	08019b80 	.word	0x08019b80

08009f6c <arm_rfft_512_fast_init_f32>:
 8009f6c:	b190      	cbz	r0, 8009f94 <arm_rfft_512_fast_init_f32+0x28>
 8009f6e:	b430      	push	{r4, r5}
 8009f70:	490a      	ldr	r1, [pc, #40]	@ (8009f9c <arm_rfft_512_fast_init_f32+0x30>)
 8009f72:	4a0b      	ldr	r2, [pc, #44]	@ (8009fa0 <arm_rfft_512_fast_init_f32+0x34>)
 8009f74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009f78:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009f7c:	8003      	strh	r3, [r0, #0]
 8009f7e:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8009f82:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8009f86:	4b07      	ldr	r3, [pc, #28]	@ (8009fa4 <arm_rfft_512_fast_init_f32+0x38>)
 8009f88:	8205      	strh	r5, [r0, #16]
 8009f8a:	8184      	strh	r4, [r0, #12]
 8009f8c:	6143      	str	r3, [r0, #20]
 8009f8e:	bc30      	pop	{r4, r5}
 8009f90:	2000      	movs	r0, #0
 8009f92:	4770      	bx	lr
 8009f94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f98:	4770      	bx	lr
 8009f9a:	bf00      	nop
 8009f9c:	0800deac 	.word	0x0800deac
 8009fa0:	08015280 	.word	0x08015280
 8009fa4:	0801e000 	.word	0x0801e000

08009fa8 <arm_rfft_1024_fast_init_f32>:
 8009fa8:	b190      	cbz	r0, 8009fd0 <arm_rfft_1024_fast_init_f32+0x28>
 8009faa:	b430      	push	{r4, r5}
 8009fac:	490a      	ldr	r1, [pc, #40]	@ (8009fd8 <arm_rfft_1024_fast_init_f32+0x30>)
 8009fae:	4a0b      	ldr	r2, [pc, #44]	@ (8009fdc <arm_rfft_1024_fast_init_f32+0x34>)
 8009fb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009fb4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009fb8:	8003      	strh	r3, [r0, #0]
 8009fba:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 8009fbe:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8009fc2:	4b07      	ldr	r3, [pc, #28]	@ (8009fe0 <arm_rfft_1024_fast_init_f32+0x38>)
 8009fc4:	8205      	strh	r5, [r0, #16]
 8009fc6:	8184      	strh	r4, [r0, #12]
 8009fc8:	6143      	str	r3, [r0, #20]
 8009fca:	bc30      	pop	{r4, r5}
 8009fcc:	2000      	movs	r0, #0
 8009fce:	4770      	bx	lr
 8009fd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop
 8009fd8:	0800e27c 	.word	0x0800e27c
 8009fdc:	08015b80 	.word	0x08015b80
 8009fe0:	08016b80 	.word	0x08016b80

08009fe4 <arm_rfft_2048_fast_init_f32>:
 8009fe4:	b190      	cbz	r0, 800a00c <arm_rfft_2048_fast_init_f32+0x28>
 8009fe6:	b430      	push	{r4, r5}
 8009fe8:	490a      	ldr	r1, [pc, #40]	@ (800a014 <arm_rfft_2048_fast_init_f32+0x30>)
 8009fea:	4a0b      	ldr	r2, [pc, #44]	@ (800a018 <arm_rfft_2048_fast_init_f32+0x34>)
 8009fec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ff0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009ff4:	8003      	strh	r3, [r0, #0]
 8009ff6:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8009ffa:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8009ffe:	4b07      	ldr	r3, [pc, #28]	@ (800a01c <arm_rfft_2048_fast_init_f32+0x38>)
 800a000:	8205      	strh	r5, [r0, #16]
 800a002:	8184      	strh	r4, [r0, #12]
 800a004:	6143      	str	r3, [r0, #20]
 800a006:	bc30      	pop	{r4, r5}
 800a008:	2000      	movs	r0, #0
 800a00a:	4770      	bx	lr
 800a00c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	0800b114 	.word	0x0800b114
 800a018:	0800ee00 	.word	0x0800ee00
 800a01c:	08017b80 	.word	0x08017b80

0800a020 <arm_rfft_4096_fast_init_f32>:
 800a020:	b190      	cbz	r0, 800a048 <arm_rfft_4096_fast_init_f32+0x28>
 800a022:	b430      	push	{r4, r5}
 800a024:	490a      	ldr	r1, [pc, #40]	@ (800a050 <arm_rfft_4096_fast_init_f32+0x30>)
 800a026:	4a0b      	ldr	r2, [pc, #44]	@ (800a054 <arm_rfft_4096_fast_init_f32+0x34>)
 800a028:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a02c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a030:	8003      	strh	r3, [r0, #0]
 800a032:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 800a036:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800a03a:	4b07      	ldr	r3, [pc, #28]	@ (800a058 <arm_rfft_4096_fast_init_f32+0x38>)
 800a03c:	8205      	strh	r5, [r0, #16]
 800a03e:	8184      	strh	r4, [r0, #12]
 800a040:	6143      	str	r3, [r0, #20]
 800a042:	bc30      	pop	{r4, r5}
 800a044:	2000      	movs	r0, #0
 800a046:	4770      	bx	lr
 800a048:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a04c:	4770      	bx	lr
 800a04e:	bf00      	nop
 800a050:	0800c0ec 	.word	0x0800c0ec
 800a054:	08011280 	.word	0x08011280
 800a058:	0801a000 	.word	0x0801a000

0800a05c <arm_rfft_fast_init_f32>:
 800a05c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a060:	d01f      	beq.n	800a0a2 <arm_rfft_fast_init_f32+0x46>
 800a062:	d90b      	bls.n	800a07c <arm_rfft_fast_init_f32+0x20>
 800a064:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800a068:	d019      	beq.n	800a09e <arm_rfft_fast_init_f32+0x42>
 800a06a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800a06e:	d012      	beq.n	800a096 <arm_rfft_fast_init_f32+0x3a>
 800a070:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a074:	d00d      	beq.n	800a092 <arm_rfft_fast_init_f32+0x36>
 800a076:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a07a:	4770      	bx	lr
 800a07c:	2940      	cmp	r1, #64	@ 0x40
 800a07e:	d00c      	beq.n	800a09a <arm_rfft_fast_init_f32+0x3e>
 800a080:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800a084:	d003      	beq.n	800a08e <arm_rfft_fast_init_f32+0x32>
 800a086:	2920      	cmp	r1, #32
 800a088:	d1f5      	bne.n	800a076 <arm_rfft_fast_init_f32+0x1a>
 800a08a:	4b07      	ldr	r3, [pc, #28]	@ (800a0a8 <arm_rfft_fast_init_f32+0x4c>)
 800a08c:	4718      	bx	r3
 800a08e:	4b07      	ldr	r3, [pc, #28]	@ (800a0ac <arm_rfft_fast_init_f32+0x50>)
 800a090:	4718      	bx	r3
 800a092:	4b07      	ldr	r3, [pc, #28]	@ (800a0b0 <arm_rfft_fast_init_f32+0x54>)
 800a094:	4718      	bx	r3
 800a096:	4b07      	ldr	r3, [pc, #28]	@ (800a0b4 <arm_rfft_fast_init_f32+0x58>)
 800a098:	4718      	bx	r3
 800a09a:	4b07      	ldr	r3, [pc, #28]	@ (800a0b8 <arm_rfft_fast_init_f32+0x5c>)
 800a09c:	e7f6      	b.n	800a08c <arm_rfft_fast_init_f32+0x30>
 800a09e:	4b07      	ldr	r3, [pc, #28]	@ (800a0bc <arm_rfft_fast_init_f32+0x60>)
 800a0a0:	e7f4      	b.n	800a08c <arm_rfft_fast_init_f32+0x30>
 800a0a2:	4b07      	ldr	r3, [pc, #28]	@ (800a0c0 <arm_rfft_fast_init_f32+0x64>)
 800a0a4:	e7f2      	b.n	800a08c <arm_rfft_fast_init_f32+0x30>
 800a0a6:	bf00      	nop
 800a0a8:	08009ecd 	.word	0x08009ecd
 800a0ac:	08009f35 	.word	0x08009f35
 800a0b0:	08009fa9 	.word	0x08009fa9
 800a0b4:	0800a021 	.word	0x0800a021
 800a0b8:	08009f01 	.word	0x08009f01
 800a0bc:	08009fe5 	.word	0x08009fe5
 800a0c0:	08009f6d 	.word	0x08009f6d

0800a0c4 <stage_rfft_f32>:
 800a0c4:	b410      	push	{r4}
 800a0c6:	edd1 7a00 	vldr	s15, [r1]
 800a0ca:	ed91 7a01 	vldr	s14, [r1, #4]
 800a0ce:	8804      	ldrh	r4, [r0, #0]
 800a0d0:	6940      	ldr	r0, [r0, #20]
 800a0d2:	ee37 7a07 	vadd.f32	s14, s14, s14
 800a0d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a0da:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a0de:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a0e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a0e6:	3c01      	subs	r4, #1
 800a0e8:	ee26 7a84 	vmul.f32	s14, s13, s8
 800a0ec:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a0f0:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800a0f4:	ed82 7a00 	vstr	s14, [r2]
 800a0f8:	edc2 7a01 	vstr	s15, [r2, #4]
 800a0fc:	3010      	adds	r0, #16
 800a0fe:	3210      	adds	r2, #16
 800a100:	3b08      	subs	r3, #8
 800a102:	3110      	adds	r1, #16
 800a104:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a108:	ed93 7a02 	vldr	s14, [r3, #8]
 800a10c:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a110:	edd3 4a03 	vldr	s9, [r3, #12]
 800a114:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a118:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a11c:	ee77 5a45 	vsub.f32	s11, s14, s10
 800a120:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a124:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a128:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a12c:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a130:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a134:	ee37 7a23 	vadd.f32	s14, s14, s7
 800a138:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a13c:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a140:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a144:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a148:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a14c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a150:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a154:	3c01      	subs	r4, #1
 800a156:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a15a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a15e:	f1a3 0308 	sub.w	r3, r3, #8
 800a162:	f101 0108 	add.w	r1, r1, #8
 800a166:	f100 0008 	add.w	r0, r0, #8
 800a16a:	f102 0208 	add.w	r2, r2, #8
 800a16e:	d1c9      	bne.n	800a104 <stage_rfft_f32+0x40>
 800a170:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a174:	4770      	bx	lr
 800a176:	bf00      	nop

0800a178 <merge_rfft_f32>:
 800a178:	b410      	push	{r4}
 800a17a:	edd1 7a00 	vldr	s15, [r1]
 800a17e:	edd1 6a01 	vldr	s13, [r1, #4]
 800a182:	8804      	ldrh	r4, [r0, #0]
 800a184:	6940      	ldr	r0, [r0, #20]
 800a186:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a18a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a18e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a192:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a196:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a19a:	3c01      	subs	r4, #1
 800a19c:	ed82 7a00 	vstr	s14, [r2]
 800a1a0:	edc2 7a01 	vstr	s15, [r2, #4]
 800a1a4:	b3dc      	cbz	r4, 800a21e <merge_rfft_f32+0xa6>
 800a1a6:	00e3      	lsls	r3, r4, #3
 800a1a8:	3b08      	subs	r3, #8
 800a1aa:	440b      	add	r3, r1
 800a1ac:	3010      	adds	r0, #16
 800a1ae:	3210      	adds	r2, #16
 800a1b0:	3110      	adds	r1, #16
 800a1b2:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a1b6:	ed93 7a02 	vldr	s14, [r3, #8]
 800a1ba:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a1be:	edd3 4a03 	vldr	s9, [r3, #12]
 800a1c2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a1c6:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a1ca:	ee75 5a47 	vsub.f32	s11, s10, s14
 800a1ce:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a1d2:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a1d6:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a1da:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a1de:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a1e2:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a1e6:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a1ea:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a1ee:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a1f2:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a1f6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a1fa:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a1fe:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a202:	3c01      	subs	r4, #1
 800a204:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a208:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a20c:	f1a3 0308 	sub.w	r3, r3, #8
 800a210:	f101 0108 	add.w	r1, r1, #8
 800a214:	f100 0008 	add.w	r0, r0, #8
 800a218:	f102 0208 	add.w	r2, r2, #8
 800a21c:	d1c9      	bne.n	800a1b2 <merge_rfft_f32+0x3a>
 800a21e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a222:	4770      	bx	lr

0800a224 <arm_rfft_fast_f32>:
 800a224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a228:	8a05      	ldrh	r5, [r0, #16]
 800a22a:	086d      	lsrs	r5, r5, #1
 800a22c:	8005      	strh	r5, [r0, #0]
 800a22e:	4604      	mov	r4, r0
 800a230:	4616      	mov	r6, r2
 800a232:	461d      	mov	r5, r3
 800a234:	b14b      	cbz	r3, 800a24a <arm_rfft_fast_f32+0x26>
 800a236:	f7ff ff9f 	bl	800a178 <merge_rfft_f32>
 800a23a:	462a      	mov	r2, r5
 800a23c:	4631      	mov	r1, r6
 800a23e:	4620      	mov	r0, r4
 800a240:	2301      	movs	r3, #1
 800a242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a246:	f000 bb33 	b.w	800a8b0 <arm_cfft_f32>
 800a24a:	460f      	mov	r7, r1
 800a24c:	461a      	mov	r2, r3
 800a24e:	2301      	movs	r3, #1
 800a250:	f000 fb2e 	bl	800a8b0 <arm_cfft_f32>
 800a254:	4632      	mov	r2, r6
 800a256:	4639      	mov	r1, r7
 800a258:	4620      	mov	r0, r4
 800a25a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a25e:	f7ff bf31 	b.w	800a0c4 <stage_rfft_f32>
 800a262:	bf00      	nop

0800a264 <arm_cfft_radix8by2_f32>:
 800a264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a268:	ed2d 8b08 	vpush	{d8-d11}
 800a26c:	4607      	mov	r7, r0
 800a26e:	4608      	mov	r0, r1
 800a270:	f8b7 c000 	ldrh.w	ip, [r7]
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800a27a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800a27e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a282:	f000 80b0 	beq.w	800a3e6 <arm_cfft_radix8by2_f32+0x182>
 800a286:	008c      	lsls	r4, r1, #2
 800a288:	3410      	adds	r4, #16
 800a28a:	f100 0310 	add.w	r3, r0, #16
 800a28e:	1906      	adds	r6, r0, r4
 800a290:	3210      	adds	r2, #16
 800a292:	4444      	add	r4, r8
 800a294:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800a298:	f108 0510 	add.w	r5, r8, #16
 800a29c:	ed15 2a04 	vldr	s4, [r5, #-16]
 800a2a0:	ed55 2a03 	vldr	s5, [r5, #-12]
 800a2a4:	ed54 4a04 	vldr	s9, [r4, #-16]
 800a2a8:	ed14 4a03 	vldr	s8, [r4, #-12]
 800a2ac:	ed14 6a02 	vldr	s12, [r4, #-8]
 800a2b0:	ed54 5a01 	vldr	s11, [r4, #-4]
 800a2b4:	ed53 3a04 	vldr	s7, [r3, #-16]
 800a2b8:	ed15 0a02 	vldr	s0, [r5, #-8]
 800a2bc:	ed55 0a01 	vldr	s1, [r5, #-4]
 800a2c0:	ed56 6a04 	vldr	s13, [r6, #-16]
 800a2c4:	ed16 3a03 	vldr	s6, [r6, #-12]
 800a2c8:	ed13 7a03 	vldr	s14, [r3, #-12]
 800a2cc:	ed13 5a02 	vldr	s10, [r3, #-8]
 800a2d0:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a2d4:	ed16 1a02 	vldr	s2, [r6, #-8]
 800a2d8:	ed56 1a01 	vldr	s3, [r6, #-4]
 800a2dc:	ee73 ba82 	vadd.f32	s23, s7, s4
 800a2e0:	ee37 ba22 	vadd.f32	s22, s14, s5
 800a2e4:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800a2e8:	ee33 9a04 	vadd.f32	s18, s6, s8
 800a2ec:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800a2f0:	ee75 aa00 	vadd.f32	s21, s10, s0
 800a2f4:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800a2f8:	ee71 8a06 	vadd.f32	s17, s2, s12
 800a2fc:	ed43 ba04 	vstr	s23, [r3, #-16]
 800a300:	ed03 ba03 	vstr	s22, [r3, #-12]
 800a304:	ed43 aa02 	vstr	s21, [r3, #-8]
 800a308:	ed03 aa01 	vstr	s20, [r3, #-4]
 800a30c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a310:	ed46 9a04 	vstr	s19, [r6, #-16]
 800a314:	ed06 9a03 	vstr	s18, [r6, #-12]
 800a318:	ed46 8a02 	vstr	s17, [r6, #-8]
 800a31c:	ee37 7a62 	vsub.f32	s14, s14, s5
 800a320:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800a324:	ee34 4a43 	vsub.f32	s8, s8, s6
 800a328:	ed52 6a03 	vldr	s13, [r2, #-12]
 800a32c:	ed12 3a04 	vldr	s6, [r2, #-16]
 800a330:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800a334:	ee27 8a26 	vmul.f32	s16, s14, s13
 800a338:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800a33c:	ee23 2a83 	vmul.f32	s4, s7, s6
 800a340:	ee64 4a83 	vmul.f32	s9, s9, s6
 800a344:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800a348:	ee27 7a03 	vmul.f32	s14, s14, s6
 800a34c:	ee64 6a26 	vmul.f32	s13, s8, s13
 800a350:	ee24 4a03 	vmul.f32	s8, s8, s6
 800a354:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a358:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a35c:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800a360:	ee32 3a08 	vadd.f32	s6, s4, s16
 800a364:	ed05 7a03 	vstr	s14, [r5, #-12]
 800a368:	ed05 3a04 	vstr	s6, [r5, #-16]
 800a36c:	ed04 4a04 	vstr	s8, [r4, #-16]
 800a370:	ed44 6a03 	vstr	s13, [r4, #-12]
 800a374:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a378:	ee76 6a41 	vsub.f32	s13, s12, s2
 800a37c:	ee35 5a40 	vsub.f32	s10, s10, s0
 800a380:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800a384:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a388:	ed52 5a02 	vldr	s11, [r2, #-8]
 800a38c:	ee67 3a87 	vmul.f32	s7, s15, s14
 800a390:	ee66 4a87 	vmul.f32	s9, s13, s14
 800a394:	ee25 4a25 	vmul.f32	s8, s10, s11
 800a398:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a39c:	ee25 5a07 	vmul.f32	s10, s10, s14
 800a3a0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800a3a4:	ee26 7a07 	vmul.f32	s14, s12, s14
 800a3a8:	ee26 6a25 	vmul.f32	s12, s12, s11
 800a3ac:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a3b0:	ee74 5a23 	vadd.f32	s11, s8, s7
 800a3b4:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800a3b8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a3bc:	3310      	adds	r3, #16
 800a3be:	4563      	cmp	r3, ip
 800a3c0:	ed45 5a02 	vstr	s11, [r5, #-8]
 800a3c4:	f106 0610 	add.w	r6, r6, #16
 800a3c8:	ed45 7a01 	vstr	s15, [r5, #-4]
 800a3cc:	f102 0210 	add.w	r2, r2, #16
 800a3d0:	ed04 6a02 	vstr	s12, [r4, #-8]
 800a3d4:	ed04 7a01 	vstr	s14, [r4, #-4]
 800a3d8:	f105 0510 	add.w	r5, r5, #16
 800a3dc:	f104 0410 	add.w	r4, r4, #16
 800a3e0:	f47f af5c 	bne.w	800a29c <arm_cfft_radix8by2_f32+0x38>
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	b28c      	uxth	r4, r1
 800a3e8:	4621      	mov	r1, r4
 800a3ea:	2302      	movs	r3, #2
 800a3ec:	f000 fb42 	bl	800aa74 <arm_radix8_butterfly_f32>
 800a3f0:	ecbd 8b08 	vpop	{d8-d11}
 800a3f4:	4621      	mov	r1, r4
 800a3f6:	687a      	ldr	r2, [r7, #4]
 800a3f8:	4640      	mov	r0, r8
 800a3fa:	2302      	movs	r3, #2
 800a3fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a400:	f000 bb38 	b.w	800aa74 <arm_radix8_butterfly_f32>

0800a404 <arm_cfft_radix8by4_f32>:
 800a404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a408:	ed2d 8b0a 	vpush	{d8-d12}
 800a40c:	b08d      	sub	sp, #52	@ 0x34
 800a40e:	460d      	mov	r5, r1
 800a410:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a412:	8801      	ldrh	r1, [r0, #0]
 800a414:	6842      	ldr	r2, [r0, #4]
 800a416:	900a      	str	r0, [sp, #40]	@ 0x28
 800a418:	0849      	lsrs	r1, r1, #1
 800a41a:	008b      	lsls	r3, r1, #2
 800a41c:	18ee      	adds	r6, r5, r3
 800a41e:	18f0      	adds	r0, r6, r3
 800a420:	edd0 5a00 	vldr	s11, [r0]
 800a424:	edd5 7a00 	vldr	s15, [r5]
 800a428:	ed96 7a00 	vldr	s14, [r6]
 800a42c:	edd0 3a01 	vldr	s7, [r0, #4]
 800a430:	ed96 4a01 	vldr	s8, [r6, #4]
 800a434:	ed95 5a01 	vldr	s10, [r5, #4]
 800a438:	9008      	str	r0, [sp, #32]
 800a43a:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800a43e:	18c7      	adds	r7, r0, r3
 800a440:	edd7 4a00 	vldr	s9, [r7]
 800a444:	ed97 3a01 	vldr	s6, [r7, #4]
 800a448:	9701      	str	r7, [sp, #4]
 800a44a:	ee77 6a06 	vadd.f32	s13, s14, s12
 800a44e:	462c      	mov	r4, r5
 800a450:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a454:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a458:	ee16 ca90 	vmov	ip, s13
 800a45c:	f844 cb08 	str.w	ip, [r4], #8
 800a460:	ee75 6a23 	vadd.f32	s13, s10, s7
 800a464:	edd6 5a01 	vldr	s11, [r6, #4]
 800a468:	edd7 2a01 	vldr	s5, [r7, #4]
 800a46c:	9404      	str	r4, [sp, #16]
 800a46e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800a472:	ee74 3a27 	vadd.f32	s7, s8, s15
 800a476:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a47a:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800a47e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800a482:	0849      	lsrs	r1, r1, #1
 800a484:	f102 0e08 	add.w	lr, r2, #8
 800a488:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800a48c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800a490:	9109      	str	r1, [sp, #36]	@ 0x24
 800a492:	ee35 4a47 	vsub.f32	s8, s10, s14
 800a496:	f1a1 0902 	sub.w	r9, r1, #2
 800a49a:	f8cd e00c 	str.w	lr, [sp, #12]
 800a49e:	4631      	mov	r1, r6
 800a4a0:	ee13 ea90 	vmov	lr, s7
 800a4a4:	ee36 6a64 	vsub.f32	s12, s12, s9
 800a4a8:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800a4ac:	4604      	mov	r4, r0
 800a4ae:	edc5 5a01 	vstr	s11, [r5, #4]
 800a4b2:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a4b6:	f841 eb08 	str.w	lr, [r1], #8
 800a4ba:	ee34 5a24 	vadd.f32	s10, s8, s9
 800a4be:	ee16 ea10 	vmov	lr, s12
 800a4c2:	ed86 5a01 	vstr	s10, [r6, #4]
 800a4c6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800a4ca:	f844 eb08 	str.w	lr, [r4], #8
 800a4ce:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a4d2:	edc0 6a01 	vstr	s13, [r0, #4]
 800a4d6:	9405      	str	r4, [sp, #20]
 800a4d8:	4604      	mov	r4, r0
 800a4da:	ee17 0a90 	vmov	r0, s15
 800a4de:	9106      	str	r1, [sp, #24]
 800a4e0:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a4e4:	f102 0110 	add.w	r1, r2, #16
 800a4e8:	46bc      	mov	ip, r7
 800a4ea:	9100      	str	r1, [sp, #0]
 800a4ec:	f847 0b08 	str.w	r0, [r7], #8
 800a4f0:	f102 0118 	add.w	r1, r2, #24
 800a4f4:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800a4f8:	9102      	str	r1, [sp, #8]
 800a4fa:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a4fe:	9007      	str	r0, [sp, #28]
 800a500:	f000 8134 	beq.w	800a76c <arm_cfft_radix8by4_f32+0x368>
 800a504:	f102 0920 	add.w	r9, r2, #32
 800a508:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800a50c:	9a01      	ldr	r2, [sp, #4]
 800a50e:	f8dd a000 	ldr.w	sl, [sp]
 800a512:	3b0c      	subs	r3, #12
 800a514:	4683      	mov	fp, r0
 800a516:	4463      	add	r3, ip
 800a518:	f105 0e10 	add.w	lr, r5, #16
 800a51c:	f1a4 010c 	sub.w	r1, r4, #12
 800a520:	f104 0510 	add.w	r5, r4, #16
 800a524:	f1a6 0c0c 	sub.w	ip, r6, #12
 800a528:	f1a2 040c 	sub.w	r4, r2, #12
 800a52c:	f106 0010 	add.w	r0, r6, #16
 800a530:	3210      	adds	r2, #16
 800a532:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800a536:	ed55 5a02 	vldr	s11, [r5, #-8]
 800a53a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a53e:	ed52 1a02 	vldr	s3, [r2, #-8]
 800a542:	ed55 6a01 	vldr	s13, [r5, #-4]
 800a546:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800a54a:	ed12 1a01 	vldr	s2, [r2, #-4]
 800a54e:	ed10 8a01 	vldr	s16, [r0, #-4]
 800a552:	ee35 4a25 	vadd.f32	s8, s10, s11
 800a556:	ee30 6a26 	vadd.f32	s12, s0, s13
 800a55a:	ee37 7a84 	vadd.f32	s14, s15, s8
 800a55e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a562:	ee37 7a21 	vadd.f32	s14, s14, s3
 800a566:	ee75 5a65 	vsub.f32	s11, s10, s11
 800a56a:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800a56e:	ed10 7a01 	vldr	s14, [r0, #-4]
 800a572:	ed52 6a01 	vldr	s13, [r2, #-4]
 800a576:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a57a:	ee78 aa25 	vadd.f32	s21, s16, s11
 800a57e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a582:	ee70 3a67 	vsub.f32	s7, s0, s15
 800a586:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800a58a:	ed94 7a02 	vldr	s14, [r4, #8]
 800a58e:	ed9c 2a02 	vldr	s4, [ip, #8]
 800a592:	ed91 ba02 	vldr	s22, [r1, #8]
 800a596:	edd3 9a02 	vldr	s19, [r3, #8]
 800a59a:	edd4 2a01 	vldr	s5, [r4, #4]
 800a59e:	ed9c 9a01 	vldr	s18, [ip, #4]
 800a5a2:	ed93 5a01 	vldr	s10, [r3, #4]
 800a5a6:	edd1 0a01 	vldr	s1, [r1, #4]
 800a5aa:	ee72 6a07 	vadd.f32	s13, s4, s14
 800a5ae:	ee32 2a47 	vsub.f32	s4, s4, s14
 800a5b2:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800a5b6:	ee79 4a22 	vadd.f32	s9, s18, s5
 800a5ba:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800a5be:	ee79 2a62 	vsub.f32	s5, s18, s5
 800a5c2:	ed8c 7a02 	vstr	s14, [ip, #8]
 800a5c6:	ed91 7a01 	vldr	s14, [r1, #4]
 800a5ca:	edd3 8a01 	vldr	s17, [r3, #4]
 800a5ce:	ee34 7a87 	vadd.f32	s14, s9, s14
 800a5d2:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800a5d6:	ee37 7a28 	vadd.f32	s14, s14, s17
 800a5da:	ee32 9a60 	vsub.f32	s18, s4, s1
 800a5de:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a5e2:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800a5e6:	ed1a aa02 	vldr	s20, [sl, #-8]
 800a5ea:	ee73 8a22 	vadd.f32	s17, s6, s5
 800a5ee:	ee39 9a05 	vadd.f32	s18, s18, s10
 800a5f2:	ee7a aac1 	vsub.f32	s21, s21, s2
 800a5f6:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a5fa:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800a5fe:	ee69 ba07 	vmul.f32	s23, s18, s14
 800a602:	ee6a aa87 	vmul.f32	s21, s21, s14
 800a606:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800a60a:	ee63 ca87 	vmul.f32	s25, s7, s14
 800a60e:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800a612:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800a616:	ee68 8a87 	vmul.f32	s17, s17, s14
 800a61a:	ee73 3aea 	vsub.f32	s7, s7, s21
 800a61e:	ee78 8a89 	vadd.f32	s17, s17, s18
 800a622:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800a626:	ee3b aaca 	vsub.f32	s20, s23, s20
 800a62a:	ee34 4a67 	vsub.f32	s8, s8, s15
 800a62e:	ee76 6acb 	vsub.f32	s13, s13, s22
 800a632:	ee36 6a48 	vsub.f32	s12, s12, s16
 800a636:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800a63a:	ed00 7a02 	vstr	s14, [r0, #-8]
 800a63e:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a642:	edc1 8a01 	vstr	s17, [r1, #4]
 800a646:	ed81 aa02 	vstr	s20, [r1, #8]
 800a64a:	ed59 3a04 	vldr	s7, [r9, #-16]
 800a64e:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800a652:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800a656:	ed59 6a03 	vldr	s13, [r9, #-12]
 800a65a:	ee34 4a61 	vsub.f32	s8, s8, s3
 800a65e:	ee36 6a41 	vsub.f32	s12, s12, s2
 800a662:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800a666:	ee66 9a26 	vmul.f32	s19, s12, s13
 800a66a:	ee24 9a23 	vmul.f32	s18, s8, s7
 800a66e:	ee26 6a23 	vmul.f32	s12, s12, s7
 800a672:	ee24 4a26 	vmul.f32	s8, s8, s13
 800a676:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a67a:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800a67e:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a682:	ee36 6a44 	vsub.f32	s12, s12, s8
 800a686:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a68a:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800a68e:	ee79 3a29 	vadd.f32	s7, s18, s19
 800a692:	ee75 6a60 	vsub.f32	s13, s10, s1
 800a696:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800a69a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a69e:	ed45 3a02 	vstr	s7, [r5, #-8]
 800a6a2:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a6a6:	ed84 7a01 	vstr	s14, [r4, #4]
 800a6aa:	ed84 4a02 	vstr	s8, [r4, #8]
 800a6ae:	ee35 6a81 	vadd.f32	s12, s11, s2
 800a6b2:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800a6b6:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800a6ba:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800a6be:	ee33 3a62 	vsub.f32	s6, s6, s5
 800a6c2:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800a6c6:	ee67 2a26 	vmul.f32	s5, s14, s13
 800a6ca:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800a6ce:	ee26 5a25 	vmul.f32	s10, s12, s11
 800a6d2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a6d6:	ee26 6a26 	vmul.f32	s12, s12, s13
 800a6da:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a6de:	ee63 6a26 	vmul.f32	s13, s6, s13
 800a6e2:	ee23 3a25 	vmul.f32	s6, s6, s11
 800a6e6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a6ea:	ee75 5a24 	vadd.f32	s11, s10, s9
 800a6ee:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800a6f2:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a6f6:	f1bb 0b01 	subs.w	fp, fp, #1
 800a6fa:	ed42 5a02 	vstr	s11, [r2, #-8]
 800a6fe:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a702:	f10e 0e08 	add.w	lr, lr, #8
 800a706:	ed83 3a02 	vstr	s6, [r3, #8]
 800a70a:	ed83 7a01 	vstr	s14, [r3, #4]
 800a70e:	f1ac 0c08 	sub.w	ip, ip, #8
 800a712:	f10a 0a08 	add.w	sl, sl, #8
 800a716:	f100 0008 	add.w	r0, r0, #8
 800a71a:	f1a1 0108 	sub.w	r1, r1, #8
 800a71e:	f109 0910 	add.w	r9, r9, #16
 800a722:	f105 0508 	add.w	r5, r5, #8
 800a726:	f1a4 0408 	sub.w	r4, r4, #8
 800a72a:	f108 0818 	add.w	r8, r8, #24
 800a72e:	f102 0208 	add.w	r2, r2, #8
 800a732:	f1a3 0308 	sub.w	r3, r3, #8
 800a736:	f47f aefc 	bne.w	800a532 <arm_cfft_radix8by4_f32+0x12e>
 800a73a:	9907      	ldr	r1, [sp, #28]
 800a73c:	9800      	ldr	r0, [sp, #0]
 800a73e:	00cb      	lsls	r3, r1, #3
 800a740:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a744:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a748:	9100      	str	r1, [sp, #0]
 800a74a:	9904      	ldr	r1, [sp, #16]
 800a74c:	4419      	add	r1, r3
 800a74e:	9104      	str	r1, [sp, #16]
 800a750:	9903      	ldr	r1, [sp, #12]
 800a752:	4419      	add	r1, r3
 800a754:	9103      	str	r1, [sp, #12]
 800a756:	9906      	ldr	r1, [sp, #24]
 800a758:	4419      	add	r1, r3
 800a75a:	9106      	str	r1, [sp, #24]
 800a75c:	9905      	ldr	r1, [sp, #20]
 800a75e:	441f      	add	r7, r3
 800a760:	4419      	add	r1, r3
 800a762:	9b02      	ldr	r3, [sp, #8]
 800a764:	9105      	str	r1, [sp, #20]
 800a766:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a76a:	9302      	str	r3, [sp, #8]
 800a76c:	9904      	ldr	r1, [sp, #16]
 800a76e:	9805      	ldr	r0, [sp, #20]
 800a770:	ed91 4a00 	vldr	s8, [r1]
 800a774:	edd0 6a00 	vldr	s13, [r0]
 800a778:	9b06      	ldr	r3, [sp, #24]
 800a77a:	ed97 3a00 	vldr	s6, [r7]
 800a77e:	edd3 7a00 	vldr	s15, [r3]
 800a782:	edd0 4a01 	vldr	s9, [r0, #4]
 800a786:	edd1 3a01 	vldr	s7, [r1, #4]
 800a78a:	ed97 2a01 	vldr	s4, [r7, #4]
 800a78e:	ed93 7a01 	vldr	s14, [r3, #4]
 800a792:	9a03      	ldr	r2, [sp, #12]
 800a794:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800a798:	ee34 6a26 	vadd.f32	s12, s8, s13
 800a79c:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800a7a0:	ee37 5a86 	vadd.f32	s10, s15, s12
 800a7a4:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800a7a8:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a7ac:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a7b0:	ed81 5a00 	vstr	s10, [r1]
 800a7b4:	ed93 5a01 	vldr	s10, [r3, #4]
 800a7b8:	edd7 4a01 	vldr	s9, [r7, #4]
 800a7bc:	ee35 5a85 	vadd.f32	s10, s11, s10
 800a7c0:	ee37 4a26 	vadd.f32	s8, s14, s13
 800a7c4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a7c8:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800a7cc:	ed81 5a01 	vstr	s10, [r1, #4]
 800a7d0:	edd2 1a00 	vldr	s3, [r2]
 800a7d4:	edd2 2a01 	vldr	s5, [r2, #4]
 800a7d8:	ee34 5a83 	vadd.f32	s10, s9, s6
 800a7dc:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a7e0:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a7e4:	ee64 4a21 	vmul.f32	s9, s8, s3
 800a7e8:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a7ec:	ee65 2a22 	vmul.f32	s5, s10, s5
 800a7f0:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a7f4:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800a7f8:	ee35 5a44 	vsub.f32	s10, s10, s8
 800a7fc:	edc3 2a00 	vstr	s5, [r3]
 800a800:	ed83 5a01 	vstr	s10, [r3, #4]
 800a804:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a808:	9b00      	ldr	r3, [sp, #0]
 800a80a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800a80e:	ed93 4a01 	vldr	s8, [r3, #4]
 800a812:	ed93 5a00 	vldr	s10, [r3]
 800a816:	9b02      	ldr	r3, [sp, #8]
 800a818:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800a81c:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a820:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a824:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a828:	ee65 5a84 	vmul.f32	s11, s11, s8
 800a82c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800a830:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800a834:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800a838:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a83c:	ed80 6a01 	vstr	s12, [r0, #4]
 800a840:	edc0 5a00 	vstr	s11, [r0]
 800a844:	edd3 5a01 	vldr	s11, [r3, #4]
 800a848:	edd3 6a00 	vldr	s13, [r3]
 800a84c:	ee37 7a02 	vadd.f32	s14, s14, s4
 800a850:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800a854:	ee27 6a26 	vmul.f32	s12, s14, s13
 800a858:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a85c:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a860:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a864:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a868:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a86c:	ed87 7a01 	vstr	s14, [r7, #4]
 800a870:	edc7 7a00 	vstr	s15, [r7]
 800a874:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800a878:	4621      	mov	r1, r4
 800a87a:	686a      	ldr	r2, [r5, #4]
 800a87c:	2304      	movs	r3, #4
 800a87e:	f000 f8f9 	bl	800aa74 <arm_radix8_butterfly_f32>
 800a882:	4630      	mov	r0, r6
 800a884:	4621      	mov	r1, r4
 800a886:	686a      	ldr	r2, [r5, #4]
 800a888:	2304      	movs	r3, #4
 800a88a:	f000 f8f3 	bl	800aa74 <arm_radix8_butterfly_f32>
 800a88e:	9808      	ldr	r0, [sp, #32]
 800a890:	686a      	ldr	r2, [r5, #4]
 800a892:	4621      	mov	r1, r4
 800a894:	2304      	movs	r3, #4
 800a896:	f000 f8ed 	bl	800aa74 <arm_radix8_butterfly_f32>
 800a89a:	686a      	ldr	r2, [r5, #4]
 800a89c:	9801      	ldr	r0, [sp, #4]
 800a89e:	4621      	mov	r1, r4
 800a8a0:	2304      	movs	r3, #4
 800a8a2:	b00d      	add	sp, #52	@ 0x34
 800a8a4:	ecbd 8b0a 	vpop	{d8-d12}
 800a8a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ac:	f000 b8e2 	b.w	800aa74 <arm_radix8_butterfly_f32>

0800a8b0 <arm_cfft_f32>:
 800a8b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8b4:	2a01      	cmp	r2, #1
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	4617      	mov	r7, r2
 800a8ba:	460c      	mov	r4, r1
 800a8bc:	4698      	mov	r8, r3
 800a8be:	8805      	ldrh	r5, [r0, #0]
 800a8c0:	d056      	beq.n	800a970 <arm_cfft_f32+0xc0>
 800a8c2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800a8c6:	d063      	beq.n	800a990 <arm_cfft_f32+0xe0>
 800a8c8:	d916      	bls.n	800a8f8 <arm_cfft_f32+0x48>
 800a8ca:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800a8ce:	d01a      	beq.n	800a906 <arm_cfft_f32+0x56>
 800a8d0:	d947      	bls.n	800a962 <arm_cfft_f32+0xb2>
 800a8d2:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800a8d6:	d05b      	beq.n	800a990 <arm_cfft_f32+0xe0>
 800a8d8:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800a8dc:	d105      	bne.n	800a8ea <arm_cfft_f32+0x3a>
 800a8de:	2301      	movs	r3, #1
 800a8e0:	6872      	ldr	r2, [r6, #4]
 800a8e2:	4629      	mov	r1, r5
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	f000 f8c5 	bl	800aa74 <arm_radix8_butterfly_f32>
 800a8ea:	f1b8 0f00 	cmp.w	r8, #0
 800a8ee:	d111      	bne.n	800a914 <arm_cfft_f32+0x64>
 800a8f0:	2f01      	cmp	r7, #1
 800a8f2:	d016      	beq.n	800a922 <arm_cfft_f32+0x72>
 800a8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8f8:	2d20      	cmp	r5, #32
 800a8fa:	d049      	beq.n	800a990 <arm_cfft_f32+0xe0>
 800a8fc:	d935      	bls.n	800a96a <arm_cfft_f32+0xba>
 800a8fe:	2d40      	cmp	r5, #64	@ 0x40
 800a900:	d0ed      	beq.n	800a8de <arm_cfft_f32+0x2e>
 800a902:	2d80      	cmp	r5, #128	@ 0x80
 800a904:	d1f1      	bne.n	800a8ea <arm_cfft_f32+0x3a>
 800a906:	4621      	mov	r1, r4
 800a908:	4630      	mov	r0, r6
 800a90a:	f7ff fcab 	bl	800a264 <arm_cfft_radix8by2_f32>
 800a90e:	f1b8 0f00 	cmp.w	r8, #0
 800a912:	d0ed      	beq.n	800a8f0 <arm_cfft_f32+0x40>
 800a914:	68b2      	ldr	r2, [r6, #8]
 800a916:	89b1      	ldrh	r1, [r6, #12]
 800a918:	4620      	mov	r0, r4
 800a91a:	f000 f841 	bl	800a9a0 <arm_bitreversal_32>
 800a91e:	2f01      	cmp	r7, #1
 800a920:	d1e8      	bne.n	800a8f4 <arm_cfft_f32+0x44>
 800a922:	ee07 5a90 	vmov	s15, r5
 800a926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a92a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a92e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a932:	2d00      	cmp	r5, #0
 800a934:	d0de      	beq.n	800a8f4 <arm_cfft_f32+0x44>
 800a936:	f104 0108 	add.w	r1, r4, #8
 800a93a:	2300      	movs	r3, #0
 800a93c:	3301      	adds	r3, #1
 800a93e:	429d      	cmp	r5, r3
 800a940:	f101 0108 	add.w	r1, r1, #8
 800a944:	ed11 7a04 	vldr	s14, [r1, #-16]
 800a948:	ed51 7a03 	vldr	s15, [r1, #-12]
 800a94c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a950:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a954:	ed01 7a04 	vstr	s14, [r1, #-16]
 800a958:	ed41 7a03 	vstr	s15, [r1, #-12]
 800a95c:	d1ee      	bne.n	800a93c <arm_cfft_f32+0x8c>
 800a95e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a962:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800a966:	d0ba      	beq.n	800a8de <arm_cfft_f32+0x2e>
 800a968:	e7bf      	b.n	800a8ea <arm_cfft_f32+0x3a>
 800a96a:	2d10      	cmp	r5, #16
 800a96c:	d0cb      	beq.n	800a906 <arm_cfft_f32+0x56>
 800a96e:	e7bc      	b.n	800a8ea <arm_cfft_f32+0x3a>
 800a970:	b19d      	cbz	r5, 800a99a <arm_cfft_f32+0xea>
 800a972:	f101 030c 	add.w	r3, r1, #12
 800a976:	2200      	movs	r2, #0
 800a978:	ed53 7a02 	vldr	s15, [r3, #-8]
 800a97c:	3201      	adds	r2, #1
 800a97e:	eef1 7a67 	vneg.f32	s15, s15
 800a982:	4295      	cmp	r5, r2
 800a984:	ed43 7a02 	vstr	s15, [r3, #-8]
 800a988:	f103 0308 	add.w	r3, r3, #8
 800a98c:	d1f4      	bne.n	800a978 <arm_cfft_f32+0xc8>
 800a98e:	e798      	b.n	800a8c2 <arm_cfft_f32+0x12>
 800a990:	4621      	mov	r1, r4
 800a992:	4630      	mov	r0, r6
 800a994:	f7ff fd36 	bl	800a404 <arm_cfft_radix8by4_f32>
 800a998:	e7a7      	b.n	800a8ea <arm_cfft_f32+0x3a>
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d0aa      	beq.n	800a8f4 <arm_cfft_f32+0x44>
 800a99e:	e7b9      	b.n	800a914 <arm_cfft_f32+0x64>

0800a9a0 <arm_bitreversal_32>:
 800a9a0:	b1e9      	cbz	r1, 800a9de <arm_bitreversal_32+0x3e>
 800a9a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9a4:	2500      	movs	r5, #0
 800a9a6:	f102 0e02 	add.w	lr, r2, #2
 800a9aa:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800a9ae:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800a9b2:	08a4      	lsrs	r4, r4, #2
 800a9b4:	089b      	lsrs	r3, r3, #2
 800a9b6:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800a9ba:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800a9be:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a9c2:	00a6      	lsls	r6, r4, #2
 800a9c4:	009b      	lsls	r3, r3, #2
 800a9c6:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800a9ca:	3304      	adds	r3, #4
 800a9cc:	1d34      	adds	r4, r6, #4
 800a9ce:	3502      	adds	r5, #2
 800a9d0:	58c6      	ldr	r6, [r0, r3]
 800a9d2:	5907      	ldr	r7, [r0, r4]
 800a9d4:	50c7      	str	r7, [r0, r3]
 800a9d6:	428d      	cmp	r5, r1
 800a9d8:	5106      	str	r6, [r0, r4]
 800a9da:	d3e6      	bcc.n	800a9aa <arm_bitreversal_32+0xa>
 800a9dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9de:	4770      	bx	lr

0800a9e0 <arm_cos_f32>:
 800a9e0:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800aa68 <arm_cos_f32+0x88>
 800a9e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a9e8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800a9ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a9f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a9f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9f8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a9fc:	d504      	bpl.n	800aa08 <arm_cos_f32+0x28>
 800a9fe:	ee17 3a90 	vmov	r3, s15
 800aa02:	3b01      	subs	r3, #1
 800aa04:	ee07 3a90 	vmov	s15, r3
 800aa08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa0c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800aa6c <arm_cos_f32+0x8c>
 800aa10:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa14:	ee20 0a07 	vmul.f32	s0, s0, s14
 800aa18:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800aa1c:	ee17 3a90 	vmov	r3, s15
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa26:	d21a      	bcs.n	800aa5e <arm_cos_f32+0x7e>
 800aa28:	ee07 3a90 	vmov	s15, r3
 800aa2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa30:	1c59      	adds	r1, r3, #1
 800aa32:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa36:	4a0e      	ldr	r2, [pc, #56]	@ (800aa70 <arm_cos_f32+0x90>)
 800aa38:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800aa3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aa40:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800aa44:	ed93 7a00 	vldr	s14, [r3]
 800aa48:	edd2 6a00 	vldr	s13, [r2]
 800aa4c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aa50:	ee20 0a26 	vmul.f32	s0, s0, s13
 800aa54:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aa58:	ee37 0a80 	vadd.f32	s0, s15, s0
 800aa5c:	4770      	bx	lr
 800aa5e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aa62:	2101      	movs	r1, #1
 800aa64:	2300      	movs	r3, #0
 800aa66:	e7e6      	b.n	800aa36 <arm_cos_f32+0x56>
 800aa68:	3e22f983 	.word	0x3e22f983
 800aa6c:	44000000 	.word	0x44000000
 800aa70:	0800e5fc 	.word	0x0800e5fc

0800aa74 <arm_radix8_butterfly_f32>:
 800aa74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa78:	ed2d 8b10 	vpush	{d8-d15}
 800aa7c:	b095      	sub	sp, #84	@ 0x54
 800aa7e:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800aa82:	4603      	mov	r3, r0
 800aa84:	3304      	adds	r3, #4
 800aa86:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800ad6c <arm_radix8_butterfly_f32+0x2f8>
 800aa8a:	9012      	str	r0, [sp, #72]	@ 0x48
 800aa8c:	468b      	mov	fp, r1
 800aa8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa90:	4689      	mov	r9, r1
 800aa92:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800aa96:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aa98:	960f      	str	r6, [sp, #60]	@ 0x3c
 800aa9a:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800aa9e:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800aaa2:	eb03 0508 	add.w	r5, r3, r8
 800aaa6:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800aaaa:	eb05 040e 	add.w	r4, r5, lr
 800aaae:	0137      	lsls	r7, r6, #4
 800aab0:	eba6 030a 	sub.w	r3, r6, sl
 800aab4:	eb04 000e 	add.w	r0, r4, lr
 800aab8:	44b2      	add	sl, r6
 800aaba:	1d3a      	adds	r2, r7, #4
 800aabc:	9702      	str	r7, [sp, #8]
 800aabe:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800aac2:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800aac6:	ebae 0c06 	sub.w	ip, lr, r6
 800aaca:	9703      	str	r7, [sp, #12]
 800aacc:	eb03 0708 	add.w	r7, r3, r8
 800aad0:	9701      	str	r7, [sp, #4]
 800aad2:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800aad6:	9706      	str	r7, [sp, #24]
 800aad8:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800aada:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800aade:	f10e 0104 	add.w	r1, lr, #4
 800aae2:	4439      	add	r1, r7
 800aae4:	443a      	add	r2, r7
 800aae6:	0137      	lsls	r7, r6, #4
 800aae8:	00f6      	lsls	r6, r6, #3
 800aaea:	9704      	str	r7, [sp, #16]
 800aaec:	9605      	str	r6, [sp, #20]
 800aaee:	9f01      	ldr	r7, [sp, #4]
 800aaf0:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aaf2:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800aaf6:	f04f 0c00 	mov.w	ip, #0
 800aafa:	edd4 6a00 	vldr	s13, [r4]
 800aafe:	edd7 1a00 	vldr	s3, [r7]
 800ab02:	ed16 aa01 	vldr	s20, [r6, #-4]
 800ab06:	edd5 5a00 	vldr	s11, [r5]
 800ab0a:	ed52 9a01 	vldr	s19, [r2, #-4]
 800ab0e:	ed90 6a00 	vldr	s12, [r0]
 800ab12:	ed51 7a01 	vldr	s15, [r1, #-4]
 800ab16:	ed93 3a00 	vldr	s6, [r3]
 800ab1a:	ee39 0a86 	vadd.f32	s0, s19, s12
 800ab1e:	ee33 2a21 	vadd.f32	s4, s6, s3
 800ab22:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800ab26:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800ab2a:	ee35 7a02 	vadd.f32	s14, s10, s4
 800ab2e:	ee34 4a80 	vadd.f32	s8, s9, s0
 800ab32:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ab36:	ee74 6a07 	vadd.f32	s13, s8, s14
 800ab3a:	ee34 4a47 	vsub.f32	s8, s8, s14
 800ab3e:	ed46 6a01 	vstr	s13, [r6, #-4]
 800ab42:	ed85 4a00 	vstr	s8, [r5]
 800ab46:	edd1 6a00 	vldr	s13, [r1]
 800ab4a:	ed94 9a01 	vldr	s18, [r4, #4]
 800ab4e:	edd3 2a01 	vldr	s5, [r3, #4]
 800ab52:	edd7 8a01 	vldr	s17, [r7, #4]
 800ab56:	edd6 0a00 	vldr	s1, [r6]
 800ab5a:	edd5 3a01 	vldr	s7, [r5, #4]
 800ab5e:	ed90 8a01 	vldr	s16, [r0, #4]
 800ab62:	ed92 7a00 	vldr	s14, [r2]
 800ab66:	ee33 3a61 	vsub.f32	s6, s6, s3
 800ab6a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800ab6e:	ee72 aae8 	vsub.f32	s21, s5, s17
 800ab72:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800ab76:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800ab7a:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ab7e:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800ab82:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800ab86:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800ab8a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800ab8e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800ab92:	ee77 0a08 	vadd.f32	s1, s14, s16
 800ab96:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800ab9a:	ee37 7a48 	vsub.f32	s14, s14, s16
 800ab9e:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800aba2:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800aba6:	ee76 6a89 	vadd.f32	s13, s13, s18
 800abaa:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800abae:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800abb2:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800abb6:	ee35 5a42 	vsub.f32	s10, s10, s4
 800abba:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800abbe:	ee33 2a20 	vadd.f32	s4, s6, s1
 800abc2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800abc6:	ee33 3a60 	vsub.f32	s6, s6, s1
 800abca:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800abce:	ee77 0a01 	vadd.f32	s1, s14, s2
 800abd2:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800abd6:	ee37 7a41 	vsub.f32	s14, s14, s2
 800abda:	ee73 1a84 	vadd.f32	s3, s7, s8
 800abde:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800abe2:	ee76 3a27 	vadd.f32	s7, s12, s15
 800abe6:	ee76 7a67 	vsub.f32	s15, s12, s15
 800abea:	ee32 8a00 	vadd.f32	s16, s4, s0
 800abee:	ee33 1a45 	vsub.f32	s2, s6, s10
 800abf2:	ee32 2a40 	vsub.f32	s4, s4, s0
 800abf6:	ee35 5a03 	vadd.f32	s10, s10, s6
 800abfa:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800abfe:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800ac02:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800ac06:	ee34 6a67 	vsub.f32	s12, s8, s15
 800ac0a:	ee75 4a87 	vadd.f32	s9, s11, s14
 800ac0e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800ac12:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800ac16:	ee77 7a84 	vadd.f32	s15, s15, s8
 800ac1a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800ac1e:	44dc      	add	ip, fp
 800ac20:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800ac24:	45e1      	cmp	r9, ip
 800ac26:	ed86 8a00 	vstr	s16, [r6]
 800ac2a:	ed85 2a01 	vstr	s4, [r5, #4]
 800ac2e:	4456      	add	r6, sl
 800ac30:	ed02 0a01 	vstr	s0, [r2, #-4]
 800ac34:	4455      	add	r5, sl
 800ac36:	edc0 6a00 	vstr	s13, [r0]
 800ac3a:	ed82 1a00 	vstr	s2, [r2]
 800ac3e:	ed80 5a01 	vstr	s10, [r0, #4]
 800ac42:	4452      	add	r2, sl
 800ac44:	ed01 3a01 	vstr	s6, [r1, #-4]
 800ac48:	4450      	add	r0, sl
 800ac4a:	edc7 2a00 	vstr	s5, [r7]
 800ac4e:	edc4 4a00 	vstr	s9, [r4]
 800ac52:	ed83 7a00 	vstr	s14, [r3]
 800ac56:	edc1 5a00 	vstr	s11, [r1]
 800ac5a:	edc7 3a01 	vstr	s7, [r7, #4]
 800ac5e:	4451      	add	r1, sl
 800ac60:	ed84 6a01 	vstr	s12, [r4, #4]
 800ac64:	4457      	add	r7, sl
 800ac66:	edc3 7a01 	vstr	s15, [r3, #4]
 800ac6a:	4454      	add	r4, sl
 800ac6c:	4453      	add	r3, sl
 800ac6e:	f63f af44 	bhi.w	800aafa <arm_radix8_butterfly_f32+0x86>
 800ac72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac74:	2b07      	cmp	r3, #7
 800ac76:	f240 81b7 	bls.w	800afe8 <arm_radix8_butterfly_f32+0x574>
 800ac7a:	9b06      	ldr	r3, [sp, #24]
 800ac7c:	9903      	ldr	r1, [sp, #12]
 800ac7e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ac80:	9e05      	ldr	r6, [sp, #20]
 800ac82:	9a04      	ldr	r2, [sp, #16]
 800ac84:	f103 0c08 	add.w	ip, r3, #8
 800ac88:	9b02      	ldr	r3, [sp, #8]
 800ac8a:	3108      	adds	r1, #8
 800ac8c:	f108 0808 	add.w	r8, r8, #8
 800ac90:	1841      	adds	r1, r0, r1
 800ac92:	3608      	adds	r6, #8
 800ac94:	330c      	adds	r3, #12
 800ac96:	4604      	mov	r4, r0
 800ac98:	4444      	add	r4, r8
 800ac9a:	18c3      	adds	r3, r0, r3
 800ac9c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ac9e:	1981      	adds	r1, r0, r6
 800aca0:	f10e 0e08 	add.w	lr, lr, #8
 800aca4:	3208      	adds	r2, #8
 800aca6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aca8:	9107      	str	r1, [sp, #28]
 800acaa:	4604      	mov	r4, r0
 800acac:	4601      	mov	r1, r0
 800acae:	9304      	str	r3, [sp, #16]
 800acb0:	f100 030c 	add.w	r3, r0, #12
 800acb4:	4474      	add	r4, lr
 800acb6:	f04f 0801 	mov.w	r8, #1
 800acba:	1882      	adds	r2, r0, r2
 800acbc:	4461      	add	r1, ip
 800acbe:	9305      	str	r3, [sp, #20]
 800acc0:	464b      	mov	r3, r9
 800acc2:	940a      	str	r4, [sp, #40]	@ 0x28
 800acc4:	46c1      	mov	r9, r8
 800acc6:	9208      	str	r2, [sp, #32]
 800acc8:	46d8      	mov	r8, fp
 800acca:	9106      	str	r1, [sp, #24]
 800accc:	f04f 0e00 	mov.w	lr, #0
 800acd0:	469b      	mov	fp, r3
 800acd2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800acd4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800acd6:	449e      	add	lr, r3
 800acd8:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800acdc:	441a      	add	r2, r3
 800acde:	920e      	str	r2, [sp, #56]	@ 0x38
 800ace0:	441a      	add	r2, r3
 800ace2:	18d4      	adds	r4, r2, r3
 800ace4:	18e5      	adds	r5, r4, r3
 800ace6:	18ee      	adds	r6, r5, r3
 800ace8:	18f7      	adds	r7, r6, r3
 800acea:	eb07 0c03 	add.w	ip, r7, r3
 800acee:	920d      	str	r2, [sp, #52]	@ 0x34
 800acf0:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800acf4:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800acf8:	910c      	str	r1, [sp, #48]	@ 0x30
 800acfa:	4419      	add	r1, r3
 800acfc:	9103      	str	r1, [sp, #12]
 800acfe:	4419      	add	r1, r3
 800ad00:	18ca      	adds	r2, r1, r3
 800ad02:	9202      	str	r2, [sp, #8]
 800ad04:	441a      	add	r2, r3
 800ad06:	18d0      	adds	r0, r2, r3
 800ad08:	ed92 ea01 	vldr	s28, [r2, #4]
 800ad0c:	9a02      	ldr	r2, [sp, #8]
 800ad0e:	edd4 7a00 	vldr	s15, [r4]
 800ad12:	edd2 da01 	vldr	s27, [r2, #4]
 800ad16:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ad18:	ed91 da01 	vldr	s26, [r1, #4]
 800ad1c:	ed92 ca01 	vldr	s24, [r2, #4]
 800ad20:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad22:	9903      	ldr	r1, [sp, #12]
 800ad24:	edcd 7a03 	vstr	s15, [sp, #12]
 800ad28:	edd2 7a00 	vldr	s15, [r2]
 800ad2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad2e:	edcd 7a02 	vstr	s15, [sp, #8]
 800ad32:	edd2 7a00 	vldr	s15, [r2]
 800ad36:	edd0 ea01 	vldr	s29, [r0, #4]
 800ad3a:	edd1 ca01 	vldr	s25, [r1, #4]
 800ad3e:	eddc ba00 	vldr	s23, [ip]
 800ad42:	edd7 aa00 	vldr	s21, [r7]
 800ad46:	ed96 aa00 	vldr	s20, [r6]
 800ad4a:	edd5 9a00 	vldr	s19, [r5]
 800ad4e:	edcd 7a01 	vstr	s15, [sp, #4]
 800ad52:	4403      	add	r3, r0
 800ad54:	ed93 fa01 	vldr	s30, [r3, #4]
 800ad58:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800ad5c:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800ad60:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800ad68:	46cc      	mov	ip, r9
 800ad6a:	e001      	b.n	800ad70 <arm_radix8_butterfly_f32+0x2fc>
 800ad6c:	3f3504f3 	.word	0x3f3504f3
 800ad70:	ed91 6a00 	vldr	s12, [r1]
 800ad74:	ed93 5a00 	vldr	s10, [r3]
 800ad78:	edd0 fa00 	vldr	s31, [r0]
 800ad7c:	edd4 7a00 	vldr	s15, [r4]
 800ad80:	ed95 7a00 	vldr	s14, [r5]
 800ad84:	ed56 3a01 	vldr	s7, [r6, #-4]
 800ad88:	ed17 3a01 	vldr	s6, [r7, #-4]
 800ad8c:	ed92 2a00 	vldr	s4, [r2]
 800ad90:	ed96 0a00 	vldr	s0, [r6]
 800ad94:	ee33 8a85 	vadd.f32	s16, s7, s10
 800ad98:	ee32 1a06 	vadd.f32	s2, s4, s12
 800ad9c:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800ada0:	ee77 4a87 	vadd.f32	s9, s15, s14
 800ada4:	ee78 1a04 	vadd.f32	s3, s16, s8
 800ada8:	ee71 6a24 	vadd.f32	s13, s2, s9
 800adac:	ee32 2a46 	vsub.f32	s4, s4, s12
 800adb0:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800adb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800adb8:	ed06 6a01 	vstr	s12, [r6, #-4]
 800adbc:	edd4 8a01 	vldr	s17, [r4, #4]
 800adc0:	ed92 9a01 	vldr	s18, [r2, #4]
 800adc4:	edd7 0a00 	vldr	s1, [r7]
 800adc8:	edd1 2a01 	vldr	s5, [r1, #4]
 800adcc:	ed95 7a01 	vldr	s14, [r5, #4]
 800add0:	ed93 6a01 	vldr	s12, [r3, #4]
 800add4:	edd0 5a01 	vldr	s11, [r0, #4]
 800add8:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800addc:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800ade0:	ee39 5a62 	vsub.f32	s10, s18, s5
 800ade4:	ee78 fac7 	vsub.f32	s31, s17, s14
 800ade8:	ee38 4a44 	vsub.f32	s8, s16, s8
 800adec:	ee38 7a87 	vadd.f32	s14, s17, s14
 800adf0:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800adf4:	ee79 2a22 	vadd.f32	s5, s18, s5
 800adf8:	ee32 9a27 	vadd.f32	s18, s4, s15
 800adfc:	ee72 7a67 	vsub.f32	s15, s4, s15
 800ae00:	ee30 2a06 	vadd.f32	s4, s0, s12
 800ae04:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800ae08:	ee71 4a64 	vsub.f32	s9, s2, s9
 800ae0c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800ae10:	ee32 1a08 	vadd.f32	s2, s4, s16
 800ae14:	ee72 fa87 	vadd.f32	s31, s5, s14
 800ae18:	ee32 2a48 	vsub.f32	s4, s4, s16
 800ae1c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800ae20:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800ae24:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800ae28:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800ae2c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800ae30:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800ae34:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800ae38:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800ae3c:	ee30 6a46 	vsub.f32	s12, s0, s12
 800ae40:	ee74 0a22 	vadd.f32	s1, s8, s5
 800ae44:	ee36 0a28 	vadd.f32	s0, s12, s17
 800ae48:	ee74 2a62 	vsub.f32	s5, s8, s5
 800ae4c:	ee36 6a68 	vsub.f32	s12, s12, s17
 800ae50:	ee32 4a64 	vsub.f32	s8, s4, s9
 800ae54:	ee73 8a09 	vadd.f32	s17, s6, s18
 800ae58:	ee74 4a82 	vadd.f32	s9, s9, s4
 800ae5c:	ee33 9a49 	vsub.f32	s18, s6, s18
 800ae60:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800ae64:	ee35 3a85 	vadd.f32	s6, s11, s10
 800ae68:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800ae6c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800ae70:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800ae74:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800ae78:	ee30 7a68 	vsub.f32	s14, s0, s17
 800ae7c:	ee35 8a03 	vadd.f32	s16, s10, s6
 800ae80:	ee38 0a80 	vadd.f32	s0, s17, s0
 800ae84:	ee73 3a82 	vadd.f32	s7, s7, s4
 800ae88:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800ae8c:	ed9d 2a01 	vldr	s4, [sp, #4]
 800ae90:	eddd 1a02 	vldr	s3, [sp, #8]
 800ae94:	ee35 5a43 	vsub.f32	s10, s10, s6
 800ae98:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800ae9c:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800aea0:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800aea4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800aea8:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800aeac:	ee76 5a49 	vsub.f32	s11, s12, s18
 800aeb0:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800aeb4:	ee39 6a06 	vadd.f32	s12, s18, s12
 800aeb8:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800aebc:	ee21 4a84 	vmul.f32	s8, s3, s8
 800aec0:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800aec4:	ee22 7a07 	vmul.f32	s14, s4, s14
 800aec8:	ee22 2a08 	vmul.f32	s4, s4, s16
 800aecc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800aed0:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800aed4:	ee31 1a09 	vadd.f32	s2, s2, s18
 800aed8:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800aedc:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800aee0:	ee74 0a60 	vsub.f32	s1, s8, s1
 800aee4:	ee37 7a48 	vsub.f32	s14, s14, s16
 800aee8:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800aeec:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800aef0:	ee72 1a21 	vadd.f32	s3, s4, s3
 800aef4:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800aef8:	ee38 2a89 	vadd.f32	s4, s17, s18
 800aefc:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800af00:	ee38 8a04 	vadd.f32	s16, s16, s8
 800af04:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800af08:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800af0c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800af10:	eddd 5a03 	vldr	s11, [sp, #12]
 800af14:	edc6 fa00 	vstr	s31, [r6]
 800af18:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800af1c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800af20:	ee30 0a45 	vsub.f32	s0, s0, s10
 800af24:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800af28:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800af2c:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800af30:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800af34:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800af38:	ee25 6a86 	vmul.f32	s12, s11, s12
 800af3c:	ee74 4a89 	vadd.f32	s9, s9, s18
 800af40:	ee34 3a43 	vsub.f32	s6, s8, s6
 800af44:	ee78 8a85 	vadd.f32	s17, s17, s10
 800af48:	ee36 6a67 	vsub.f32	s12, s12, s15
 800af4c:	44c4      	add	ip, r8
 800af4e:	45e3      	cmp	fp, ip
 800af50:	edc3 3a00 	vstr	s7, [r3]
 800af54:	edc3 6a01 	vstr	s13, [r3, #4]
 800af58:	4456      	add	r6, sl
 800af5a:	ed07 1a01 	vstr	s2, [r7, #-4]
 800af5e:	edc7 0a00 	vstr	s1, [r7]
 800af62:	4453      	add	r3, sl
 800af64:	ed80 2a00 	vstr	s4, [r0]
 800af68:	edc0 2a01 	vstr	s5, [r0, #4]
 800af6c:	4457      	add	r7, sl
 800af6e:	edc2 1a00 	vstr	s3, [r2]
 800af72:	ed82 7a01 	vstr	s14, [r2, #4]
 800af76:	4450      	add	r0, sl
 800af78:	ed85 8a00 	vstr	s16, [r5]
 800af7c:	ed85 0a01 	vstr	s0, [r5, #4]
 800af80:	4452      	add	r2, sl
 800af82:	edc1 4a00 	vstr	s9, [r1]
 800af86:	4455      	add	r5, sl
 800af88:	ed81 3a01 	vstr	s6, [r1, #4]
 800af8c:	edc4 8a00 	vstr	s17, [r4]
 800af90:	ed84 6a01 	vstr	s12, [r4, #4]
 800af94:	4451      	add	r1, sl
 800af96:	4454      	add	r4, sl
 800af98:	f63f aeea 	bhi.w	800ad70 <arm_radix8_butterfly_f32+0x2fc>
 800af9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af9e:	3308      	adds	r3, #8
 800afa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800afa2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afa4:	3308      	adds	r3, #8
 800afa6:	930a      	str	r3, [sp, #40]	@ 0x28
 800afa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afaa:	3308      	adds	r3, #8
 800afac:	9309      	str	r3, [sp, #36]	@ 0x24
 800afae:	9b08      	ldr	r3, [sp, #32]
 800afb0:	3308      	adds	r3, #8
 800afb2:	9308      	str	r3, [sp, #32]
 800afb4:	9b07      	ldr	r3, [sp, #28]
 800afb6:	3308      	adds	r3, #8
 800afb8:	9307      	str	r3, [sp, #28]
 800afba:	9b06      	ldr	r3, [sp, #24]
 800afbc:	3308      	adds	r3, #8
 800afbe:	9306      	str	r3, [sp, #24]
 800afc0:	9b05      	ldr	r3, [sp, #20]
 800afc2:	3308      	adds	r3, #8
 800afc4:	9305      	str	r3, [sp, #20]
 800afc6:	9b04      	ldr	r3, [sp, #16]
 800afc8:	3308      	adds	r3, #8
 800afca:	9304      	str	r3, [sp, #16]
 800afcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afce:	f109 0901 	add.w	r9, r9, #1
 800afd2:	454b      	cmp	r3, r9
 800afd4:	f47f ae7d 	bne.w	800acd2 <arm_radix8_butterfly_f32+0x25e>
 800afd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800afda:	00db      	lsls	r3, r3, #3
 800afdc:	b29b      	uxth	r3, r3
 800afde:	46d9      	mov	r9, fp
 800afe0:	9310      	str	r3, [sp, #64]	@ 0x40
 800afe2:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800afe6:	e554      	b.n	800aa92 <arm_radix8_butterfly_f32+0x1e>
 800afe8:	b015      	add	sp, #84	@ 0x54
 800afea:	ecbd 8b10 	vpop	{d8-d15}
 800afee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff2:	bf00      	nop

0800aff4 <memset>:
 800aff4:	4402      	add	r2, r0
 800aff6:	4603      	mov	r3, r0
 800aff8:	4293      	cmp	r3, r2
 800affa:	d100      	bne.n	800affe <memset+0xa>
 800affc:	4770      	bx	lr
 800affe:	f803 1b01 	strb.w	r1, [r3], #1
 800b002:	e7f9      	b.n	800aff8 <memset+0x4>

0800b004 <__libc_init_array>:
 800b004:	b570      	push	{r4, r5, r6, lr}
 800b006:	4d0d      	ldr	r5, [pc, #52]	@ (800b03c <__libc_init_array+0x38>)
 800b008:	4c0d      	ldr	r4, [pc, #52]	@ (800b040 <__libc_init_array+0x3c>)
 800b00a:	1b64      	subs	r4, r4, r5
 800b00c:	10a4      	asrs	r4, r4, #2
 800b00e:	2600      	movs	r6, #0
 800b010:	42a6      	cmp	r6, r4
 800b012:	d109      	bne.n	800b028 <__libc_init_array+0x24>
 800b014:	4d0b      	ldr	r5, [pc, #44]	@ (800b044 <__libc_init_array+0x40>)
 800b016:	4c0c      	ldr	r4, [pc, #48]	@ (800b048 <__libc_init_array+0x44>)
 800b018:	f000 f818 	bl	800b04c <_init>
 800b01c:	1b64      	subs	r4, r4, r5
 800b01e:	10a4      	asrs	r4, r4, #2
 800b020:	2600      	movs	r6, #0
 800b022:	42a6      	cmp	r6, r4
 800b024:	d105      	bne.n	800b032 <__libc_init_array+0x2e>
 800b026:	bd70      	pop	{r4, r5, r6, pc}
 800b028:	f855 3b04 	ldr.w	r3, [r5], #4
 800b02c:	4798      	blx	r3
 800b02e:	3601      	adds	r6, #1
 800b030:	e7ee      	b.n	800b010 <__libc_init_array+0xc>
 800b032:	f855 3b04 	ldr.w	r3, [r5], #4
 800b036:	4798      	blx	r3
 800b038:	3601      	adds	r6, #1
 800b03a:	e7f2      	b.n	800b022 <__libc_init_array+0x1e>
 800b03c:	0801e908 	.word	0x0801e908
 800b040:	0801e908 	.word	0x0801e908
 800b044:	0801e908 	.word	0x0801e908
 800b048:	0801e90c 	.word	0x0801e90c

0800b04c <_init>:
 800b04c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04e:	bf00      	nop
 800b050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b052:	bc08      	pop	{r3}
 800b054:	469e      	mov	lr, r3
 800b056:	4770      	bx	lr

0800b058 <_fini>:
 800b058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b05a:	bf00      	nop
 800b05c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b05e:	bc08      	pop	{r3}
 800b060:	469e      	mov	lr, r3
 800b062:	4770      	bx	lr
