<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-l2d-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-l2d-defs.h</h1><a href="cvmx-l2d-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-l2d-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon l2d.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_L2D_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_L2D_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST0 CVMX_L2D_BST0_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_BST0_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_BST0 not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000780ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-l2d-defs_8h.html#a72af575d433198e4aaf4d13e76335d85">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST0 (CVMX_ADD_IO_SEG(0x0001180080000780ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST1 CVMX_L2D_BST1_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_BST1_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_BST1 not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000788ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-l2d-defs_8h.html#a7a0b515f389b2c5da6eca05df0ddbab7">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST1 (CVMX_ADD_IO_SEG(0x0001180080000788ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST2 CVMX_L2D_BST2_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_BST2_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_BST2 not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000790ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-l2d-defs_8h.html#abd41567fb6d037825d6934352b61db8b">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST2 (CVMX_ADD_IO_SEG(0x0001180080000790ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST3 CVMX_L2D_BST3_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_BST3_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_BST3 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000798ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-l2d-defs_8h.html#af29e9bb5bd4f8933b0cf1014876a7269">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_BST3 (CVMX_ADD_IO_SEG(0x0001180080000798ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_ERR CVMX_L2D_ERR_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_ERR_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_ERR not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000010ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-l2d-defs_8h.html#a1909e03935cbe4a1430139601c438c66">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_ERR (CVMX_ADD_IO_SEG(0x0001180080000010ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FADR CVMX_L2D_FADR_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_FADR_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_FADR not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000018ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-l2d-defs_8h.html#a495aa17e1103682b28cf739eb56e631b">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FADR (CVMX_ADD_IO_SEG(0x0001180080000018ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FSYN0 CVMX_L2D_FSYN0_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_FSYN0_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_FSYN0 not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000020ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-l2d-defs_8h.html#a1e41e25fd6f276738a0eb1cfedb0a67b">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FSYN0 (CVMX_ADD_IO_SEG(0x0001180080000020ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FSYN1 CVMX_L2D_FSYN1_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_FSYN1_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_FSYN1 not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000028ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-l2d-defs_8h.html#a1c72475be6e945b8727551043c8a15ec">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FSYN1 (CVMX_ADD_IO_SEG(0x0001180080000028ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS0 CVMX_L2D_FUS0_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_FUS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_FUS0 not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800007A0ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-l2d-defs_8h.html#a9ebd798da928f4a91935edd3b656f75f">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS0 (CVMX_ADD_IO_SEG(0x00011800800007A0ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS1 CVMX_L2D_FUS1_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_FUS1_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_FUS1 not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800007A8ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-l2d-defs_8h.html#aff71a4024cf3e6c15e19151b82888e7f">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS1 (CVMX_ADD_IO_SEG(0x00011800800007A8ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS2 CVMX_L2D_FUS2_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_FUS2_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_FUS2 not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800007B0ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-l2d-defs_8h.html#a21589a56161a4c96bd96ff9b5e6b0cdf">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS2 (CVMX_ADD_IO_SEG(0x00011800800007B0ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS3 CVMX_L2D_FUS3_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2D_FUS3_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2D_FUS3 not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800007B8ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-l2d-defs_8h.html#af41de6aa042c7241e15c1620876af3b9">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2D_FUS3 (CVMX_ADD_IO_SEG(0x00011800800007B8ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00188"></a>00188 <span class="comment">/**</span>
<a name="l00189"></a>00189 <span class="comment"> * cvmx_l2d_bst0</span>
<a name="l00190"></a>00190 <span class="comment"> *</span>
<a name="l00191"></a>00191 <span class="comment"> * L2D_BST0 = L2C Data Store QUAD0 BIST Status Register</span>
<a name="l00192"></a>00192 <span class="comment"> *</span>
<a name="l00193"></a>00193 <span class="comment"> */</span>
<a name="l00194"></a><a class="code" href="unioncvmx__l2d__bst0.html">00194</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst0.html" title="cvmx_l2d_bst0">cvmx_l2d_bst0</a> {
<a name="l00195"></a><a class="code" href="unioncvmx__l2d__bst0.html#a70a1636b718d070ad0e18f8e97a43827">00195</a>     uint64_t <a class="code" href="unioncvmx__l2d__bst0.html#a70a1636b718d070ad0e18f8e97a43827">u64</a>;
<a name="l00196"></a><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">00196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a> {
<a name="l00197"></a>00197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#ae6e59183ee5ce4a574c21057a8b45835">reserved_35_63</a>               : 29;
<a name="l00199"></a>00199     uint64_t <a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#acdf276a88355cefcfd43544f407594cf">ftl</a>                          : 1;  <span class="comment">/**&lt; L2C Data Store Fatal Defect(across all QUADs)</span>
<a name="l00200"></a>00200 <span class="comment">                                                         2 or more columns were detected bad across all</span>
<a name="l00201"></a>00201 <span class="comment">                                                         QUADs[0-3]. Please refer to individual quad failures</span>
<a name="l00202"></a>00202 <span class="comment">                                                         for bad column = 0x7e to determine which QUAD was in</span>
<a name="l00203"></a>00203 <span class="comment">                                                         error. */</span>
<a name="l00204"></a>00204     uint64_t <a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#a91ca8f47adbc01883e5a8e02fd686c92">q0stat</a>                       : 34; <span class="comment">/**&lt; Bist Results for QUAD0</span>
<a name="l00205"></a>00205 <span class="comment">                                                         Failure \#1 Status</span>
<a name="l00206"></a>00206 <span class="comment">                                                           [16:14] bad bank</span>
<a name="l00207"></a>00207 <span class="comment">                                                           [13:7] bad high column</span>
<a name="l00208"></a>00208 <span class="comment">                                                           [6:0] bad low column</span>
<a name="l00209"></a>00209 <span class="comment">                                                         Failure \#2 Status</span>
<a name="l00210"></a>00210 <span class="comment">                                                           [33:31] bad bank</span>
<a name="l00211"></a>00211 <span class="comment">                                                           [30:24] bad high column</span>
<a name="l00212"></a>00212 <span class="comment">                                                           [23:17] bad low column</span>
<a name="l00213"></a>00213 <span class="comment">                                                         NOTES: For bad high/low column reporting:</span>
<a name="l00214"></a>00214 <span class="comment">                                                            0x7f:   No failure</span>
<a name="l00215"></a>00215 <span class="comment">                                                            0x7e:   Fatal Defect: 2 or more bad columns</span>
<a name="l00216"></a>00216 <span class="comment">                                                            0-0x45: Bad column</span>
<a name="l00217"></a>00217 <span class="comment">                                                         NOTE: If there are less than 2 failures then the</span>
<a name="l00218"></a>00218 <span class="comment">                                                            bad bank will be 0x7. */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#else</span>
<a name="l00220"></a><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#a91ca8f47adbc01883e5a8e02fd686c92">00220</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#a91ca8f47adbc01883e5a8e02fd686c92">q0stat</a>                       : 34;
<a name="l00221"></a><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#acdf276a88355cefcfd43544f407594cf">00221</a>     uint64_t <a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#acdf276a88355cefcfd43544f407594cf">ftl</a>                          : 1;
<a name="l00222"></a><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#ae6e59183ee5ce4a574c21057a8b45835">00222</a>     uint64_t <a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html#ae6e59183ee5ce4a574c21057a8b45835">reserved_35_63</a>               : 29;
<a name="l00223"></a>00223 <span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__bst0.html#a058d09938df1a3ff576f429aafa58f2d">s</a>;
<a name="l00225"></a><a class="code" href="unioncvmx__l2d__bst0.html#a979ca988beea318b8c59d6b94e73e016">00225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a979ca988beea318b8c59d6b94e73e016">cn30xx</a>;
<a name="l00226"></a><a class="code" href="unioncvmx__l2d__bst0.html#aae5b6e382a59c2e51a6bcba33ed1c2fa">00226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#aae5b6e382a59c2e51a6bcba33ed1c2fa">cn31xx</a>;
<a name="l00227"></a><a class="code" href="unioncvmx__l2d__bst0.html#aef199caa13d8aaf905730514470a800a">00227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#aef199caa13d8aaf905730514470a800a">cn38xx</a>;
<a name="l00228"></a><a class="code" href="unioncvmx__l2d__bst0.html#a5db3223818e760b32543a4d5609f6140">00228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a5db3223818e760b32543a4d5609f6140">cn38xxp2</a>;
<a name="l00229"></a><a class="code" href="unioncvmx__l2d__bst0.html#a2d71c509ed9a85807a720068ba0cebd2">00229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a2d71c509ed9a85807a720068ba0cebd2">cn50xx</a>;
<a name="l00230"></a><a class="code" href="unioncvmx__l2d__bst0.html#a811e8b97469bafa8c9f070f2b9ba9910">00230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a811e8b97469bafa8c9f070f2b9ba9910">cn52xx</a>;
<a name="l00231"></a><a class="code" href="unioncvmx__l2d__bst0.html#a45d1da0fd12ee0c554c69205b9d6dbda">00231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a45d1da0fd12ee0c554c69205b9d6dbda">cn52xxp1</a>;
<a name="l00232"></a><a class="code" href="unioncvmx__l2d__bst0.html#a24e3f4f15ed7e55eb221f1b88f981c5e">00232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a24e3f4f15ed7e55eb221f1b88f981c5e">cn56xx</a>;
<a name="l00233"></a><a class="code" href="unioncvmx__l2d__bst0.html#a663e1efa2e92329551f6adbe486fc8ab">00233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a663e1efa2e92329551f6adbe486fc8ab">cn56xxp1</a>;
<a name="l00234"></a><a class="code" href="unioncvmx__l2d__bst0.html#aca6d0f08710ec7aa9ecef57b58f07c23">00234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#aca6d0f08710ec7aa9ecef57b58f07c23">cn58xx</a>;
<a name="l00235"></a><a class="code" href="unioncvmx__l2d__bst0.html#a51dc0bba65ac84fd1febb820081844d0">00235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst0_1_1cvmx__l2d__bst0__s.html">cvmx_l2d_bst0_s</a>                <a class="code" href="unioncvmx__l2d__bst0.html#a51dc0bba65ac84fd1febb820081844d0">cn58xxp1</a>;
<a name="l00236"></a>00236 };
<a name="l00237"></a><a class="code" href="cvmx-l2d-defs_8h.html#abaf7b925fbf7770332830877f03a2ea7">00237</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst0.html" title="cvmx_l2d_bst0">cvmx_l2d_bst0</a> <a class="code" href="unioncvmx__l2d__bst0.html" title="cvmx_l2d_bst0">cvmx_l2d_bst0_t</a>;
<a name="l00238"></a>00238 <span class="comment"></span>
<a name="l00239"></a>00239 <span class="comment">/**</span>
<a name="l00240"></a>00240 <span class="comment"> * cvmx_l2d_bst1</span>
<a name="l00241"></a>00241 <span class="comment"> *</span>
<a name="l00242"></a>00242 <span class="comment"> * L2D_BST1 = L2C Data Store QUAD1 BIST Status Register</span>
<a name="l00243"></a>00243 <span class="comment"> *</span>
<a name="l00244"></a>00244 <span class="comment"> */</span>
<a name="l00245"></a><a class="code" href="unioncvmx__l2d__bst1.html">00245</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst1.html" title="cvmx_l2d_bst1">cvmx_l2d_bst1</a> {
<a name="l00246"></a><a class="code" href="unioncvmx__l2d__bst1.html#abdef84073d90435eaf646f7e529c7631">00246</a>     uint64_t <a class="code" href="unioncvmx__l2d__bst1.html#abdef84073d90435eaf646f7e529c7631">u64</a>;
<a name="l00247"></a><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">00247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a> {
<a name="l00248"></a>00248 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html#a45eb9d3f2373be9d6e2123c4d9a897c6">reserved_34_63</a>               : 30;
<a name="l00250"></a>00250     uint64_t <a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html#af8199490813017a91f1a68b03ed6474b">q1stat</a>                       : 34; <span class="comment">/**&lt; Bist Results for QUAD1</span>
<a name="l00251"></a>00251 <span class="comment">                                                         Failure \#1 Status</span>
<a name="l00252"></a>00252 <span class="comment">                                                            [16:14] bad bank</span>
<a name="l00253"></a>00253 <span class="comment">                                                            [13:7] bad high column</span>
<a name="l00254"></a>00254 <span class="comment">                                                            [6:0] bad low column</span>
<a name="l00255"></a>00255 <span class="comment">                                                          Failure \#2 Status</span>
<a name="l00256"></a>00256 <span class="comment">                                                            [33:31] bad bank</span>
<a name="l00257"></a>00257 <span class="comment">                                                            [30:24] bad high column</span>
<a name="l00258"></a>00258 <span class="comment">                                                            [23:17] bad low column</span>
<a name="l00259"></a>00259 <span class="comment">                                                          NOTES: For bad high/low column reporting:</span>
<a name="l00260"></a>00260 <span class="comment">                                                             0x7f:   No failure</span>
<a name="l00261"></a>00261 <span class="comment">                                                             0x7e:   Fatal Defect: 2 or more bad columns</span>
<a name="l00262"></a>00262 <span class="comment">                                                             0-0x45: Bad column</span>
<a name="l00263"></a>00263 <span class="comment">                                                          NOTE: If there are less than 2 failures then the</span>
<a name="l00264"></a>00264 <span class="comment">                                                             bad bank will be 0x7. */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#else</span>
<a name="l00266"></a><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html#af8199490813017a91f1a68b03ed6474b">00266</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html#af8199490813017a91f1a68b03ed6474b">q1stat</a>                       : 34;
<a name="l00267"></a><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html#a45eb9d3f2373be9d6e2123c4d9a897c6">00267</a>     uint64_t <a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html#a45eb9d3f2373be9d6e2123c4d9a897c6">reserved_34_63</a>               : 30;
<a name="l00268"></a>00268 <span class="preprocessor">#endif</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__bst1.html#a40b7dce838aa71e7d59f55e8efc84797">s</a>;
<a name="l00270"></a><a class="code" href="unioncvmx__l2d__bst1.html#a00fd85ffa34a66c1b12e2a13c4d80183">00270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a00fd85ffa34a66c1b12e2a13c4d80183">cn30xx</a>;
<a name="l00271"></a><a class="code" href="unioncvmx__l2d__bst1.html#a852dd431abbc136bb3e3d5de7e4e571a">00271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a852dd431abbc136bb3e3d5de7e4e571a">cn31xx</a>;
<a name="l00272"></a><a class="code" href="unioncvmx__l2d__bst1.html#a67dd71384df2b185a4f00fabba8a4d6c">00272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a67dd71384df2b185a4f00fabba8a4d6c">cn38xx</a>;
<a name="l00273"></a><a class="code" href="unioncvmx__l2d__bst1.html#a11b48894a464766c4a8fadd9926b9513">00273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a11b48894a464766c4a8fadd9926b9513">cn38xxp2</a>;
<a name="l00274"></a><a class="code" href="unioncvmx__l2d__bst1.html#acba9804d5b70f301527fd2babeb89ddd">00274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#acba9804d5b70f301527fd2babeb89ddd">cn50xx</a>;
<a name="l00275"></a><a class="code" href="unioncvmx__l2d__bst1.html#a4726298f01d93a31a5557c12f658b5e3">00275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a4726298f01d93a31a5557c12f658b5e3">cn52xx</a>;
<a name="l00276"></a><a class="code" href="unioncvmx__l2d__bst1.html#abcb3a1c8467b83a2a19b046419adf9c0">00276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#abcb3a1c8467b83a2a19b046419adf9c0">cn52xxp1</a>;
<a name="l00277"></a><a class="code" href="unioncvmx__l2d__bst1.html#a0be60f0be979f76e96c6ada9afe51257">00277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a0be60f0be979f76e96c6ada9afe51257">cn56xx</a>;
<a name="l00278"></a><a class="code" href="unioncvmx__l2d__bst1.html#a1ea4798d6c71f4b826e80b0f36bc2439">00278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a1ea4798d6c71f4b826e80b0f36bc2439">cn56xxp1</a>;
<a name="l00279"></a><a class="code" href="unioncvmx__l2d__bst1.html#aa5c26b35078ea9e8e0c7557fcb12fcdc">00279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#aa5c26b35078ea9e8e0c7557fcb12fcdc">cn58xx</a>;
<a name="l00280"></a><a class="code" href="unioncvmx__l2d__bst1.html#a93d8ca83532cccf63bb644d02bfcf35c">00280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst1_1_1cvmx__l2d__bst1__s.html">cvmx_l2d_bst1_s</a>                <a class="code" href="unioncvmx__l2d__bst1.html#a93d8ca83532cccf63bb644d02bfcf35c">cn58xxp1</a>;
<a name="l00281"></a>00281 };
<a name="l00282"></a><a class="code" href="cvmx-l2d-defs_8h.html#ae159d019d321eeb89223837c4a59d79e">00282</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst1.html" title="cvmx_l2d_bst1">cvmx_l2d_bst1</a> <a class="code" href="unioncvmx__l2d__bst1.html" title="cvmx_l2d_bst1">cvmx_l2d_bst1_t</a>;
<a name="l00283"></a>00283 <span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">/**</span>
<a name="l00285"></a>00285 <span class="comment"> * cvmx_l2d_bst2</span>
<a name="l00286"></a>00286 <span class="comment"> *</span>
<a name="l00287"></a>00287 <span class="comment"> * L2D_BST2 = L2C Data Store QUAD2 BIST Status Register</span>
<a name="l00288"></a>00288 <span class="comment"> *</span>
<a name="l00289"></a>00289 <span class="comment"> */</span>
<a name="l00290"></a><a class="code" href="unioncvmx__l2d__bst2.html">00290</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst2.html" title="cvmx_l2d_bst2">cvmx_l2d_bst2</a> {
<a name="l00291"></a><a class="code" href="unioncvmx__l2d__bst2.html#ac9739d894f51c7424fd5a7897a897828">00291</a>     uint64_t <a class="code" href="unioncvmx__l2d__bst2.html#ac9739d894f51c7424fd5a7897a897828">u64</a>;
<a name="l00292"></a><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">00292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a> {
<a name="l00293"></a>00293 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html#aa0777e19eebe0feb053b7408278f8d91">reserved_34_63</a>               : 30;
<a name="l00295"></a>00295     uint64_t <a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html#a2dd900dc66ad2c4f81ac78d13ca73ddc">q2stat</a>                       : 34; <span class="comment">/**&lt; Bist Results for QUAD2</span>
<a name="l00296"></a>00296 <span class="comment">                                                         Failure \#1 Status</span>
<a name="l00297"></a>00297 <span class="comment">                                                            [16:14] bad bank</span>
<a name="l00298"></a>00298 <span class="comment">                                                            [13:7] bad high column</span>
<a name="l00299"></a>00299 <span class="comment">                                                            [6:0] bad low column</span>
<a name="l00300"></a>00300 <span class="comment">                                                          Failure \#2 Status</span>
<a name="l00301"></a>00301 <span class="comment">                                                            [33:31] bad bank</span>
<a name="l00302"></a>00302 <span class="comment">                                                            [30:24] bad high column</span>
<a name="l00303"></a>00303 <span class="comment">                                                            [23:17] bad low column</span>
<a name="l00304"></a>00304 <span class="comment">                                                          NOTES: For bad high/low column reporting:</span>
<a name="l00305"></a>00305 <span class="comment">                                                             0x7f:   No failure</span>
<a name="l00306"></a>00306 <span class="comment">                                                             0x7e:   Fatal Defect: 2 or more bad columns</span>
<a name="l00307"></a>00307 <span class="comment">                                                             0-0x45: Bad column</span>
<a name="l00308"></a>00308 <span class="comment">                                                          NOTE: If there are less than 2 failures then the</span>
<a name="l00309"></a>00309 <span class="comment">                                                             bad bank will be 0x7. */</span>
<a name="l00310"></a>00310 <span class="preprocessor">#else</span>
<a name="l00311"></a><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html#a2dd900dc66ad2c4f81ac78d13ca73ddc">00311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html#a2dd900dc66ad2c4f81ac78d13ca73ddc">q2stat</a>                       : 34;
<a name="l00312"></a><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html#aa0777e19eebe0feb053b7408278f8d91">00312</a>     uint64_t <a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html#aa0777e19eebe0feb053b7408278f8d91">reserved_34_63</a>               : 30;
<a name="l00313"></a>00313 <span class="preprocessor">#endif</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__bst2.html#a6cddfefedd9ff6fe02c4c7809d603088">s</a>;
<a name="l00315"></a><a class="code" href="unioncvmx__l2d__bst2.html#a37df16af67aa30e37a04b90d9b674549">00315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#a37df16af67aa30e37a04b90d9b674549">cn30xx</a>;
<a name="l00316"></a><a class="code" href="unioncvmx__l2d__bst2.html#aef9011a2fefdd60c888975cee36450c2">00316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#aef9011a2fefdd60c888975cee36450c2">cn31xx</a>;
<a name="l00317"></a><a class="code" href="unioncvmx__l2d__bst2.html#a850b413d38cfb5a20cf25d3caa7e316c">00317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#a850b413d38cfb5a20cf25d3caa7e316c">cn38xx</a>;
<a name="l00318"></a><a class="code" href="unioncvmx__l2d__bst2.html#ac5a7ade309bdac977be83f82c5d32a66">00318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#ac5a7ade309bdac977be83f82c5d32a66">cn38xxp2</a>;
<a name="l00319"></a><a class="code" href="unioncvmx__l2d__bst2.html#ad12212c6b491290c1776404fe1a92aa7">00319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#ad12212c6b491290c1776404fe1a92aa7">cn50xx</a>;
<a name="l00320"></a><a class="code" href="unioncvmx__l2d__bst2.html#ad77652b7d6e2eb4dcfff331b3ed9f9e3">00320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#ad77652b7d6e2eb4dcfff331b3ed9f9e3">cn52xx</a>;
<a name="l00321"></a><a class="code" href="unioncvmx__l2d__bst2.html#a84976f06228d2ac4dc2f1e72e193ba53">00321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#a84976f06228d2ac4dc2f1e72e193ba53">cn52xxp1</a>;
<a name="l00322"></a><a class="code" href="unioncvmx__l2d__bst2.html#ae1a6ca5e2a4bc2c81fe88b563ad3f01b">00322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#ae1a6ca5e2a4bc2c81fe88b563ad3f01b">cn56xx</a>;
<a name="l00323"></a><a class="code" href="unioncvmx__l2d__bst2.html#adc817dd7c1080fec2e5eb315f81c3715">00323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#adc817dd7c1080fec2e5eb315f81c3715">cn56xxp1</a>;
<a name="l00324"></a><a class="code" href="unioncvmx__l2d__bst2.html#aeb36ab2de0c869fc75feb8f257140599">00324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#aeb36ab2de0c869fc75feb8f257140599">cn58xx</a>;
<a name="l00325"></a><a class="code" href="unioncvmx__l2d__bst2.html#a829e88bf1c386c61fba4b9e4e8067efa">00325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst2_1_1cvmx__l2d__bst2__s.html">cvmx_l2d_bst2_s</a>                <a class="code" href="unioncvmx__l2d__bst2.html#a829e88bf1c386c61fba4b9e4e8067efa">cn58xxp1</a>;
<a name="l00326"></a>00326 };
<a name="l00327"></a><a class="code" href="cvmx-l2d-defs_8h.html#afab36dd0fee66f4aed200f43282948c2">00327</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst2.html" title="cvmx_l2d_bst2">cvmx_l2d_bst2</a> <a class="code" href="unioncvmx__l2d__bst2.html" title="cvmx_l2d_bst2">cvmx_l2d_bst2_t</a>;
<a name="l00328"></a>00328 <span class="comment"></span>
<a name="l00329"></a>00329 <span class="comment">/**</span>
<a name="l00330"></a>00330 <span class="comment"> * cvmx_l2d_bst3</span>
<a name="l00331"></a>00331 <span class="comment"> *</span>
<a name="l00332"></a>00332 <span class="comment"> * L2D_BST3 = L2C Data Store QUAD3 BIST Status Register</span>
<a name="l00333"></a>00333 <span class="comment"> *</span>
<a name="l00334"></a>00334 <span class="comment"> */</span>
<a name="l00335"></a><a class="code" href="unioncvmx__l2d__bst3.html">00335</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst3.html" title="cvmx_l2d_bst3">cvmx_l2d_bst3</a> {
<a name="l00336"></a><a class="code" href="unioncvmx__l2d__bst3.html#a9108bfa244fe191c4a9f73e17a26a1d3">00336</a>     uint64_t <a class="code" href="unioncvmx__l2d__bst3.html#a9108bfa244fe191c4a9f73e17a26a1d3">u64</a>;
<a name="l00337"></a><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">00337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a> {
<a name="l00338"></a>00338 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html#a6e7db9379f63297f08ba7b00eb10b7f7">reserved_34_63</a>               : 30;
<a name="l00340"></a>00340     uint64_t <a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html#ac5d367fe4fe58a4a6c27c4d2e30492d5">q3stat</a>                       : 34; <span class="comment">/**&lt; Bist Results for QUAD3</span>
<a name="l00341"></a>00341 <span class="comment">                                                         Failure \#1 Status</span>
<a name="l00342"></a>00342 <span class="comment">                                                            [16:14] bad bank</span>
<a name="l00343"></a>00343 <span class="comment">                                                            [13:7] bad high column</span>
<a name="l00344"></a>00344 <span class="comment">                                                            [6:0] bad low column</span>
<a name="l00345"></a>00345 <span class="comment">                                                          Failure \#2 Status</span>
<a name="l00346"></a>00346 <span class="comment">                                                            [33:31] bad bank</span>
<a name="l00347"></a>00347 <span class="comment">                                                            [30:24] bad high column</span>
<a name="l00348"></a>00348 <span class="comment">                                                            [23:17] bad low column</span>
<a name="l00349"></a>00349 <span class="comment">                                                          NOTES: For bad high/low column reporting:</span>
<a name="l00350"></a>00350 <span class="comment">                                                             0x7f:   No failure</span>
<a name="l00351"></a>00351 <span class="comment">                                                             0x7e:   Fatal Defect: 2 or more bad columns</span>
<a name="l00352"></a>00352 <span class="comment">                                                             0-0x45: Bad column</span>
<a name="l00353"></a>00353 <span class="comment">                                                          NOTE: If there are less than 2 failures then the</span>
<a name="l00354"></a>00354 <span class="comment">                                                             bad bank will be 0x7. */</span>
<a name="l00355"></a>00355 <span class="preprocessor">#else</span>
<a name="l00356"></a><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html#ac5d367fe4fe58a4a6c27c4d2e30492d5">00356</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html#ac5d367fe4fe58a4a6c27c4d2e30492d5">q3stat</a>                       : 34;
<a name="l00357"></a><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html#a6e7db9379f63297f08ba7b00eb10b7f7">00357</a>     uint64_t <a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html#a6e7db9379f63297f08ba7b00eb10b7f7">reserved_34_63</a>               : 30;
<a name="l00358"></a>00358 <span class="preprocessor">#endif</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__bst3.html#a8eaa51db5f730148c8ed49fb7994ea95">s</a>;
<a name="l00360"></a><a class="code" href="unioncvmx__l2d__bst3.html#af19cd38816e5633237d9bf424064dce8">00360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#af19cd38816e5633237d9bf424064dce8">cn30xx</a>;
<a name="l00361"></a><a class="code" href="unioncvmx__l2d__bst3.html#abd413498d5cfacd1d46b7e6b0c4aa5e9">00361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#abd413498d5cfacd1d46b7e6b0c4aa5e9">cn31xx</a>;
<a name="l00362"></a><a class="code" href="unioncvmx__l2d__bst3.html#a08a198ebafdce4dff637b00d5bbe62dc">00362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a08a198ebafdce4dff637b00d5bbe62dc">cn38xx</a>;
<a name="l00363"></a><a class="code" href="unioncvmx__l2d__bst3.html#a1b64017d41aa44af511b3351e130a949">00363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a1b64017d41aa44af511b3351e130a949">cn38xxp2</a>;
<a name="l00364"></a><a class="code" href="unioncvmx__l2d__bst3.html#a715923d0e34419b2d2621d95f0afb01b">00364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a715923d0e34419b2d2621d95f0afb01b">cn50xx</a>;
<a name="l00365"></a><a class="code" href="unioncvmx__l2d__bst3.html#a7d2496746fa5b89a8fd44dc3529a2de3">00365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a7d2496746fa5b89a8fd44dc3529a2de3">cn52xx</a>;
<a name="l00366"></a><a class="code" href="unioncvmx__l2d__bst3.html#a2b5b6323fa8fd37fa1d8a7b877f16fb8">00366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a2b5b6323fa8fd37fa1d8a7b877f16fb8">cn52xxp1</a>;
<a name="l00367"></a><a class="code" href="unioncvmx__l2d__bst3.html#a0ce0f9c6f8652eb49b5cf812d8fc3e31">00367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a0ce0f9c6f8652eb49b5cf812d8fc3e31">cn56xx</a>;
<a name="l00368"></a><a class="code" href="unioncvmx__l2d__bst3.html#aee5c9242d16ea5deca486147a83b3fa7">00368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#aee5c9242d16ea5deca486147a83b3fa7">cn56xxp1</a>;
<a name="l00369"></a><a class="code" href="unioncvmx__l2d__bst3.html#a76ed2b6cf371e1a6e962d12d6e83d2e2">00369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a76ed2b6cf371e1a6e962d12d6e83d2e2">cn58xx</a>;
<a name="l00370"></a><a class="code" href="unioncvmx__l2d__bst3.html#a6b3ec4269bf80a316c7d7c0f6984cf59">00370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__bst3_1_1cvmx__l2d__bst3__s.html">cvmx_l2d_bst3_s</a>                <a class="code" href="unioncvmx__l2d__bst3.html#a6b3ec4269bf80a316c7d7c0f6984cf59">cn58xxp1</a>;
<a name="l00371"></a>00371 };
<a name="l00372"></a><a class="code" href="cvmx-l2d-defs_8h.html#a978957c9c3e5d8379cb5da71e37a8541">00372</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__bst3.html" title="cvmx_l2d_bst3">cvmx_l2d_bst3</a> <a class="code" href="unioncvmx__l2d__bst3.html" title="cvmx_l2d_bst3">cvmx_l2d_bst3_t</a>;
<a name="l00373"></a>00373 <span class="comment"></span>
<a name="l00374"></a>00374 <span class="comment">/**</span>
<a name="l00375"></a>00375 <span class="comment"> * cvmx_l2d_err</span>
<a name="l00376"></a>00376 <span class="comment"> *</span>
<a name="l00377"></a>00377 <span class="comment"> * L2D_ERR = L2 Data Errors</span>
<a name="l00378"></a>00378 <span class="comment"> *</span>
<a name="l00379"></a>00379 <span class="comment"> * Description: L2 Data ECC SEC/DED Errors and Interrupt Enable</span>
<a name="l00380"></a>00380 <span class="comment"> */</span>
<a name="l00381"></a><a class="code" href="unioncvmx__l2d__err.html">00381</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__err.html" title="cvmx_l2d_err">cvmx_l2d_err</a> {
<a name="l00382"></a><a class="code" href="unioncvmx__l2d__err.html#a1e1616271041e8172a5f8c4d24e1bb99">00382</a>     uint64_t <a class="code" href="unioncvmx__l2d__err.html#a1e1616271041e8172a5f8c4d24e1bb99">u64</a>;
<a name="l00383"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">00383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a> {
<a name="l00384"></a>00384 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a3af55f1dfcdb6de08b9fd63fe1c8866f">reserved_6_63</a>                : 58;
<a name="l00386"></a>00386     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#af8d698232ca75fb23b30d28cb523e487">bmhclsel</a>                     : 1;  <span class="comment">/**&lt; L2 Bit Map Half CacheLine ECC Selector</span>
<a name="l00387"></a>00387 <span class="comment"></span>
<a name="l00388"></a>00388 <span class="comment">                                                          When L2C_DBG[L2T]=1/L2D_ERR[ECC_ENA]=0, the BMHCLSEL selects</span>
<a name="l00389"></a>00389 <span class="comment">                                                          which half cacheline to conditionally latch into</span>
<a name="l00390"></a>00390 <span class="comment">                                                          the L2D_FSYN0/L2D_FSYN1 registers when an LDD command</span>
<a name="l00391"></a>00391 <span class="comment">                                                          is detected from the diagnostic PP (see L2C_DBG[PPNUM]).</span>
<a name="l00392"></a>00392 <span class="comment">                                                         - 0: OW[0-3] ECC (from first 1/2 cacheline) is selected to</span>
<a name="l00393"></a>00393 <span class="comment">                                                             be conditionally latched into the L2D_FSYN0/1 CSRs.</span>
<a name="l00394"></a>00394 <span class="comment">                                                         - 1: OW[4-7] ECC (from last 1/2 cacheline) is selected to</span>
<a name="l00395"></a>00395 <span class="comment">                                                             be conditionally latched into</span>
<a name="l00396"></a>00396 <span class="comment">                                                             the L2D_FSYN0/1 CSRs. */</span>
<a name="l00397"></a>00397     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a24fbe86bdb92ca485fc609fb6fffe3ad">ded_err</a>                      : 1;  <span class="comment">/**&lt; L2D Double Error detected (DED) */</span>
<a name="l00398"></a>00398     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#aa17fbb5419ecd0fc3e019908957ca27e">sec_err</a>                      : 1;  <span class="comment">/**&lt; L2D Single Error corrected (SEC) */</span>
<a name="l00399"></a>00399     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#ad55ce6954116b752acf766f7b7d226ba">ded_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Data ECC Double Error Detect(DED) Interrupt Enable bit</span>
<a name="l00400"></a>00400 <span class="comment">                                                         When set, allows interrupts to be reported on double bit</span>
<a name="l00401"></a>00401 <span class="comment">                                                         (uncorrectable) errors from the L2 Data Arrays. */</span>
<a name="l00402"></a>00402     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a96d2457f15db0199088d430c4be0a185">sec_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit</span>
<a name="l00403"></a>00403 <span class="comment">                                                         When set, allows interrupts to be reported on single bit</span>
<a name="l00404"></a>00404 <span class="comment">                                                         (correctable) errors from the L2 Data Arrays. */</span>
<a name="l00405"></a>00405     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a975faa0d14a2615f5cd4b487cac6a253">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Data ECC Enable</span>
<a name="l00406"></a>00406 <span class="comment">                                                         When set, enables 10-bit SEC/DED codeword for 128bit L2</span>
<a name="l00407"></a>00407 <span class="comment">                                                         Data Arrays. */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#else</span>
<a name="l00409"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a975faa0d14a2615f5cd4b487cac6a253">00409</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a975faa0d14a2615f5cd4b487cac6a253">ecc_ena</a>                      : 1;
<a name="l00410"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a96d2457f15db0199088d430c4be0a185">00410</a>     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a96d2457f15db0199088d430c4be0a185">sec_intena</a>                   : 1;
<a name="l00411"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#ad55ce6954116b752acf766f7b7d226ba">00411</a>     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#ad55ce6954116b752acf766f7b7d226ba">ded_intena</a>                   : 1;
<a name="l00412"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#aa17fbb5419ecd0fc3e019908957ca27e">00412</a>     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#aa17fbb5419ecd0fc3e019908957ca27e">sec_err</a>                      : 1;
<a name="l00413"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a24fbe86bdb92ca485fc609fb6fffe3ad">00413</a>     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a24fbe86bdb92ca485fc609fb6fffe3ad">ded_err</a>                      : 1;
<a name="l00414"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#af8d698232ca75fb23b30d28cb523e487">00414</a>     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#af8d698232ca75fb23b30d28cb523e487">bmhclsel</a>                     : 1;
<a name="l00415"></a><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a3af55f1dfcdb6de08b9fd63fe1c8866f">00415</a>     uint64_t <a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html#a3af55f1dfcdb6de08b9fd63fe1c8866f">reserved_6_63</a>                : 58;
<a name="l00416"></a>00416 <span class="preprocessor">#endif</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__err.html#a41ba444e55bda6c3d80a726be57c1da0">s</a>;
<a name="l00418"></a><a class="code" href="unioncvmx__l2d__err.html#a85a8cb00f8f07ffd86853eb46b75f9f3">00418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a85a8cb00f8f07ffd86853eb46b75f9f3">cn30xx</a>;
<a name="l00419"></a><a class="code" href="unioncvmx__l2d__err.html#a846a4cefaf36f4b870cc3337b01f7f33">00419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a846a4cefaf36f4b870cc3337b01f7f33">cn31xx</a>;
<a name="l00420"></a><a class="code" href="unioncvmx__l2d__err.html#a316205cf43615a5b4d6f45369fa03c73">00420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a316205cf43615a5b4d6f45369fa03c73">cn38xx</a>;
<a name="l00421"></a><a class="code" href="unioncvmx__l2d__err.html#ac75885946a6a88b768d857edd988457a">00421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#ac75885946a6a88b768d857edd988457a">cn38xxp2</a>;
<a name="l00422"></a><a class="code" href="unioncvmx__l2d__err.html#a8a515a877b6953ece8ab6b2d1bb5fed8">00422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a8a515a877b6953ece8ab6b2d1bb5fed8">cn50xx</a>;
<a name="l00423"></a><a class="code" href="unioncvmx__l2d__err.html#a0523b4a1824162f588bf3469e8471b31">00423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a0523b4a1824162f588bf3469e8471b31">cn52xx</a>;
<a name="l00424"></a><a class="code" href="unioncvmx__l2d__err.html#a5ccd169c7d6b2fa8c60c726d8894b83c">00424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a5ccd169c7d6b2fa8c60c726d8894b83c">cn52xxp1</a>;
<a name="l00425"></a><a class="code" href="unioncvmx__l2d__err.html#a23051881946361c33b6a2fc209df78f2">00425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a23051881946361c33b6a2fc209df78f2">cn56xx</a>;
<a name="l00426"></a><a class="code" href="unioncvmx__l2d__err.html#a2394c7f3ae4071764bf6e2a7611f959b">00426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a2394c7f3ae4071764bf6e2a7611f959b">cn56xxp1</a>;
<a name="l00427"></a><a class="code" href="unioncvmx__l2d__err.html#ab2227ff1382b8da9b4e3902b0e39afd0">00427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#ab2227ff1382b8da9b4e3902b0e39afd0">cn58xx</a>;
<a name="l00428"></a><a class="code" href="unioncvmx__l2d__err.html#a7683be74bce1ed15bf803d0316fb9f9f">00428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__err_1_1cvmx__l2d__err__s.html">cvmx_l2d_err_s</a>                 <a class="code" href="unioncvmx__l2d__err.html#a7683be74bce1ed15bf803d0316fb9f9f">cn58xxp1</a>;
<a name="l00429"></a>00429 };
<a name="l00430"></a><a class="code" href="cvmx-l2d-defs_8h.html#a7415d0627b8bbbb4273f39365069291a">00430</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__err.html" title="cvmx_l2d_err">cvmx_l2d_err</a> <a class="code" href="unioncvmx__l2d__err.html" title="cvmx_l2d_err">cvmx_l2d_err_t</a>;
<a name="l00431"></a>00431 <span class="comment"></span>
<a name="l00432"></a>00432 <span class="comment">/**</span>
<a name="l00433"></a>00433 <span class="comment"> * cvmx_l2d_fadr</span>
<a name="l00434"></a>00434 <span class="comment"> *</span>
<a name="l00435"></a>00435 <span class="comment"> * L2D_FADR = L2 Failing Address</span>
<a name="l00436"></a>00436 <span class="comment"> *</span>
<a name="l00437"></a>00437 <span class="comment"> * Description: L2 Data ECC SEC/DED Failing Address</span>
<a name="l00438"></a>00438 <span class="comment"> *</span>
<a name="l00439"></a>00439 <span class="comment"> * Notes:</span>
<a name="l00440"></a>00440 <span class="comment"> * When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data store index.</span>
<a name="l00441"></a>00441 <span class="comment"> * (A DED Error will always overwrite a SEC Error SYNDROME and FADR).</span>
<a name="l00442"></a>00442 <span class="comment"> */</span>
<a name="l00443"></a><a class="code" href="unioncvmx__l2d__fadr.html">00443</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fadr.html" title="cvmx_l2d_fadr">cvmx_l2d_fadr</a> {
<a name="l00444"></a><a class="code" href="unioncvmx__l2d__fadr.html#a90160e4d9e3774d86674066746e42ba6">00444</a>     uint64_t <a class="code" href="unioncvmx__l2d__fadr.html#a90160e4d9e3774d86674066746e42ba6">u64</a>;
<a name="l00445"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html">00445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html">cvmx_l2d_fadr_s</a> {
<a name="l00446"></a>00446 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#ac1557f74412fea3701d0d9e46c515af5">reserved_19_63</a>               : 45;
<a name="l00448"></a>00448     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#acbf6be7acc748509cbc36c770e369c3e">fadru</a>                        : 1;  <span class="comment">/**&lt; Failing L2 Data Store Upper Index bit(MSB) */</span>
<a name="l00449"></a>00449     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#afa187af132575fb71f608016bfcc193a">fowmsk</a>                       : 4;  <span class="comment">/**&lt; Failing OW Mask (which one of 4 OWs contained SEC/DED</span>
<a name="l00450"></a>00450 <span class="comment">                                                         error) */</span>
<a name="l00451"></a>00451     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#a541de3ac428366106eac979076ea9a63">fset</a>                         : 3;  <span class="comment">/**&lt; Failing SET# */</span>
<a name="l00452"></a>00452     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#a95eb2d1fbcce8007d44c60659824ffaf">fadr</a>                         : 11; <span class="comment">/**&lt; Failing L2 Data Store Lower Index bits</span>
<a name="l00453"></a>00453 <span class="comment">                                                         (NOTE: L2 Data Store Index is for each 1/2 cacheline)</span>
<a name="l00454"></a>00454 <span class="comment">                                                            [FADRU, FADR[10:1]]: cacheline index[17:7]</span>
<a name="l00455"></a>00455 <span class="comment">                                                            FADR[0]: 1/2 cacheline index</span>
<a name="l00456"></a>00456 <span class="comment">                                                         NOTE: FADR[1] is used to select between upper/lower 1MB</span>
<a name="l00457"></a>00457 <span class="comment">                                                         physical L2 Data Store banks. */</span>
<a name="l00458"></a>00458 <span class="preprocessor">#else</span>
<a name="l00459"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#a95eb2d1fbcce8007d44c60659824ffaf">00459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#a95eb2d1fbcce8007d44c60659824ffaf">fadr</a>                         : 11;
<a name="l00460"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#a541de3ac428366106eac979076ea9a63">00460</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#a541de3ac428366106eac979076ea9a63">fset</a>                         : 3;
<a name="l00461"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#afa187af132575fb71f608016bfcc193a">00461</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#afa187af132575fb71f608016bfcc193a">fowmsk</a>                       : 4;
<a name="l00462"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#acbf6be7acc748509cbc36c770e369c3e">00462</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#acbf6be7acc748509cbc36c770e369c3e">fadru</a>                        : 1;
<a name="l00463"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#ac1557f74412fea3701d0d9e46c515af5">00463</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html#ac1557f74412fea3701d0d9e46c515af5">reserved_19_63</a>               : 45;
<a name="l00464"></a>00464 <span class="preprocessor">#endif</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fadr.html#aeb3b1e815c84ddea86dd5062e9ab2e95">s</a>;
<a name="l00466"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html">00466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html">cvmx_l2d_fadr_cn30xx</a> {
<a name="l00467"></a>00467 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a0a00b1a5145a75e2acd2353273a34d1f">reserved_18_63</a>               : 46;
<a name="l00469"></a>00469     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#acda543f0228ebebed139b7b6b6bc0b25">fowmsk</a>                       : 4;  <span class="comment">/**&lt; Failing OW Mask (which one of 4 OWs contained SEC/DED</span>
<a name="l00470"></a>00470 <span class="comment">                                                         error) */</span>
<a name="l00471"></a>00471     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#ad0dba8d963de59af94dda785f6730c70">reserved_13_13</a>               : 1;
<a name="l00472"></a>00472     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a3ff8e7b00714a28530ddcaa45df4c645">fset</a>                         : 2;  <span class="comment">/**&lt; Failing SET# */</span>
<a name="l00473"></a>00473     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a20b0aae7f03e7e433ed8097a99ac749f">reserved_9_10</a>                : 2;
<a name="l00474"></a>00474     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#aacecb6b36b28817575a36bfc6d0c794c">fadr</a>                         : 9;  <span class="comment">/**&lt; Failing L2 Data Store Index(1of512 = 1/2 CL address) */</span>
<a name="l00475"></a>00475 <span class="preprocessor">#else</span>
<a name="l00476"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#aacecb6b36b28817575a36bfc6d0c794c">00476</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#aacecb6b36b28817575a36bfc6d0c794c">fadr</a>                         : 9;
<a name="l00477"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a20b0aae7f03e7e433ed8097a99ac749f">00477</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a20b0aae7f03e7e433ed8097a99ac749f">reserved_9_10</a>                : 2;
<a name="l00478"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a3ff8e7b00714a28530ddcaa45df4c645">00478</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a3ff8e7b00714a28530ddcaa45df4c645">fset</a>                         : 2;
<a name="l00479"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#ad0dba8d963de59af94dda785f6730c70">00479</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#ad0dba8d963de59af94dda785f6730c70">reserved_13_13</a>               : 1;
<a name="l00480"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#acda543f0228ebebed139b7b6b6bc0b25">00480</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#acda543f0228ebebed139b7b6b6bc0b25">fowmsk</a>                       : 4;
<a name="l00481"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a0a00b1a5145a75e2acd2353273a34d1f">00481</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn30xx.html#a0a00b1a5145a75e2acd2353273a34d1f">reserved_18_63</a>               : 46;
<a name="l00482"></a>00482 <span class="preprocessor">#endif</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fadr.html#a9a3f52b3e2cff6b2bf4f56c93ac639fe">cn30xx</a>;
<a name="l00484"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html">00484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html">cvmx_l2d_fadr_cn31xx</a> {
<a name="l00485"></a>00485 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a2df4fce9e0a0e70c85d8d0bacce0a9d1">reserved_18_63</a>               : 46;
<a name="l00487"></a>00487     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#aea2ab0708b064617fa4327e53aab6d18">fowmsk</a>                       : 4;  <span class="comment">/**&lt; Failing OW Mask (which one of 4 OWs contained SEC/DED</span>
<a name="l00488"></a>00488 <span class="comment">                                                         error) */</span>
<a name="l00489"></a>00489     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a190df1d9e54a5a39e82e6b30525bd04b">reserved_13_13</a>               : 1;
<a name="l00490"></a>00490     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a991fb00675d6c2b4f9a986c26a38ed4c">fset</a>                         : 2;  <span class="comment">/**&lt; Failing SET# */</span>
<a name="l00491"></a>00491     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#af1a18ad5c26b908ebdb7eba78414974b">reserved_10_10</a>               : 1;
<a name="l00492"></a>00492     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a430927e8a3174b816ddf74c580825d58">fadr</a>                         : 10; <span class="comment">/**&lt; Failing L2 Data Store Index</span>
<a name="l00493"></a>00493 <span class="comment">                                                         (1 of 1024 = half cacheline indices) */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#else</span>
<a name="l00495"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a430927e8a3174b816ddf74c580825d58">00495</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a430927e8a3174b816ddf74c580825d58">fadr</a>                         : 10;
<a name="l00496"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#af1a18ad5c26b908ebdb7eba78414974b">00496</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#af1a18ad5c26b908ebdb7eba78414974b">reserved_10_10</a>               : 1;
<a name="l00497"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a991fb00675d6c2b4f9a986c26a38ed4c">00497</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a991fb00675d6c2b4f9a986c26a38ed4c">fset</a>                         : 2;
<a name="l00498"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a190df1d9e54a5a39e82e6b30525bd04b">00498</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a190df1d9e54a5a39e82e6b30525bd04b">reserved_13_13</a>               : 1;
<a name="l00499"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#aea2ab0708b064617fa4327e53aab6d18">00499</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#aea2ab0708b064617fa4327e53aab6d18">fowmsk</a>                       : 4;
<a name="l00500"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a2df4fce9e0a0e70c85d8d0bacce0a9d1">00500</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn31xx.html#a2df4fce9e0a0e70c85d8d0bacce0a9d1">reserved_18_63</a>               : 46;
<a name="l00501"></a>00501 <span class="preprocessor">#endif</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fadr.html#a8b0b0c719694f228ab19c63773c1190c">cn31xx</a>;
<a name="l00503"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html">00503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html">cvmx_l2d_fadr_cn38xx</a> {
<a name="l00504"></a>00504 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#a580152301e12d3aed1654d7e10a0e236">reserved_18_63</a>               : 46;
<a name="l00506"></a>00506     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#acde60487baa91ef5a5c27a3956f3028f">fowmsk</a>                       : 4;  <span class="comment">/**&lt; Failing OW Mask (which one of 4 OWs contained SEC/DED</span>
<a name="l00507"></a>00507 <span class="comment">                                                         error) */</span>
<a name="l00508"></a>00508     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#adc3e11994d87351dc8356714cdaac678">fset</a>                         : 3;  <span class="comment">/**&lt; Failing SET# */</span>
<a name="l00509"></a>00509     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#aede1664e735743eabf85ef197f0504e7">fadr</a>                         : 11; <span class="comment">/**&lt; Failing L2 Data Store Index (1of2K = 1/2 CL address) */</span>
<a name="l00510"></a>00510 <span class="preprocessor">#else</span>
<a name="l00511"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#aede1664e735743eabf85ef197f0504e7">00511</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#aede1664e735743eabf85ef197f0504e7">fadr</a>                         : 11;
<a name="l00512"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#adc3e11994d87351dc8356714cdaac678">00512</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#adc3e11994d87351dc8356714cdaac678">fset</a>                         : 3;
<a name="l00513"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#acde60487baa91ef5a5c27a3956f3028f">00513</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#acde60487baa91ef5a5c27a3956f3028f">fowmsk</a>                       : 4;
<a name="l00514"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#a580152301e12d3aed1654d7e10a0e236">00514</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html#a580152301e12d3aed1654d7e10a0e236">reserved_18_63</a>               : 46;
<a name="l00515"></a>00515 <span class="preprocessor">#endif</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fadr.html#a21676d1c158259bae0724a4f47cdb392">cn38xx</a>;
<a name="l00517"></a><a class="code" href="unioncvmx__l2d__fadr.html#a4f7e82be9013cc22a32543882f7ddc7c">00517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn38xx.html">cvmx_l2d_fadr_cn38xx</a>           <a class="code" href="unioncvmx__l2d__fadr.html#a4f7e82be9013cc22a32543882f7ddc7c">cn38xxp2</a>;
<a name="l00518"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html">00518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html">cvmx_l2d_fadr_cn50xx</a> {
<a name="l00519"></a>00519 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a091f151811cf546930adada3c73dfdc4">reserved_18_63</a>               : 46;
<a name="l00521"></a>00521     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a470c6f3c1de7a9e0a596c7ec973efb25">fowmsk</a>                       : 4;  <span class="comment">/**&lt; Failing OW Mask (which one of 4 OWs contained SEC/DED</span>
<a name="l00522"></a>00522 <span class="comment">                                                         error) */</span>
<a name="l00523"></a>00523     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a864ae49e50f531569da55bc9a275635a">fset</a>                         : 3;  <span class="comment">/**&lt; Failing SET# */</span>
<a name="l00524"></a>00524     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#ae6a0e6b4026d3dcf0f6efe7708b09f3b">reserved_8_10</a>                : 3;
<a name="l00525"></a>00525     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#acb018a83675f89d4b18556074d005f6b">fadr</a>                         : 8;  <span class="comment">/**&lt; Failing L2 Data Store Lower Index bits</span>
<a name="l00526"></a>00526 <span class="comment">                                                         (NOTE: L2 Data Store Index is for each 1/2 cacheline)</span>
<a name="l00527"></a>00527 <span class="comment">                                                            FADR[7:1]: cacheline index[13:7]</span>
<a name="l00528"></a>00528 <span class="comment">                                                            FADR[0]: 1/2 cacheline index */</span>
<a name="l00529"></a>00529 <span class="preprocessor">#else</span>
<a name="l00530"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#acb018a83675f89d4b18556074d005f6b">00530</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#acb018a83675f89d4b18556074d005f6b">fadr</a>                         : 8;
<a name="l00531"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#ae6a0e6b4026d3dcf0f6efe7708b09f3b">00531</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#ae6a0e6b4026d3dcf0f6efe7708b09f3b">reserved_8_10</a>                : 3;
<a name="l00532"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a864ae49e50f531569da55bc9a275635a">00532</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a864ae49e50f531569da55bc9a275635a">fset</a>                         : 3;
<a name="l00533"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a470c6f3c1de7a9e0a596c7ec973efb25">00533</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a470c6f3c1de7a9e0a596c7ec973efb25">fowmsk</a>                       : 4;
<a name="l00534"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a091f151811cf546930adada3c73dfdc4">00534</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn50xx.html#a091f151811cf546930adada3c73dfdc4">reserved_18_63</a>               : 46;
<a name="l00535"></a>00535 <span class="preprocessor">#endif</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fadr.html#ac5a40b6c55fb7ec8f405471b008007ff">cn50xx</a>;
<a name="l00537"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html">00537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html">cvmx_l2d_fadr_cn52xx</a> {
<a name="l00538"></a>00538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a9b7413b34a5d63b23a052ac70b177124">reserved_18_63</a>               : 46;
<a name="l00540"></a>00540     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a4cfd4ba3cb426967afdcb8a384bcb4e0">fowmsk</a>                       : 4;  <span class="comment">/**&lt; Failing OW Mask (which one of 4 OWs contained SEC/DED</span>
<a name="l00541"></a>00541 <span class="comment">                                                         error) */</span>
<a name="l00542"></a>00542     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a9a48730957b1bb25bfe0ece389819bd4">fset</a>                         : 3;  <span class="comment">/**&lt; Failing SET# */</span>
<a name="l00543"></a>00543     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#ad3ccd26540c1365cae752574d92497e3">reserved_10_10</a>               : 1;
<a name="l00544"></a>00544     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a107a76b6883be46ad801d44dbe2adab7">fadr</a>                         : 10; <span class="comment">/**&lt; Failing L2 Data Store Lower Index bits</span>
<a name="l00545"></a>00545 <span class="comment">                                                         (NOTE: L2 Data Store Index is for each 1/2 cacheline)</span>
<a name="l00546"></a>00546 <span class="comment">                                                            FADR[9:1]: cacheline index[15:7]</span>
<a name="l00547"></a>00547 <span class="comment">                                                            FADR[0]: 1/2 cacheline index */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#else</span>
<a name="l00549"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a107a76b6883be46ad801d44dbe2adab7">00549</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a107a76b6883be46ad801d44dbe2adab7">fadr</a>                         : 10;
<a name="l00550"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#ad3ccd26540c1365cae752574d92497e3">00550</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#ad3ccd26540c1365cae752574d92497e3">reserved_10_10</a>               : 1;
<a name="l00551"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a9a48730957b1bb25bfe0ece389819bd4">00551</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a9a48730957b1bb25bfe0ece389819bd4">fset</a>                         : 3;
<a name="l00552"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a4cfd4ba3cb426967afdcb8a384bcb4e0">00552</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a4cfd4ba3cb426967afdcb8a384bcb4e0">fowmsk</a>                       : 4;
<a name="l00553"></a><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a9b7413b34a5d63b23a052ac70b177124">00553</a>     uint64_t <a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html#a9b7413b34a5d63b23a052ac70b177124">reserved_18_63</a>               : 46;
<a name="l00554"></a>00554 <span class="preprocessor">#endif</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fadr.html#a06e036425ed40394454502e1fae073e2">cn52xx</a>;
<a name="l00556"></a><a class="code" href="unioncvmx__l2d__fadr.html#a9ad3519b07d3ab009cb704632cb3760e">00556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__cn52xx.html">cvmx_l2d_fadr_cn52xx</a>           <a class="code" href="unioncvmx__l2d__fadr.html#a9ad3519b07d3ab009cb704632cb3760e">cn52xxp1</a>;
<a name="l00557"></a><a class="code" href="unioncvmx__l2d__fadr.html#a2359ed77b542df3382fe7435fe852c59">00557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html">cvmx_l2d_fadr_s</a>                <a class="code" href="unioncvmx__l2d__fadr.html#a2359ed77b542df3382fe7435fe852c59">cn56xx</a>;
<a name="l00558"></a><a class="code" href="unioncvmx__l2d__fadr.html#aaf14e57ec63b7070bff07f11137e4284">00558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html">cvmx_l2d_fadr_s</a>                <a class="code" href="unioncvmx__l2d__fadr.html#aaf14e57ec63b7070bff07f11137e4284">cn56xxp1</a>;
<a name="l00559"></a><a class="code" href="unioncvmx__l2d__fadr.html#a248eca28fe543a0dea5327f110fff358">00559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html">cvmx_l2d_fadr_s</a>                <a class="code" href="unioncvmx__l2d__fadr.html#a248eca28fe543a0dea5327f110fff358">cn58xx</a>;
<a name="l00560"></a><a class="code" href="unioncvmx__l2d__fadr.html#a2baebd428ce27c28a2cb6bbb52f09684">00560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fadr_1_1cvmx__l2d__fadr__s.html">cvmx_l2d_fadr_s</a>                <a class="code" href="unioncvmx__l2d__fadr.html#a2baebd428ce27c28a2cb6bbb52f09684">cn58xxp1</a>;
<a name="l00561"></a>00561 };
<a name="l00562"></a><a class="code" href="cvmx-l2d-defs_8h.html#af5c89695bd79a1e9bcac24258a030a54">00562</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fadr.html" title="cvmx_l2d_fadr">cvmx_l2d_fadr</a> <a class="code" href="unioncvmx__l2d__fadr.html" title="cvmx_l2d_fadr">cvmx_l2d_fadr_t</a>;
<a name="l00563"></a>00563 <span class="comment"></span>
<a name="l00564"></a>00564 <span class="comment">/**</span>
<a name="l00565"></a>00565 <span class="comment"> * cvmx_l2d_fsyn0</span>
<a name="l00566"></a>00566 <span class="comment"> *</span>
<a name="l00567"></a>00567 <span class="comment"> * L2D_FSYN0 = L2 Failing Syndrome [OW0,4 / OW1,5]</span>
<a name="l00568"></a>00568 <span class="comment"> *</span>
<a name="l00569"></a>00569 <span class="comment"> * Description: L2 Data ECC SEC/DED Failing Syndrome for lower cache line</span>
<a name="l00570"></a>00570 <span class="comment"> *</span>
<a name="l00571"></a>00571 <span class="comment"> * Notes:</span>
<a name="l00572"></a>00572 <span class="comment"> * When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data ECC 10b syndrome.</span>
<a name="l00573"></a>00573 <span class="comment"> * (A DED Error will always overwrite a SEC Error SYNDROME and FADR).</span>
<a name="l00574"></a>00574 <span class="comment"> */</span>
<a name="l00575"></a><a class="code" href="unioncvmx__l2d__fsyn0.html">00575</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fsyn0.html" title="cvmx_l2d_fsyn0">cvmx_l2d_fsyn0</a> {
<a name="l00576"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#a37390d65de0122b33efb73d6e0ac6f46">00576</a>     uint64_t <a class="code" href="unioncvmx__l2d__fsyn0.html#a37390d65de0122b33efb73d6e0ac6f46">u64</a>;
<a name="l00577"></a><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">00577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a> {
<a name="l00578"></a>00578 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#ad32ee5d3a9a7c1d90edb9f939ab9f1c1">reserved_20_63</a>               : 44;
<a name="l00580"></a>00580     uint64_t <a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#a244933c57e6cc7de24e0118d80988d0d">fsyn_ow1</a>                     : 10; <span class="comment">/**&lt; Failing L2 Data Store SYNDROME OW[1,5]</span>
<a name="l00581"></a>00581 <span class="comment">                                                         When L2D_ERR[ECC_ENA]=1 and either L2D_ERR[SEC_ERR]</span>
<a name="l00582"></a>00582 <span class="comment">                                                         or L2D_ERR[DED_ERR] are set, this field represents</span>
<a name="l00583"></a>00583 <span class="comment">                                                         the failing OWECC syndrome for the half cacheline</span>
<a name="l00584"></a>00584 <span class="comment">                                                         indexed by L2D_FADR[FADR].</span>
<a name="l00585"></a>00585 <span class="comment">                                                         NOTE: The L2D_FADR[FOWMSK] further qualifies which</span>
<a name="l00586"></a>00586 <span class="comment">                                                         OW lane(1of4) detected the error.</span>
<a name="l00587"></a>00587 <span class="comment">                                                         When L2C_DBG[L2T]=1 and L2D_ERR[ECC_ENA]=0, an LDD</span>
<a name="l00588"></a>00588 <span class="comment">                                                         command from the diagnostic PP will conditionally latch</span>
<a name="l00589"></a>00589 <span class="comment">                                                         the raw OWECC for the selected half cacheline.</span>
<a name="l00590"></a>00590 <span class="comment">                                                         (see: L2D_ERR[BMHCLSEL] */</span>
<a name="l00591"></a>00591     uint64_t <a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#aa03cd894f7751566d7c266ea386302c0">fsyn_ow0</a>                     : 10; <span class="comment">/**&lt; Failing L2 Data Store SYNDROME OW[0,4]</span>
<a name="l00592"></a>00592 <span class="comment">                                                         When L2D_ERR[ECC_ENA]=1 and either L2D_ERR[SEC_ERR]</span>
<a name="l00593"></a>00593 <span class="comment">                                                         or L2D_ERR[DED_ERR] are set, this field represents</span>
<a name="l00594"></a>00594 <span class="comment">                                                         the failing OWECC syndrome for the half cacheline</span>
<a name="l00595"></a>00595 <span class="comment">                                                         indexed by L2D_FADR[FADR].</span>
<a name="l00596"></a>00596 <span class="comment">                                                         NOTE: The L2D_FADR[FOWMSK] further qualifies which</span>
<a name="l00597"></a>00597 <span class="comment">                                                         OW lane(1of4) detected the error.</span>
<a name="l00598"></a>00598 <span class="comment">                                                         When L2C_DBG[L2T]=1 and L2D_ERR[ECC_ENA]=0, an LDD</span>
<a name="l00599"></a>00599 <span class="comment">                                                         (L1 load-miss) from the diagnostic PP will conditionally</span>
<a name="l00600"></a>00600 <span class="comment">                                                         latch the raw OWECC for the selected half cacheline.</span>
<a name="l00601"></a>00601 <span class="comment">                                                         (see: L2D_ERR[BMHCLSEL] */</span>
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#aa03cd894f7751566d7c266ea386302c0">00603</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#aa03cd894f7751566d7c266ea386302c0">fsyn_ow0</a>                     : 10;
<a name="l00604"></a><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#a244933c57e6cc7de24e0118d80988d0d">00604</a>     uint64_t <a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#a244933c57e6cc7de24e0118d80988d0d">fsyn_ow1</a>                     : 10;
<a name="l00605"></a><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#ad32ee5d3a9a7c1d90edb9f939ab9f1c1">00605</a>     uint64_t <a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html#ad32ee5d3a9a7c1d90edb9f939ab9f1c1">reserved_20_63</a>               : 44;
<a name="l00606"></a>00606 <span class="preprocessor">#endif</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fsyn0.html#a8f6ea9157da71dd5ee8783a23ef9dcd0">s</a>;
<a name="l00608"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#ae36a161b5b0db4e652f55f0c2bd61d0b">00608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#ae36a161b5b0db4e652f55f0c2bd61d0b">cn30xx</a>;
<a name="l00609"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#ae4a8a3e677c4b3fdccf5e0f1dcbbef41">00609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#ae4a8a3e677c4b3fdccf5e0f1dcbbef41">cn31xx</a>;
<a name="l00610"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#a465542fb4dd82d7c1ada8a3cbf9e85d0">00610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#a465542fb4dd82d7c1ada8a3cbf9e85d0">cn38xx</a>;
<a name="l00611"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#ac7f3cb2ddb0fa52bb7c6fe39c23df4a6">00611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#ac7f3cb2ddb0fa52bb7c6fe39c23df4a6">cn38xxp2</a>;
<a name="l00612"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#a7626822ef12321141ec8b8766603ac00">00612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#a7626822ef12321141ec8b8766603ac00">cn50xx</a>;
<a name="l00613"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#ae5e240468fb91cb2949181804b0a390a">00613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#ae5e240468fb91cb2949181804b0a390a">cn52xx</a>;
<a name="l00614"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#a2a91c86cd9f92883987b9758b25de186">00614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#a2a91c86cd9f92883987b9758b25de186">cn52xxp1</a>;
<a name="l00615"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#af182e02c4184da2dd67a356fc16f2afe">00615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#af182e02c4184da2dd67a356fc16f2afe">cn56xx</a>;
<a name="l00616"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#ae3579b31430f15f2ef0c3859bc7a19ea">00616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#ae3579b31430f15f2ef0c3859bc7a19ea">cn56xxp1</a>;
<a name="l00617"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#a261cc0929092f1080b25313082bcd9a2">00617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#a261cc0929092f1080b25313082bcd9a2">cn58xx</a>;
<a name="l00618"></a><a class="code" href="unioncvmx__l2d__fsyn0.html#a24d64c8df872eeaa7de446b9e3ec9965">00618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn0_1_1cvmx__l2d__fsyn0__s.html">cvmx_l2d_fsyn0_s</a>               <a class="code" href="unioncvmx__l2d__fsyn0.html#a24d64c8df872eeaa7de446b9e3ec9965">cn58xxp1</a>;
<a name="l00619"></a>00619 };
<a name="l00620"></a><a class="code" href="cvmx-l2d-defs_8h.html#adcea210f9cd50eda9d811165924047c7">00620</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fsyn0.html" title="cvmx_l2d_fsyn0">cvmx_l2d_fsyn0</a> <a class="code" href="unioncvmx__l2d__fsyn0.html" title="cvmx_l2d_fsyn0">cvmx_l2d_fsyn0_t</a>;
<a name="l00621"></a>00621 <span class="comment"></span>
<a name="l00622"></a>00622 <span class="comment">/**</span>
<a name="l00623"></a>00623 <span class="comment"> * cvmx_l2d_fsyn1</span>
<a name="l00624"></a>00624 <span class="comment"> *</span>
<a name="l00625"></a>00625 <span class="comment"> * L2D_FSYN1 = L2 Failing Syndrome [OW2,6 / OW3,7]</span>
<a name="l00626"></a>00626 <span class="comment"> *</span>
<a name="l00627"></a>00627 <span class="comment"> * Description: L2 Data ECC SEC/DED Failing Syndrome for upper cache line</span>
<a name="l00628"></a>00628 <span class="comment"> *</span>
<a name="l00629"></a>00629 <span class="comment"> * Notes:</span>
<a name="l00630"></a>00630 <span class="comment"> * When L2D_SEC_ERR or L2D_DED_ERR are set, this field contains the failing L2 Data ECC 10b syndrome.</span>
<a name="l00631"></a>00631 <span class="comment"> * (A DED Error will always overwrite a SEC Error SYNDROME and FADR).</span>
<a name="l00632"></a>00632 <span class="comment"> */</span>
<a name="l00633"></a><a class="code" href="unioncvmx__l2d__fsyn1.html">00633</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fsyn1.html" title="cvmx_l2d_fsyn1">cvmx_l2d_fsyn1</a> {
<a name="l00634"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#af89ef2b3cef2f007f0008fe4b75b2841">00634</a>     uint64_t <a class="code" href="unioncvmx__l2d__fsyn1.html#af89ef2b3cef2f007f0008fe4b75b2841">u64</a>;
<a name="l00635"></a><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">00635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a> {
<a name="l00636"></a>00636 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a70bacffb763fa13823a74568a87d7aa9">reserved_20_63</a>               : 44;
<a name="l00638"></a>00638     uint64_t <a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a39a0b3c496818623986de417e38a0a43">fsyn_ow3</a>                     : 10; <span class="comment">/**&lt; Failing L2 Data Store SYNDROME OW[3,7] */</span>
<a name="l00639"></a>00639     uint64_t <a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a6f12e186dd457fc39e32fbf572cb3e83">fsyn_ow2</a>                     : 10; <span class="comment">/**&lt; Failing L2 Data Store SYNDROME OW[2,5] */</span>
<a name="l00640"></a>00640 <span class="preprocessor">#else</span>
<a name="l00641"></a><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a6f12e186dd457fc39e32fbf572cb3e83">00641</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a6f12e186dd457fc39e32fbf572cb3e83">fsyn_ow2</a>                     : 10;
<a name="l00642"></a><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a39a0b3c496818623986de417e38a0a43">00642</a>     uint64_t <a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a39a0b3c496818623986de417e38a0a43">fsyn_ow3</a>                     : 10;
<a name="l00643"></a><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a70bacffb763fa13823a74568a87d7aa9">00643</a>     uint64_t <a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html#a70bacffb763fa13823a74568a87d7aa9">reserved_20_63</a>               : 44;
<a name="l00644"></a>00644 <span class="preprocessor">#endif</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fsyn1.html#a045f7a121243d5e4c0a452aed43aa496">s</a>;
<a name="l00646"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#a60ea9b96fc70702d65c906b2fe733694">00646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#a60ea9b96fc70702d65c906b2fe733694">cn30xx</a>;
<a name="l00647"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#ab93e64fe627292b5ce1f053c07236a75">00647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#ab93e64fe627292b5ce1f053c07236a75">cn31xx</a>;
<a name="l00648"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#ad4e4917855efb9ff23bd75917fcef711">00648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#ad4e4917855efb9ff23bd75917fcef711">cn38xx</a>;
<a name="l00649"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#a50ac8123b670102894d813fb81c66335">00649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#a50ac8123b670102894d813fb81c66335">cn38xxp2</a>;
<a name="l00650"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#a6be2828b66b6b77fd0cef414c558d6a6">00650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#a6be2828b66b6b77fd0cef414c558d6a6">cn50xx</a>;
<a name="l00651"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#aba2aff69d6509f07b854b0e7b196eb26">00651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#aba2aff69d6509f07b854b0e7b196eb26">cn52xx</a>;
<a name="l00652"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#a168883310a77bef24f61c635eb4b0400">00652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#a168883310a77bef24f61c635eb4b0400">cn52xxp1</a>;
<a name="l00653"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#a4358f2e109476b432a54e31d4f7fff0e">00653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#a4358f2e109476b432a54e31d4f7fff0e">cn56xx</a>;
<a name="l00654"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#a9c954ce5838d57ffe3844ee7d1ef64bb">00654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#a9c954ce5838d57ffe3844ee7d1ef64bb">cn56xxp1</a>;
<a name="l00655"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#ac8c5fca1f32837bf19338072ed2eb2ea">00655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#ac8c5fca1f32837bf19338072ed2eb2ea">cn58xx</a>;
<a name="l00656"></a><a class="code" href="unioncvmx__l2d__fsyn1.html#a8af7b5d404f4b6b209a0e84372fcb8cc">00656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fsyn1_1_1cvmx__l2d__fsyn1__s.html">cvmx_l2d_fsyn1_s</a>               <a class="code" href="unioncvmx__l2d__fsyn1.html#a8af7b5d404f4b6b209a0e84372fcb8cc">cn58xxp1</a>;
<a name="l00657"></a>00657 };
<a name="l00658"></a><a class="code" href="cvmx-l2d-defs_8h.html#af9a39848e757a3411e336592085da5db">00658</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fsyn1.html" title="cvmx_l2d_fsyn1">cvmx_l2d_fsyn1</a> <a class="code" href="unioncvmx__l2d__fsyn1.html" title="cvmx_l2d_fsyn1">cvmx_l2d_fsyn1_t</a>;
<a name="l00659"></a>00659 <span class="comment"></span>
<a name="l00660"></a>00660 <span class="comment">/**</span>
<a name="l00661"></a>00661 <span class="comment"> * cvmx_l2d_fus0</span>
<a name="l00662"></a>00662 <span class="comment"> *</span>
<a name="l00663"></a>00663 <span class="comment"> * L2D_FUS0 = L2C Data Store QUAD0 Fuse Register</span>
<a name="l00664"></a>00664 <span class="comment"> *</span>
<a name="l00665"></a>00665 <span class="comment"> */</span>
<a name="l00666"></a><a class="code" href="unioncvmx__l2d__fus0.html">00666</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus0.html" title="cvmx_l2d_fus0">cvmx_l2d_fus0</a> {
<a name="l00667"></a><a class="code" href="unioncvmx__l2d__fus0.html#ad7aedddbd459c91fbc1a6acbdfdd6797">00667</a>     uint64_t <a class="code" href="unioncvmx__l2d__fus0.html#ad7aedddbd459c91fbc1a6acbdfdd6797">u64</a>;
<a name="l00668"></a><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">00668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a> {
<a name="l00669"></a>00669 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html#a8782e907f0b7d4db8b68bbe20bfef97a">reserved_34_63</a>               : 30;
<a name="l00671"></a>00671     uint64_t <a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html#a9ba1a967d45c1217c291f114d39742ce">q0fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD0</span>
<a name="l00672"></a>00672 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00673"></a>00673 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00674"></a>00674 <span class="comment">                                                         Note that the fuse are complementary (Assigning a</span>
<a name="l00675"></a>00675 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00676"></a>00676 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00677"></a>00677 <span class="comment">                                                         all ones.</span>
<a name="l00678"></a>00678 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00679"></a>00679 <span class="comment">                                                             [16:14] bad bank</span>
<a name="l00680"></a>00680 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00681"></a>00681 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00682"></a>00682 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00683"></a>00683 <span class="comment">                                                             [33:31] bad bank</span>
<a name="l00684"></a>00684 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00685"></a>00685 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#else</span>
<a name="l00687"></a><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html#a9ba1a967d45c1217c291f114d39742ce">00687</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html#a9ba1a967d45c1217c291f114d39742ce">q0fus</a>                        : 34;
<a name="l00688"></a><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html#a8782e907f0b7d4db8b68bbe20bfef97a">00688</a>     uint64_t <a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html#a8782e907f0b7d4db8b68bbe20bfef97a">reserved_34_63</a>               : 30;
<a name="l00689"></a>00689 <span class="preprocessor">#endif</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus0.html#aed1614a76b2de964913d103a92ea2d56">s</a>;
<a name="l00691"></a><a class="code" href="unioncvmx__l2d__fus0.html#a823b3bb59c8f61bd8164dc78d67b5fe0">00691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a823b3bb59c8f61bd8164dc78d67b5fe0">cn30xx</a>;
<a name="l00692"></a><a class="code" href="unioncvmx__l2d__fus0.html#a28eda85b18116a7f65e1d14c98d3926b">00692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a28eda85b18116a7f65e1d14c98d3926b">cn31xx</a>;
<a name="l00693"></a><a class="code" href="unioncvmx__l2d__fus0.html#abf065d51ec632f990785d5bcbe772400">00693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#abf065d51ec632f990785d5bcbe772400">cn38xx</a>;
<a name="l00694"></a><a class="code" href="unioncvmx__l2d__fus0.html#a0d073cef01c413d1eaa1e76b2bf33b29">00694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a0d073cef01c413d1eaa1e76b2bf33b29">cn38xxp2</a>;
<a name="l00695"></a><a class="code" href="unioncvmx__l2d__fus0.html#a3027f356062eb113d13dc3cd9dccba26">00695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a3027f356062eb113d13dc3cd9dccba26">cn50xx</a>;
<a name="l00696"></a><a class="code" href="unioncvmx__l2d__fus0.html#a7411de9315e1f6252468c3689c1c45f3">00696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a7411de9315e1f6252468c3689c1c45f3">cn52xx</a>;
<a name="l00697"></a><a class="code" href="unioncvmx__l2d__fus0.html#a1e453b4f409bbcc3848c8df3a27a26a4">00697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a1e453b4f409bbcc3848c8df3a27a26a4">cn52xxp1</a>;
<a name="l00698"></a><a class="code" href="unioncvmx__l2d__fus0.html#a9531e46b0f06591c21244f576a30756f">00698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a9531e46b0f06591c21244f576a30756f">cn56xx</a>;
<a name="l00699"></a><a class="code" href="unioncvmx__l2d__fus0.html#ac2677119e3fa13d94d6921c67587247e">00699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#ac2677119e3fa13d94d6921c67587247e">cn56xxp1</a>;
<a name="l00700"></a><a class="code" href="unioncvmx__l2d__fus0.html#a235ebc95c42d4c549cd2d39861a5a72b">00700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a235ebc95c42d4c549cd2d39861a5a72b">cn58xx</a>;
<a name="l00701"></a><a class="code" href="unioncvmx__l2d__fus0.html#a7e1680185d15fe1df2ca3953f49d5bd3">00701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus0_1_1cvmx__l2d__fus0__s.html">cvmx_l2d_fus0_s</a>                <a class="code" href="unioncvmx__l2d__fus0.html#a7e1680185d15fe1df2ca3953f49d5bd3">cn58xxp1</a>;
<a name="l00702"></a>00702 };
<a name="l00703"></a><a class="code" href="cvmx-l2d-defs_8h.html#ac2caa72b7585064316c156ccf70ee519">00703</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus0.html" title="cvmx_l2d_fus0">cvmx_l2d_fus0</a> <a class="code" href="unioncvmx__l2d__fus0.html" title="cvmx_l2d_fus0">cvmx_l2d_fus0_t</a>;
<a name="l00704"></a>00704 <span class="comment"></span>
<a name="l00705"></a>00705 <span class="comment">/**</span>
<a name="l00706"></a>00706 <span class="comment"> * cvmx_l2d_fus1</span>
<a name="l00707"></a>00707 <span class="comment"> *</span>
<a name="l00708"></a>00708 <span class="comment"> * L2D_FUS1 = L2C Data Store QUAD1 Fuse Register</span>
<a name="l00709"></a>00709 <span class="comment"> *</span>
<a name="l00710"></a>00710 <span class="comment"> */</span>
<a name="l00711"></a><a class="code" href="unioncvmx__l2d__fus1.html">00711</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus1.html" title="cvmx_l2d_fus1">cvmx_l2d_fus1</a> {
<a name="l00712"></a><a class="code" href="unioncvmx__l2d__fus1.html#a145ab351baf6b3a2a3c12cbac90b2bf6">00712</a>     uint64_t <a class="code" href="unioncvmx__l2d__fus1.html#a145ab351baf6b3a2a3c12cbac90b2bf6">u64</a>;
<a name="l00713"></a><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">00713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a> {
<a name="l00714"></a>00714 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html#a1f6eac4644a1f56a917e8c6fca51d829">reserved_34_63</a>               : 30;
<a name="l00716"></a>00716     uint64_t <a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html#a5523d6f85baebab95411c2802e88e9f8">q1fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD1</span>
<a name="l00717"></a>00717 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00718"></a>00718 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00719"></a>00719 <span class="comment">                                                         Note that the fuse are complementary (Assigning a</span>
<a name="l00720"></a>00720 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00721"></a>00721 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00722"></a>00722 <span class="comment">                                                         all ones.</span>
<a name="l00723"></a>00723 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00724"></a>00724 <span class="comment">                                                             [16:14] bad bank</span>
<a name="l00725"></a>00725 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00726"></a>00726 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00727"></a>00727 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00728"></a>00728 <span class="comment">                                                             [33:31] bad bank</span>
<a name="l00729"></a>00729 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00730"></a>00730 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00731"></a>00731 <span class="preprocessor">#else</span>
<a name="l00732"></a><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html#a5523d6f85baebab95411c2802e88e9f8">00732</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html#a5523d6f85baebab95411c2802e88e9f8">q1fus</a>                        : 34;
<a name="l00733"></a><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html#a1f6eac4644a1f56a917e8c6fca51d829">00733</a>     uint64_t <a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html#a1f6eac4644a1f56a917e8c6fca51d829">reserved_34_63</a>               : 30;
<a name="l00734"></a>00734 <span class="preprocessor">#endif</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus1.html#a423cb5beffdbaf71bd6b84df1fc7e2a8">s</a>;
<a name="l00736"></a><a class="code" href="unioncvmx__l2d__fus1.html#a35c7fbaaf74645e6daa442b00f25dcbf">00736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#a35c7fbaaf74645e6daa442b00f25dcbf">cn30xx</a>;
<a name="l00737"></a><a class="code" href="unioncvmx__l2d__fus1.html#a21fc7033d34c27975772bf8d99ae294d">00737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#a21fc7033d34c27975772bf8d99ae294d">cn31xx</a>;
<a name="l00738"></a><a class="code" href="unioncvmx__l2d__fus1.html#ad49a574ea142b1408caf6e4796374451">00738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#ad49a574ea142b1408caf6e4796374451">cn38xx</a>;
<a name="l00739"></a><a class="code" href="unioncvmx__l2d__fus1.html#a2c0e0e66392c9de5d75acbc0c8206d68">00739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#a2c0e0e66392c9de5d75acbc0c8206d68">cn38xxp2</a>;
<a name="l00740"></a><a class="code" href="unioncvmx__l2d__fus1.html#aa727c190e65a53c6dd5993895df165ab">00740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#aa727c190e65a53c6dd5993895df165ab">cn50xx</a>;
<a name="l00741"></a><a class="code" href="unioncvmx__l2d__fus1.html#afc3fa9bb3a7add5c71609a14b6a14c44">00741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#afc3fa9bb3a7add5c71609a14b6a14c44">cn52xx</a>;
<a name="l00742"></a><a class="code" href="unioncvmx__l2d__fus1.html#a370a3cbebd625e3c691b2dc04faa5973">00742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#a370a3cbebd625e3c691b2dc04faa5973">cn52xxp1</a>;
<a name="l00743"></a><a class="code" href="unioncvmx__l2d__fus1.html#a20bf1dac393617ca45b866a9ec71f1ed">00743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#a20bf1dac393617ca45b866a9ec71f1ed">cn56xx</a>;
<a name="l00744"></a><a class="code" href="unioncvmx__l2d__fus1.html#a4bb286dee08740bf136e4ca6daf40ab6">00744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#a4bb286dee08740bf136e4ca6daf40ab6">cn56xxp1</a>;
<a name="l00745"></a><a class="code" href="unioncvmx__l2d__fus1.html#aea21b6147080a8530479d3f321a460ad">00745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#aea21b6147080a8530479d3f321a460ad">cn58xx</a>;
<a name="l00746"></a><a class="code" href="unioncvmx__l2d__fus1.html#ab26a537fe4e3ab4346739dac4dfa2a48">00746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus1_1_1cvmx__l2d__fus1__s.html">cvmx_l2d_fus1_s</a>                <a class="code" href="unioncvmx__l2d__fus1.html#ab26a537fe4e3ab4346739dac4dfa2a48">cn58xxp1</a>;
<a name="l00747"></a>00747 };
<a name="l00748"></a><a class="code" href="cvmx-l2d-defs_8h.html#a4f8cb4edb5ff8fee3d1bf7c98780b48e">00748</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus1.html" title="cvmx_l2d_fus1">cvmx_l2d_fus1</a> <a class="code" href="unioncvmx__l2d__fus1.html" title="cvmx_l2d_fus1">cvmx_l2d_fus1_t</a>;
<a name="l00749"></a>00749 <span class="comment"></span>
<a name="l00750"></a>00750 <span class="comment">/**</span>
<a name="l00751"></a>00751 <span class="comment"> * cvmx_l2d_fus2</span>
<a name="l00752"></a>00752 <span class="comment"> *</span>
<a name="l00753"></a>00753 <span class="comment"> * L2D_FUS2 = L2C Data Store QUAD2 Fuse Register</span>
<a name="l00754"></a>00754 <span class="comment"> *</span>
<a name="l00755"></a>00755 <span class="comment"> */</span>
<a name="l00756"></a><a class="code" href="unioncvmx__l2d__fus2.html">00756</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus2.html" title="cvmx_l2d_fus2">cvmx_l2d_fus2</a> {
<a name="l00757"></a><a class="code" href="unioncvmx__l2d__fus2.html#a4c4b0c49bf2041fdefc200ca9325f54b">00757</a>     uint64_t <a class="code" href="unioncvmx__l2d__fus2.html#a4c4b0c49bf2041fdefc200ca9325f54b">u64</a>;
<a name="l00758"></a><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">00758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a> {
<a name="l00759"></a>00759 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html#aa30deb97b38458beff74dd927d8726b5">reserved_34_63</a>               : 30;
<a name="l00761"></a>00761     uint64_t <a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html#ad7f7a13e5707b5e1919ad6855b3f1c2c">q2fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD2</span>
<a name="l00762"></a>00762 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00763"></a>00763 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00764"></a>00764 <span class="comment">                                                         Note that the fuse are complementary (Assigning a</span>
<a name="l00765"></a>00765 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00766"></a>00766 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00767"></a>00767 <span class="comment">                                                         all ones.</span>
<a name="l00768"></a>00768 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00769"></a>00769 <span class="comment">                                                             [16:14] bad bank</span>
<a name="l00770"></a>00770 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00771"></a>00771 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00772"></a>00772 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00773"></a>00773 <span class="comment">                                                             [33:31] bad bank</span>
<a name="l00774"></a>00774 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00775"></a>00775 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00776"></a>00776 <span class="preprocessor">#else</span>
<a name="l00777"></a><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html#ad7f7a13e5707b5e1919ad6855b3f1c2c">00777</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html#ad7f7a13e5707b5e1919ad6855b3f1c2c">q2fus</a>                        : 34;
<a name="l00778"></a><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html#aa30deb97b38458beff74dd927d8726b5">00778</a>     uint64_t <a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html#aa30deb97b38458beff74dd927d8726b5">reserved_34_63</a>               : 30;
<a name="l00779"></a>00779 <span class="preprocessor">#endif</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus2.html#aeda49e8faf9723652d335da7c1fff8d7">s</a>;
<a name="l00781"></a><a class="code" href="unioncvmx__l2d__fus2.html#aa6207466c7c2443c7121536d90c8b213">00781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#aa6207466c7c2443c7121536d90c8b213">cn30xx</a>;
<a name="l00782"></a><a class="code" href="unioncvmx__l2d__fus2.html#ade3c896a117bb92fc9574a312b2b55a6">00782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#ade3c896a117bb92fc9574a312b2b55a6">cn31xx</a>;
<a name="l00783"></a><a class="code" href="unioncvmx__l2d__fus2.html#aeb7a4f4aa879fc43de649b6b801d457d">00783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#aeb7a4f4aa879fc43de649b6b801d457d">cn38xx</a>;
<a name="l00784"></a><a class="code" href="unioncvmx__l2d__fus2.html#a235db33901be21d83c4dbcf730d5c834">00784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#a235db33901be21d83c4dbcf730d5c834">cn38xxp2</a>;
<a name="l00785"></a><a class="code" href="unioncvmx__l2d__fus2.html#a150ac7c3e1dea2ffb9d10563c4666190">00785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#a150ac7c3e1dea2ffb9d10563c4666190">cn50xx</a>;
<a name="l00786"></a><a class="code" href="unioncvmx__l2d__fus2.html#a64bc3fd296779d6a92710dcc8e1e6fe7">00786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#a64bc3fd296779d6a92710dcc8e1e6fe7">cn52xx</a>;
<a name="l00787"></a><a class="code" href="unioncvmx__l2d__fus2.html#a14b3104bae436c4b226b2e6944efff55">00787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#a14b3104bae436c4b226b2e6944efff55">cn52xxp1</a>;
<a name="l00788"></a><a class="code" href="unioncvmx__l2d__fus2.html#af3ebc01bc427e21f167b9426b1f091a9">00788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#af3ebc01bc427e21f167b9426b1f091a9">cn56xx</a>;
<a name="l00789"></a><a class="code" href="unioncvmx__l2d__fus2.html#afc185eb8e8d9cdb975543c4dcbf9d520">00789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#afc185eb8e8d9cdb975543c4dcbf9d520">cn56xxp1</a>;
<a name="l00790"></a><a class="code" href="unioncvmx__l2d__fus2.html#a9431d94dfbe4b439fbb8313e42b63505">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#a9431d94dfbe4b439fbb8313e42b63505">cn58xx</a>;
<a name="l00791"></a><a class="code" href="unioncvmx__l2d__fus2.html#a526fb8b81b807ccdd1ad07352072e897">00791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus2_1_1cvmx__l2d__fus2__s.html">cvmx_l2d_fus2_s</a>                <a class="code" href="unioncvmx__l2d__fus2.html#a526fb8b81b807ccdd1ad07352072e897">cn58xxp1</a>;
<a name="l00792"></a>00792 };
<a name="l00793"></a><a class="code" href="cvmx-l2d-defs_8h.html#ab990cc07097368fe4f2ac58cf21553f5">00793</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus2.html" title="cvmx_l2d_fus2">cvmx_l2d_fus2</a> <a class="code" href="unioncvmx__l2d__fus2.html" title="cvmx_l2d_fus2">cvmx_l2d_fus2_t</a>;
<a name="l00794"></a>00794 <span class="comment"></span>
<a name="l00795"></a>00795 <span class="comment">/**</span>
<a name="l00796"></a>00796 <span class="comment"> * cvmx_l2d_fus3</span>
<a name="l00797"></a>00797 <span class="comment"> *</span>
<a name="l00798"></a>00798 <span class="comment"> * L2D_FUS3 = L2C Data Store QUAD3 Fuse Register</span>
<a name="l00799"></a>00799 <span class="comment"> *</span>
<a name="l00800"></a>00800 <span class="comment"> */</span>
<a name="l00801"></a><a class="code" href="unioncvmx__l2d__fus3.html">00801</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus3.html" title="cvmx_l2d_fus3">cvmx_l2d_fus3</a> {
<a name="l00802"></a><a class="code" href="unioncvmx__l2d__fus3.html#ae50f1c718243fb21edcc023d12e036ba">00802</a>     uint64_t <a class="code" href="unioncvmx__l2d__fus3.html#ae50f1c718243fb21edcc023d12e036ba">u64</a>;
<a name="l00803"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html">00803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html">cvmx_l2d_fus3_s</a> {
<a name="l00804"></a>00804 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#aedb783fd7f80c50727cfaa9f66e3d8b3">reserved_40_63</a>               : 24;
<a name="l00806"></a>00806     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#a938069efef88ee98c771f84e6feb4309">ema_ctl</a>                      : 3;  <span class="comment">/**&lt; L2 Data Store EMA Control</span>
<a name="l00807"></a>00807 <span class="comment">                                                         These bits are used to &apos;observe&apos; the EMA[1:0] inputs</span>
<a name="l00808"></a>00808 <span class="comment">                                                         for the L2 Data Store RAMs which are controlled by</span>
<a name="l00809"></a>00809 <span class="comment">                                                         either FUSES[141:140] or by MIO_FUSE_EMA[EMA] CSR.</span>
<a name="l00810"></a>00810 <span class="comment">                                                         From poweron (dc_ok), the EMA_CTL are driven from</span>
<a name="l00811"></a>00811 <span class="comment">                                                         FUSE[141:140]. However after the 1st CSR write to the</span>
<a name="l00812"></a>00812 <span class="comment">                                                         MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source</span>
<a name="l00813"></a>00813 <span class="comment">                                                         from the MIO_FUSE_EMA[EMA] register permanently</span>
<a name="l00814"></a>00814 <span class="comment">                                                         (until dc_ok). */</span>
<a name="l00815"></a>00815     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#a7bcd846c07fa2309dd0ee5627f4365b9">reserved_34_36</a>               : 3;
<a name="l00816"></a>00816     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#afff743927064542d658e5ab9a805182c">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l00817"></a>00817 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00818"></a>00818 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00819"></a>00819 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l00820"></a>00820 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00821"></a>00821 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00822"></a>00822 <span class="comment">                                                         all ones.</span>
<a name="l00823"></a>00823 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00824"></a>00824 <span class="comment">                                                             [16:14] bad bank</span>
<a name="l00825"></a>00825 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00826"></a>00826 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00827"></a>00827 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00828"></a>00828 <span class="comment">                                                             [33:31] bad bank</span>
<a name="l00829"></a>00829 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00830"></a>00830 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00831"></a>00831 <span class="preprocessor">#else</span>
<a name="l00832"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#afff743927064542d658e5ab9a805182c">00832</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#afff743927064542d658e5ab9a805182c">q3fus</a>                        : 34;
<a name="l00833"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#a7bcd846c07fa2309dd0ee5627f4365b9">00833</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#a7bcd846c07fa2309dd0ee5627f4365b9">reserved_34_36</a>               : 3;
<a name="l00834"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#a938069efef88ee98c771f84e6feb4309">00834</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#a938069efef88ee98c771f84e6feb4309">ema_ctl</a>                      : 3;
<a name="l00835"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#aedb783fd7f80c50727cfaa9f66e3d8b3">00835</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__s.html#aedb783fd7f80c50727cfaa9f66e3d8b3">reserved_40_63</a>               : 24;
<a name="l00836"></a>00836 <span class="preprocessor">#endif</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#a85da47c52e34874916f7b451f086b7a8">s</a>;
<a name="l00838"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html">00838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html">cvmx_l2d_fus3_cn30xx</a> {
<a name="l00839"></a>00839 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#ab4cd487b2ba8a3c236bc375c13602a26">reserved_35_63</a>               : 29;
<a name="l00841"></a>00841     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#a055f7707b3c22c82ab785b416348bce6">crip_64k</a>                     : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l00842"></a>00842 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00843"></a>00843 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l00844"></a>00844 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l00845"></a>00845 <span class="comment">                                                         as 1. */</span>
<a name="l00846"></a>00846     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#a321afb6c91b6f1f4a46d68bc0ac72417">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l00847"></a>00847 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00848"></a>00848 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00849"></a>00849 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l00850"></a>00850 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00851"></a>00851 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00852"></a>00852 <span class="comment">                                                         all ones.</span>
<a name="l00853"></a>00853 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00854"></a>00854 <span class="comment">                                                             [16:15] UNUSED</span>
<a name="l00855"></a>00855 <span class="comment">                                                             [14]    bad bank</span>
<a name="l00856"></a>00856 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00857"></a>00857 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00858"></a>00858 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00859"></a>00859 <span class="comment">                                                             [33:32] UNUSED</span>
<a name="l00860"></a>00860 <span class="comment">                                                             [31]    bad bank</span>
<a name="l00861"></a>00861 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00862"></a>00862 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00863"></a>00863 <span class="preprocessor">#else</span>
<a name="l00864"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#a321afb6c91b6f1f4a46d68bc0ac72417">00864</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#a321afb6c91b6f1f4a46d68bc0ac72417">q3fus</a>                        : 34;
<a name="l00865"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#a055f7707b3c22c82ab785b416348bce6">00865</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#a055f7707b3c22c82ab785b416348bce6">crip_64k</a>                     : 1;
<a name="l00866"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#ab4cd487b2ba8a3c236bc375c13602a26">00866</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn30xx.html#ab4cd487b2ba8a3c236bc375c13602a26">reserved_35_63</a>               : 29;
<a name="l00867"></a>00867 <span class="preprocessor">#endif</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#a378482130d77c87c030fc4a0efed33a3">cn30xx</a>;
<a name="l00869"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html">00869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html">cvmx_l2d_fus3_cn31xx</a> {
<a name="l00870"></a>00870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#af8631261f80bef5ff4751b29ac49460b">reserved_35_63</a>               : 29;
<a name="l00872"></a>00872     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#a0d63bcc70bca49ff075c88e373459729">crip_128k</a>                    : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l00873"></a>00873 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00874"></a>00874 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l00875"></a>00875 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l00876"></a>00876 <span class="comment">                                                         as 1. */</span>
<a name="l00877"></a>00877     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#aaa3bacc129139d881c7c8a9e2e08d34e">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l00878"></a>00878 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00879"></a>00879 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00880"></a>00880 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l00881"></a>00881 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00882"></a>00882 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00883"></a>00883 <span class="comment">                                                         all ones.</span>
<a name="l00884"></a>00884 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00885"></a>00885 <span class="comment">                                                             [16:15] UNUSED</span>
<a name="l00886"></a>00886 <span class="comment">                                                             [14]    bad bank</span>
<a name="l00887"></a>00887 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00888"></a>00888 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00889"></a>00889 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00890"></a>00890 <span class="comment">                                                             [33:32] UNUSED</span>
<a name="l00891"></a>00891 <span class="comment">                                                             [31]    bad bank</span>
<a name="l00892"></a>00892 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00893"></a>00893 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00894"></a>00894 <span class="preprocessor">#else</span>
<a name="l00895"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#aaa3bacc129139d881c7c8a9e2e08d34e">00895</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#aaa3bacc129139d881c7c8a9e2e08d34e">q3fus</a>                        : 34;
<a name="l00896"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#a0d63bcc70bca49ff075c88e373459729">00896</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#a0d63bcc70bca49ff075c88e373459729">crip_128k</a>                    : 1;
<a name="l00897"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#af8631261f80bef5ff4751b29ac49460b">00897</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn31xx.html#af8631261f80bef5ff4751b29ac49460b">reserved_35_63</a>               : 29;
<a name="l00898"></a>00898 <span class="preprocessor">#endif</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#a8436b0366bb923b0d110337778846307">cn31xx</a>;
<a name="l00900"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html">00900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html">cvmx_l2d_fus3_cn38xx</a> {
<a name="l00901"></a>00901 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a8f5484976fac722bdbad3839a9b1a6d6">reserved_36_63</a>               : 28;
<a name="l00903"></a>00903     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a958d7460d648ed1189714fa0601d104b">crip_256k</a>                    : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l00904"></a>00904 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00905"></a>00905 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l00906"></a>00906 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l00907"></a>00907 <span class="comment">                                                         as 1.</span>
<a name="l00908"></a>00908 <span class="comment">                                                         *** NOTE: Pass2 Addition */</span>
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a13c77181f6ed021ba16d2fd0d7b24283">crip_512k</a>                    : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l00910"></a>00910 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00911"></a>00911 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l00912"></a>00912 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l00913"></a>00913 <span class="comment">                                                         as 1.</span>
<a name="l00914"></a>00914 <span class="comment">                                                         *** NOTE: Pass2 Addition */</span>
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#ad11c319a96ad619a7770fac6bb5fdde4">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l00916"></a>00916 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00917"></a>00917 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00918"></a>00918 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l00919"></a>00919 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00920"></a>00920 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00921"></a>00921 <span class="comment">                                                         all ones.</span>
<a name="l00922"></a>00922 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00923"></a>00923 <span class="comment">                                                             [16:14] bad bank</span>
<a name="l00924"></a>00924 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00925"></a>00925 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00926"></a>00926 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00927"></a>00927 <span class="comment">                                                             [33:31] bad bank</span>
<a name="l00928"></a>00928 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00929"></a>00929 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00930"></a>00930 <span class="preprocessor">#else</span>
<a name="l00931"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#ad11c319a96ad619a7770fac6bb5fdde4">00931</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#ad11c319a96ad619a7770fac6bb5fdde4">q3fus</a>                        : 34;
<a name="l00932"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a13c77181f6ed021ba16d2fd0d7b24283">00932</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a13c77181f6ed021ba16d2fd0d7b24283">crip_512k</a>                    : 1;
<a name="l00933"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a958d7460d648ed1189714fa0601d104b">00933</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a958d7460d648ed1189714fa0601d104b">crip_256k</a>                    : 1;
<a name="l00934"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a8f5484976fac722bdbad3839a9b1a6d6">00934</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html#a8f5484976fac722bdbad3839a9b1a6d6">reserved_36_63</a>               : 28;
<a name="l00935"></a>00935 <span class="preprocessor">#endif</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#a4f7247310408d0bfb76b501e0e1722cc">cn38xx</a>;
<a name="l00937"></a><a class="code" href="unioncvmx__l2d__fus3.html#ad6f1ed53e63eab3b51903080fc441a66">00937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn38xx.html">cvmx_l2d_fus3_cn38xx</a>           <a class="code" href="unioncvmx__l2d__fus3.html#ad6f1ed53e63eab3b51903080fc441a66">cn38xxp2</a>;
<a name="l00938"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html">00938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html">cvmx_l2d_fus3_cn50xx</a> {
<a name="l00939"></a>00939 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#a50e3f7072bf583a1a2f4d9d38e08b777">reserved_40_63</a>               : 24;
<a name="l00941"></a>00941     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#ac16182e2dd355218024a787c04515c4e">ema_ctl</a>                      : 3;  <span class="comment">/**&lt; L2 Data Store EMA Control</span>
<a name="l00942"></a>00942 <span class="comment">                                                         These bits are used to &apos;observe&apos; the EMA[2:0] inputs</span>
<a name="l00943"></a>00943 <span class="comment">                                                         for the L2 Data Store RAMs which are controlled by</span>
<a name="l00944"></a>00944 <span class="comment">                                                         either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.</span>
<a name="l00945"></a>00945 <span class="comment">                                                         From poweron (dc_ok), the EMA_CTL are driven from</span>
<a name="l00946"></a>00946 <span class="comment">                                                         FUSE[141:140]. However after the 1st CSR write to the</span>
<a name="l00947"></a>00947 <span class="comment">                                                         MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source</span>
<a name="l00948"></a>00948 <span class="comment">                                                         from the MIO_FUSE_EMA[EMA] register permanently</span>
<a name="l00949"></a>00949 <span class="comment">                                                         (until dc_ok). */</span>
<a name="l00950"></a>00950     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#add1b06afdeb6717a8522790a042bcf9c">reserved_36_36</a>               : 1;
<a name="l00951"></a>00951     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#a23bbc3dc4c84ab2b593a705b9b5a7075">crip_32k</a>                     : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l00952"></a>00952 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00953"></a>00953 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l00954"></a>00954 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l00955"></a>00955 <span class="comment">                                                         as 1. */</span>
<a name="l00956"></a>00956     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#af990ffa5425d3b4a4503c319a38d673c">crip_64k</a>                     : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l00957"></a>00957 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00958"></a>00958 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l00959"></a>00959 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l00960"></a>00960 <span class="comment">                                                         as 1. */</span>
<a name="l00961"></a>00961     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#adbc97448008b36e1d0eda05ec2c6f9ab">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l00962"></a>00962 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l00963"></a>00963 <span class="comment">                                                         manufacturing flow.</span>
<a name="l00964"></a>00964 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l00965"></a>00965 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l00966"></a>00966 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l00967"></a>00967 <span class="comment">                                                         all ones.</span>
<a name="l00968"></a>00968 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l00969"></a>00969 <span class="comment">                                                             [16:14] UNUSED (5020 uses single physical bank per quad)</span>
<a name="l00970"></a>00970 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l00971"></a>00971 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l00972"></a>00972 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l00973"></a>00973 <span class="comment">                                                             [33:31] UNUSED (5020 uses single physical bank per quad)</span>
<a name="l00974"></a>00974 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l00975"></a>00975 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l00976"></a>00976 <span class="preprocessor">#else</span>
<a name="l00977"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#adbc97448008b36e1d0eda05ec2c6f9ab">00977</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#adbc97448008b36e1d0eda05ec2c6f9ab">q3fus</a>                        : 34;
<a name="l00978"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#af990ffa5425d3b4a4503c319a38d673c">00978</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#af990ffa5425d3b4a4503c319a38d673c">crip_64k</a>                     : 1;
<a name="l00979"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#a23bbc3dc4c84ab2b593a705b9b5a7075">00979</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#a23bbc3dc4c84ab2b593a705b9b5a7075">crip_32k</a>                     : 1;
<a name="l00980"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#add1b06afdeb6717a8522790a042bcf9c">00980</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#add1b06afdeb6717a8522790a042bcf9c">reserved_36_36</a>               : 1;
<a name="l00981"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#ac16182e2dd355218024a787c04515c4e">00981</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#ac16182e2dd355218024a787c04515c4e">ema_ctl</a>                      : 3;
<a name="l00982"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#a50e3f7072bf583a1a2f4d9d38e08b777">00982</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn50xx.html#a50e3f7072bf583a1a2f4d9d38e08b777">reserved_40_63</a>               : 24;
<a name="l00983"></a>00983 <span class="preprocessor">#endif</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#a93caccecfdfe2bf2796e38fd8fe15f8f">cn50xx</a>;
<a name="l00985"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html">00985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html">cvmx_l2d_fus3_cn52xx</a> {
<a name="l00986"></a>00986 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a1c3436e463217775652609e06c91fc03">reserved_40_63</a>               : 24;
<a name="l00988"></a>00988     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#ac5b01deb9e5c36d5a9f432afb63ba56e">ema_ctl</a>                      : 3;  <span class="comment">/**&lt; L2 Data Store EMA Control</span>
<a name="l00989"></a>00989 <span class="comment">                                                         These bits are used to &apos;observe&apos; the EMA[2:0] inputs</span>
<a name="l00990"></a>00990 <span class="comment">                                                         for the L2 Data Store RAMs which are controlled by</span>
<a name="l00991"></a>00991 <span class="comment">                                                         either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.</span>
<a name="l00992"></a>00992 <span class="comment">                                                         From poweron (dc_ok), the EMA_CTL are driven from</span>
<a name="l00993"></a>00993 <span class="comment">                                                         FUSE[141:140]. However after the 1st CSR write to the</span>
<a name="l00994"></a>00994 <span class="comment">                                                         MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source</span>
<a name="l00995"></a>00995 <span class="comment">                                                         from the MIO_FUSE_EMA[EMA] register permanently</span>
<a name="l00996"></a>00996 <span class="comment">                                                         (until dc_ok). */</span>
<a name="l00997"></a>00997     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a05fb9e2f100180dd0a97053921c09702">reserved_36_36</a>               : 1;
<a name="l00998"></a>00998     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#aa051ed99c28f7265a4a35a64183c8c4e">crip_128k</a>                    : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l00999"></a>00999 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01000"></a>01000 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l01001"></a>01001 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l01002"></a>01002 <span class="comment">                                                         as 1. */</span>
<a name="l01003"></a>01003     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a9ab1e21a378adfaa60e019f61f9cea19">crip_256k</a>                    : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l01004"></a>01004 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01005"></a>01005 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l01006"></a>01006 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l01007"></a>01007 <span class="comment">                                                         as 1. */</span>
<a name="l01008"></a>01008     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a225284120450b813b0d85384a663c40a">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l01009"></a>01009 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l01010"></a>01010 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01011"></a>01011 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l01012"></a>01012 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l01013"></a>01013 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l01014"></a>01014 <span class="comment">                                                         all ones.</span>
<a name="l01015"></a>01015 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l01016"></a>01016 <span class="comment">                                                             [16:14] UNUSED (5020 uses single physical bank per quad)</span>
<a name="l01017"></a>01017 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l01018"></a>01018 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l01019"></a>01019 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l01020"></a>01020 <span class="comment">                                                             [33:31] UNUSED (5020 uses single physical bank per quad)</span>
<a name="l01021"></a>01021 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l01022"></a>01022 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l01023"></a>01023 <span class="preprocessor">#else</span>
<a name="l01024"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a225284120450b813b0d85384a663c40a">01024</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a225284120450b813b0d85384a663c40a">q3fus</a>                        : 34;
<a name="l01025"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a9ab1e21a378adfaa60e019f61f9cea19">01025</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a9ab1e21a378adfaa60e019f61f9cea19">crip_256k</a>                    : 1;
<a name="l01026"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#aa051ed99c28f7265a4a35a64183c8c4e">01026</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#aa051ed99c28f7265a4a35a64183c8c4e">crip_128k</a>                    : 1;
<a name="l01027"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a05fb9e2f100180dd0a97053921c09702">01027</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a05fb9e2f100180dd0a97053921c09702">reserved_36_36</a>               : 1;
<a name="l01028"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#ac5b01deb9e5c36d5a9f432afb63ba56e">01028</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#ac5b01deb9e5c36d5a9f432afb63ba56e">ema_ctl</a>                      : 3;
<a name="l01029"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a1c3436e463217775652609e06c91fc03">01029</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html#a1c3436e463217775652609e06c91fc03">reserved_40_63</a>               : 24;
<a name="l01030"></a>01030 <span class="preprocessor">#endif</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#aa02faf9ea7c87a6bbc17c7670872709e">cn52xx</a>;
<a name="l01032"></a><a class="code" href="unioncvmx__l2d__fus3.html#a629cf7e147e157b8812559e244a015fd">01032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn52xx.html">cvmx_l2d_fus3_cn52xx</a>           <a class="code" href="unioncvmx__l2d__fus3.html#a629cf7e147e157b8812559e244a015fd">cn52xxp1</a>;
<a name="l01033"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html">01033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html">cvmx_l2d_fus3_cn56xx</a> {
<a name="l01034"></a>01034 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a05f96dfd01bf97798aeb9cd4811d3590">reserved_40_63</a>               : 24;
<a name="l01036"></a>01036     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a809189ad9421a026b4f0795379c447b3">ema_ctl</a>                      : 3;  <span class="comment">/**&lt; L2 Data Store EMA Control</span>
<a name="l01037"></a>01037 <span class="comment">                                                         These bits are used to &apos;observe&apos; the EMA[2:0] inputs</span>
<a name="l01038"></a>01038 <span class="comment">                                                         for the L2 Data Store RAMs which are controlled by</span>
<a name="l01039"></a>01039 <span class="comment">                                                         either FUSES[142:140] or by MIO_FUSE_EMA[EMA] CSR.</span>
<a name="l01040"></a>01040 <span class="comment">                                                         From poweron (dc_ok), the EMA_CTL are driven from</span>
<a name="l01041"></a>01041 <span class="comment">                                                         FUSE[141:140]. However after the 1st CSR write to the</span>
<a name="l01042"></a>01042 <span class="comment">                                                         MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source</span>
<a name="l01043"></a>01043 <span class="comment">                                                         from the MIO_FUSE_EMA[EMA] register permanently</span>
<a name="l01044"></a>01044 <span class="comment">                                                         (until dc_ok). */</span>
<a name="l01045"></a>01045     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#af3ebe99c93cd3d8dd722264bebfbd923">reserved_36_36</a>               : 1;
<a name="l01046"></a>01046     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a6490ba3dcf4da49d8760d2fbb7bde928">crip_512k</a>                    : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l01047"></a>01047 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01048"></a>01048 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l01049"></a>01049 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l01050"></a>01050 <span class="comment">                                                         as 1.</span>
<a name="l01051"></a>01051 <span class="comment">                                                         *** NOTE: Pass2 Addition */</span>
<a name="l01052"></a>01052     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a4adb96f2a2fa7a6bf20ec281c4b87ecb">crip_1024k</a>                   : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l01053"></a>01053 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01054"></a>01054 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l01055"></a>01055 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l01056"></a>01056 <span class="comment">                                                         as 1.</span>
<a name="l01057"></a>01057 <span class="comment">                                                         *** NOTE: Pass2 Addition */</span>
<a name="l01058"></a>01058     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a7f390335efc01477df8a93503eecab43">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l01059"></a>01059 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l01060"></a>01060 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01061"></a>01061 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l01062"></a>01062 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l01063"></a>01063 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l01064"></a>01064 <span class="comment">                                                         all ones.</span>
<a name="l01065"></a>01065 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l01066"></a>01066 <span class="comment">                                                             [16:14] bad bank</span>
<a name="l01067"></a>01067 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l01068"></a>01068 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l01069"></a>01069 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l01070"></a>01070 <span class="comment">                                                             [33:31] bad bank</span>
<a name="l01071"></a>01071 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l01072"></a>01072 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l01073"></a>01073 <span class="preprocessor">#else</span>
<a name="l01074"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a7f390335efc01477df8a93503eecab43">01074</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a7f390335efc01477df8a93503eecab43">q3fus</a>                        : 34;
<a name="l01075"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a4adb96f2a2fa7a6bf20ec281c4b87ecb">01075</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a4adb96f2a2fa7a6bf20ec281c4b87ecb">crip_1024k</a>                   : 1;
<a name="l01076"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a6490ba3dcf4da49d8760d2fbb7bde928">01076</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a6490ba3dcf4da49d8760d2fbb7bde928">crip_512k</a>                    : 1;
<a name="l01077"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#af3ebe99c93cd3d8dd722264bebfbd923">01077</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#af3ebe99c93cd3d8dd722264bebfbd923">reserved_36_36</a>               : 1;
<a name="l01078"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a809189ad9421a026b4f0795379c447b3">01078</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a809189ad9421a026b4f0795379c447b3">ema_ctl</a>                      : 3;
<a name="l01079"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a05f96dfd01bf97798aeb9cd4811d3590">01079</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html#a05f96dfd01bf97798aeb9cd4811d3590">reserved_40_63</a>               : 24;
<a name="l01080"></a>01080 <span class="preprocessor">#endif</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#aca561fce1ae111b5f5187d59ac46145a">cn56xx</a>;
<a name="l01082"></a><a class="code" href="unioncvmx__l2d__fus3.html#a1fd415124549b3f293a3b455d1ba1c15">01082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn56xx.html">cvmx_l2d_fus3_cn56xx</a>           <a class="code" href="unioncvmx__l2d__fus3.html#a1fd415124549b3f293a3b455d1ba1c15">cn56xxp1</a>;
<a name="l01083"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html">01083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html">cvmx_l2d_fus3_cn58xx</a> {
<a name="l01084"></a>01084 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#ae03f693d65fe3b70421fac91832edf72">reserved_39_63</a>               : 25;
<a name="l01086"></a>01086     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#abe0a467a6adc095c46ce61ad5fc5c494">ema_ctl</a>                      : 2;  <span class="comment">/**&lt; L2 Data Store EMA Control</span>
<a name="l01087"></a>01087 <span class="comment">                                                         These bits are used to &apos;observe&apos; the EMA[1:0] inputs</span>
<a name="l01088"></a>01088 <span class="comment">                                                         for the L2 Data Store RAMs which are controlled by</span>
<a name="l01089"></a>01089 <span class="comment">                                                         either FUSES[141:140] or by MIO_FUSE_EMA[EMA] CSR.</span>
<a name="l01090"></a>01090 <span class="comment">                                                         From poweron (dc_ok), the EMA_CTL are driven from</span>
<a name="l01091"></a>01091 <span class="comment">                                                         FUSE[141:140]. However after the 1st CSR write to the</span>
<a name="l01092"></a>01092 <span class="comment">                                                         MIO_FUSE_EMA[EMA] bits, the EMA_CTL will source</span>
<a name="l01093"></a>01093 <span class="comment">                                                         from the MIO_FUSE_EMA[EMA] register permanently</span>
<a name="l01094"></a>01094 <span class="comment">                                                         (until dc_ok). */</span>
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a7774e7dd6907b62674dfb36db610ea6a">reserved_36_36</a>               : 1;
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a187305a887b4247209e559c9c9b56549">crip_512k</a>                    : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l01097"></a>01097 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01098"></a>01098 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l01099"></a>01099 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l01100"></a>01100 <span class="comment">                                                         as 1.</span>
<a name="l01101"></a>01101 <span class="comment">                                                         *** NOTE: Pass2 Addition */</span>
<a name="l01102"></a>01102     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a99b9dc3fd43d728071fd77835fec5e39">crip_1024k</a>                   : 1;  <span class="comment">/**&lt; This is purely for debug and not needed in the general</span>
<a name="l01103"></a>01103 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01104"></a>01104 <span class="comment">                                                         If the FUSE is not-blown, then this bit should read</span>
<a name="l01105"></a>01105 <span class="comment">                                                         as 0. If the FUSE is blown, then this bit should read</span>
<a name="l01106"></a>01106 <span class="comment">                                                         as 1.</span>
<a name="l01107"></a>01107 <span class="comment">                                                         *** NOTE: Pass2 Addition */</span>
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a60b79e7549c79aa44bee9780abfa0889">q3fus</a>                        : 34; <span class="comment">/**&lt; Fuse Register for QUAD3</span>
<a name="l01109"></a>01109 <span class="comment">                                                         This is purely for debug and not needed in the general</span>
<a name="l01110"></a>01110 <span class="comment">                                                         manufacturing flow.</span>
<a name="l01111"></a>01111 <span class="comment">                                                         Note that the fuses are complementary (Assigning a</span>
<a name="l01112"></a>01112 <span class="comment">                                                         fuse to 1 will read as a zero). This means the case</span>
<a name="l01113"></a>01113 <span class="comment">                                                         where no fuses are blown result in these csr&apos;s showing</span>
<a name="l01114"></a>01114 <span class="comment">                                                         all ones.</span>
<a name="l01115"></a>01115 <span class="comment">                                                          Failure \#1 Fuse Mapping</span>
<a name="l01116"></a>01116 <span class="comment">                                                             [16:14] bad bank</span>
<a name="l01117"></a>01117 <span class="comment">                                                             [13:7] bad high column</span>
<a name="l01118"></a>01118 <span class="comment">                                                             [6:0] bad low column</span>
<a name="l01119"></a>01119 <span class="comment">                                                           Failure \#2 Fuse Mapping</span>
<a name="l01120"></a>01120 <span class="comment">                                                             [33:31] bad bank</span>
<a name="l01121"></a>01121 <span class="comment">                                                             [30:24] bad high column</span>
<a name="l01122"></a>01122 <span class="comment">                                                             [23:17] bad low column */</span>
<a name="l01123"></a>01123 <span class="preprocessor">#else</span>
<a name="l01124"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a60b79e7549c79aa44bee9780abfa0889">01124</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a60b79e7549c79aa44bee9780abfa0889">q3fus</a>                        : 34;
<a name="l01125"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a99b9dc3fd43d728071fd77835fec5e39">01125</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a99b9dc3fd43d728071fd77835fec5e39">crip_1024k</a>                   : 1;
<a name="l01126"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a187305a887b4247209e559c9c9b56549">01126</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a187305a887b4247209e559c9c9b56549">crip_512k</a>                    : 1;
<a name="l01127"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a7774e7dd6907b62674dfb36db610ea6a">01127</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#a7774e7dd6907b62674dfb36db610ea6a">reserved_36_36</a>               : 1;
<a name="l01128"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#abe0a467a6adc095c46ce61ad5fc5c494">01128</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#abe0a467a6adc095c46ce61ad5fc5c494">ema_ctl</a>                      : 2;
<a name="l01129"></a><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#ae03f693d65fe3b70421fac91832edf72">01129</a>     uint64_t <a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html#ae03f693d65fe3b70421fac91832edf72">reserved_39_63</a>               : 25;
<a name="l01130"></a>01130 <span class="preprocessor">#endif</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2d__fus3.html#a9875d144fce2ea4a1410181e8bfb264b">cn58xx</a>;
<a name="l01132"></a><a class="code" href="unioncvmx__l2d__fus3.html#ae900b06ef2125e2bfbb437446566e21f">01132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2d__fus3_1_1cvmx__l2d__fus3__cn58xx.html">cvmx_l2d_fus3_cn58xx</a>           <a class="code" href="unioncvmx__l2d__fus3.html#ae900b06ef2125e2bfbb437446566e21f">cn58xxp1</a>;
<a name="l01133"></a>01133 };
<a name="l01134"></a><a class="code" href="cvmx-l2d-defs_8h.html#a5e8a74b8dbeb4bd0564553d5abd47cc4">01134</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2d__fus3.html" title="cvmx_l2d_fus3">cvmx_l2d_fus3</a> <a class="code" href="unioncvmx__l2d__fus3.html" title="cvmx_l2d_fus3">cvmx_l2d_fus3_t</a>;
<a name="l01135"></a>01135 
<a name="l01136"></a>01136 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
