<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4211' type='llvm::SDValue llvm::TargetLowering::LowerAsmOutputForConstraint(llvm::SDValue &amp; Chain, llvm::SDValue &amp; Flag, const llvm::SDLoc &amp; DL, const llvm::TargetLowering::AsmOperandInfo &amp; OpInfo, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4210'>// Lower custom output constraints. If invalid, return SDValue().</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8636' u='c' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmERKNS_8CallBaseE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4460' ll='4464' type='llvm::SDValue llvm::TargetLowering::LowerAsmOutputForConstraint(llvm::SDValue &amp; Chain, llvm::SDValue &amp; Flag, const llvm::SDLoc &amp; DL, const llvm::TargetLowering::AsmOperandInfo &amp; OpInfo, llvm::SelectionDAG &amp; DAG) const'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50979' c='_ZNK4llvm17X86TargetLowering27LowerAsmOutputForConstraintERNS_7SDValueES2_RKNS_5SDLocERKNS_14TargetLowering14AsmOperandInfoERNS_12SelectionDAGE'/>
