f | talitos.c | s | 78K | 2501 | Horia Geanta | horia.geanta@freescale.com | 1333955620 |  | crypto: talitos - properly lock access to global talitos registers  Access to global talitos registers must be protected for the case when affinities are configured such that primary and secondary talitos irqs run on different cpus.  Signed-off-by: Horia Geanta <horia.geanta@freescale.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | talitos.h | s | 10K | 206 | Kim Phillips | kim.phillips@freescale.com | 1321863711 |  | crypto: talitos - support for channel remap and 2nd IRQ  Some later SEC v3.x are equipped with a second IRQ line. By correctly assigning IRQ affinity, this feature can be used to increase performance on dual core parts, like the MPC8572E and P2020E.  The existence of the 2nd IRQ is determined from the device node's interrupt property.  If present, the driver remaps two of four channels, which in turn makes those channels trigger their interrupts on the 2nd line instead of the first. To handle single- and dual-IRQ combinations efficiently, talitos gets two new interrupt handlers and back-half workers.  [includes a fix to MCR_LO's address.]  Signed-off-by: Kim Phillips <kim.phillips@freescale.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | omap-sham.c | s | 31K | 1068 | Nikos Mavrogiannopoulos | nmav@gnutls.org | 1326433120 |  | crypto: Add CRYPTO_ALG_KERN_DRIVER_ONLY flag  The added CRYPTO_ALG_KERN_DRIVER_ONLY indicates whether a cipher is only available via a kernel driver. If the cipher implementation might be available by using an instruction set or by porting the kernel code, then it must not be set.  Signed-off-by: Nikos Mavrogiannopoulos <nmav@gnutls.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | geode-aes.c | s | 13K | 487 | Nikos Mavrogiannopoulos | nmav@gnutls.org | 1326433120 |  | crypto: Add CRYPTO_ALG_KERN_DRIVER_ONLY flag  The added CRYPTO_ALG_KERN_DRIVER_ONLY indicates whether a cipher is only available via a kernel driver. If the cipher implementation might be available by using an instruction set or by porting the kernel code, then it must not be set.  Signed-off-by: Nikos Mavrogiannopoulos <nmav@gnutls.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | Makefile | g | 801B |  | Andreas Westin | andreas.westin@stericsson.com | 1336122291 |  | crypto: ux500 - Add driver for CRYP hardware  This adds a driver for the ST-Ericsson ux500 crypto hardware module. It supports AES, DES and 3DES, the driver implements support for AES-ECB,CBC and CTR.  Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Andreas Westin <andreas.westin@stericsson.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | picoxcell_crypto.c | s | 53K | 1630 | Nikos Mavrogiannopoulos | nmav@gnutls.org | 1326433120 |  | crypto: Add CRYPTO_ALG_KERN_DRIVER_ONLY flag  The added CRYPTO_ALG_KERN_DRIVER_ONLY indicates whether a cipher is only available via a kernel driver. If the cipher implementation might be available by using an instruction set or by porting the kernel code, then it must not be set.  Signed-off-by: Nikos Mavrogiannopoulos <nmav@gnutls.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | n2_core.c | s | 52K | 1883 | Nikos Mavrogiannopoulos | nmav@gnutls.org | 1326433120 |  | crypto: Add CRYPTO_ALG_KERN_DRIVER_ONLY flag  The added CRYPTO_ALG_KERN_DRIVER_ONLY indicates whether a cipher is only available via a kernel driver. If the cipher implementation might be available by using an instruction set or by porting the kernel code, then it must not be set.  Signed-off-by: Nikos Mavrogiannopoulos <nmav@gnutls.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | padlock-sha.c | s | 15K | 508 | Andi Kleen | ak@linux.intel.com | 1327625290 |  | crypto: Add support for x86 cpuid auto loading for x86 crypto drivers  Add support for auto-loading of crypto drivers based on cpuid features. This enables auto-loading of the VIA and Intel specific drivers for AES, hashing and CRCs.  Requires the earlier infrastructure patch to add x86 modinfo. I kept it all in a single patch for now.  I dropped the printks when the driver cpuid doesn't match (imho drivers never should print anything in such a case)  One drawback is that udev doesn't know if the drivers are used or not, so they will be unconditionally loaded at boot up. That's better than not loading them at all, like it often happens.  Cc: Dave Jones <davej@redhat.com> Cc: Kay Sievers <kay.sievers@vrfy.org> Cc: Jen Axboe <axboe@kernel.dk> Cc: Herbert Xu <herbert@gondor.apana.org.au> Cc: Huang Ying <ying.huang@intel.com> Signed-off-by: Andi Kleen <ak@linux.intel.com> Signed-off-by: Thomas Renninger <trenn@suse.de> Acked-by: H. Peter Anvin <hpa@zytor.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
d | ux500 |  | 4 items |  | Andreas Westin | andreas.westin@stericsson.com | 1337066733 |  | crypto: ux500 - Cleanup hardware identification  Don't use SOC specific functions to identify which crypto hardware we are talking to and use the ID provided in the module instead.  Signed-off-by: Andreas Westin <andreas.westin@stericsson.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | s5p-sss.c | s | 17K | 555 | Nikos Mavrogiannopoulos | nmav@gnutls.org | 1326433120 |  | crypto: Add CRYPTO_ALG_KERN_DRIVER_ONLY flag  The added CRYPTO_ALG_KERN_DRIVER_ONLY indicates whether a cipher is only available via a kernel driver. If the cipher implementation might be available by using an instruction set or by porting the kernel code, then it must not be set.  Signed-off-by: Nikos Mavrogiannopoulos <nmav@gnutls.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | omap-aes.c | s | 22K | 775 | Nikos Mavrogiannopoulos | nmav@gnutls.org | 1326433120 |  | crypto: Add CRYPTO_ALG_KERN_DRIVER_ONLY flag  The added CRYPTO_ALG_KERN_DRIVER_ONLY indicates whether a cipher is only available via a kernel driver. If the cipher implementation might be available by using an instruction set or by porting the kernel code, then it must not be set.  Signed-off-by: Nikos Mavrogiannopoulos <nmav@gnutls.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | tegra-aes.h | s | 4.2K | 90 | Varun Wadekar | vwadekar@nvidia.com | 1326433117 |  | crypto: driver for Tegra AES hardware  driver supports ecb/cbc/ofb/ansi_x9.31rng modes, 128, 192 and 256-bit key sizes  Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
d | nx |  | 13 items |  | Kent Yoder | key@linux.vnet.ibm.com | 1337144745 |  | powerpc/crypto: Build files for the nx device driver  These files support configuring and building the nx device driver.  Signed-off-by: Kent Yoder <key@linux.vnet.ibm.com> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
f | mv_cesa.c | s | 27K | 990 | Andrew Lunn | andrew@lunn.ch | 1336520041 |  | ARM: Orion: CESA: Add support for clk  Some orion platforms support gating of the clock. If the clock exists enable/disbale it as appropriate.  Signed-off-by: Andrew Lunn <andrew@lunn.ch> Tested-by: Jamie Lentin <jm@lentin.co.uk> Signed-off-by: Mike Turquette <mturquette@linaro.org>
f | n2_core.h | s | 6.1K | 209 | David S. Miller | davem@davemloft.net | 1274242444 |  | crypto: n2 - Add Niagara2 crypto driver  Current deficiencies:  1) No HMAC hash support yet.  2) Although the algs are registered as ASYNC they always run    synchronously.  Signed-off-by: David S. Miller <davem@davemloft.net> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | picoxcell_crypto_regs.h | s | 5.1K | 115 | Jamie Iles | jamie@jamieiles.com | 1298288560 |  | crypto: picoxcell - add support for the picoxcell crypto engines  Picochip picoXcell devices have two crypto engines, one targeted at IPSEC offload and the other at WCDMA layer 2 ciphering.  Signed-off-by: Jamie Iles <jamie@jamieiles.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | Kconfig | g | 9.5K |  | Linus Torvalds | torvalds@linux-foundation.org | 1337813950 |  | Merge git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6  Pull crypto updates from Herbert Xu:  - New cipher/hash driver for ARM ux500.  - Code clean-up for aesni-intel.  - Misc fixes.  Fixed up conflicts in arch/arm/mach-ux500/devices-common.h, where quite frankly some of it made no sense at all (the pull brought in a declaration for the dbx500_add_platform_device_noirq() function, which neither exists nor is used anywhere).  Also some trivial add-add context conflicts in the Kconfig file in drivers/{char/hw_random,crypto}/  * git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6:   crypto: aesni-intel - move more common code to ablk_init_common   crypto: aesni-intel - use crypto_[un]register_algs   crypto: ux500 - Cleanup hardware identification   crypto: ux500 - Update DMA handling for 3.4   mach-ux500: crypto - core support for CRYP/HASH module.   crypto: ux500 - Add driver for HASH hardware   crypto: ux500 - Add driver for CRYP hardware   hwrng: Kconfig - modify default state for atmel-rng driver   hwrng: omap - use devm_request_and_ioremap   crypto: crypto4xx - move up err_request_irq label   crypto, xor: Sanitize checksumming function selection output   crypto: caam - add backward compatible string sec4.0
f | ixp4xx_crypto.c | s | 36K | 1336 | Michał Wróbel | michal.wrobel@flytronic.pl | 1333629261 |  | crypto: ixp4xx - include fix  Before commit de47725421ad5627a5c905f4e40bb844ebc06d29 ("include: replace linux/module.h with "struct module" wherever possible") <linux/module.h> was implicitly included through <linux/platform_device.h> -> <linux/device.h>.  Signed-off-by: Michał Wróbel <michal.wrobel@flytronic.pl> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
d | amcc |  | 7 items |  | Julia Lawall | Julia.Lawall@lip6.fr | 1335490108 |  | crypto: crypto4xx - move up err_request_irq label  Move the err_request_irq error label up to reflect that tasklet_init and irq_of_parse_and_map have taken place.  Signed-off-by: Julia Lawall <Julia.Lawall@lip6.fr> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | n2_asm.S | g | 1.7K |  | David S. Miller | davem@davemloft.net | 1274242444 |  | crypto: n2 - Add Niagara2 crypto driver  Current deficiencies:  1) No HMAC hash support yet.  2) Although the algs are registered as ASYNC they always run    synchronously.  Signed-off-by: David S. Miller <davem@davemloft.net> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
d | caam |  | 13 items |  | Shengzhou Liu | Shengzhou.Liu@freescale.com | 1333010097 |  | crypto: caam - add backward compatible string sec4.0  In some device trees of previous version, there were string "fsl,sec4.0". To be backward compatible with device trees, we have CAAM driver first check "fsl,sec-v4.0", if it fails, then check for "fsl,sec4.0".  Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com> Acked-by: Kim Phillips <kim.phillips@freescale.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | hifn_795x.c | s | 76K | 2344 | Linus Torvalds | torvalds@linux-foundation.org | 1332361243 |  | Merge git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6  Pull crypto update from Herbert Xu:  "* sha512 bug fixes (already in your tree).   * SHA224/SHA384 AEAD support in caam.   * X86-64 optimised version of Camellia.   * Tegra AES support.   * Bulk algorithm registration interface to make driver registration easier.   * padata race fixes.   * Misc fixes."  * git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6: (31 commits)   padata: Fix race on sequence number wrap   padata: Fix race in the serialization path   crypto: camellia - add assembler implementation for x86_64   crypto: camellia - rename camellia.c to camellia_generic.c   crypto: camellia - fix checkpatch warnings   crypto: camellia - rename camellia module to camellia_generic   crypto: tcrypt - add more camellia tests   crypto: testmgr - add more camellia test vectors   crypto: camellia - simplify key setup and CAMELLIA_ROUNDSM macro   crypto: twofish-x86_64/i586 - set alignmask to zero   crypto: blowfish-x86_64 - set alignmask to zero   crypto: serpent-sse2 - combine ablk_*_init functions   crypto: blowfish-x86_64 - use crypto_[un]register_algs   crypto: twofish-x86_64-3way - use crypto_[un]register_algs   crypto: serpent-sse2 - use crypto_[un]register_algs   crypto: serpent-sse2 - remove dead code from serpent_sse2_glue.c::serpent_sse2_init()   crypto: twofish-x86 - Remove dead code from twofish_glue_3way.c::init()   crypto: In crypto_add_alg(), 'exact' wants to be initialized to 0   crypto: caam - fix gcc 4.6 warning   crypto: Add bulk algorithm registration interface   ...
f | mv_cesa.h | s | 3.8K | 128 | Uri Simchoni | uri@jdland.co.il | 1271148649 |  | crypto: mv_cesa - Add sha1 and hmac(sha1) async hash drivers  Add sha1 and hmac(sha1) async hash drivers  Signed-off-by: Uri Simchoni <uri@jdland.co.il> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | geode-aes.h | s | 1.6K | 57 | Sebastian Siewior | sebastian@breakpoint.cc | 1199999786 |  | [CRYPTO] geode: do not copy the IV too often  There is no reason to keep the IV in the private structre. Instead keep just a pointer to make the patch smaller :) This also remove a few memcpy()s  Signed-off-by: Sebastian Siewior <sebastian@breakpoint.cc> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
f | padlock-aes.c | s | 15K | 476 | Andi Kleen | ak@linux.intel.com | 1327625290 |  | crypto: Add support for x86 cpuid auto loading for x86 crypto drivers  Add support for auto-loading of crypto drivers based on cpuid features. This enables auto-loading of the VIA and Intel specific drivers for AES, hashing and CRCs.  Requires the earlier infrastructure patch to add x86 modinfo. I kept it all in a single patch for now.  I dropped the printks when the driver cpuid doesn't match (imho drivers never should print anything in such a case)  One drawback is that udev doesn't know if the drivers are used or not, so they will be unconditionally loaded at boot up. That's better than not loading them at all, like it often happens.  Cc: Dave Jones <davej@redhat.com> Cc: Kay Sievers <kay.sievers@vrfy.org> Cc: Jen Axboe <axboe@kernel.dk> Cc: Herbert Xu <herbert@gondor.apana.org.au> Cc: Huang Ying <ying.huang@intel.com> Signed-off-by: Andi Kleen <ak@linux.intel.com> Signed-off-by: Thomas Renninger <trenn@suse.de> Acked-by: H. Peter Anvin <hpa@zytor.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
f | tegra-aes.c | s | 27K | 919 | Varun Wadekar | vwadekar@nvidia.com | 1326433117 |  | crypto: driver for Tegra AES hardware  driver supports ecb/cbc/ofb/ansi_x9.31rng modes, 128, 192 and 256-bit key sizes  Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
