<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p252" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_252{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_252{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_252{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_252{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_252{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t6_252{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_252{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t8_252{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_252{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_252{left:69px;bottom:979px;letter-spacing:-0.16px;}
#tb_252{left:69px;bottom:953px;}
#tc_252{left:95px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_252{left:69px;bottom:930px;}
#te_252{left:95px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_252{left:95px;bottom:917px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_252{left:69px;bottom:890px;}
#th_252{left:95px;bottom:894px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ti_252{left:156px;bottom:900px;}
#tj_252{left:172px;bottom:894px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_252{left:95px;bottom:877px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tl_252{left:69px;bottom:850px;}
#tm_252{left:95px;bottom:854px;letter-spacing:-0.14px;word-spacing:-1.46px;}
#tn_252{left:838px;bottom:861px;}
#to_252{left:95px;bottom:837px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_252{left:95px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_252{left:69px;bottom:752px;letter-spacing:0.17px;}
#tr_252{left:150px;bottom:752px;letter-spacing:0.2px;word-spacing:0.04px;}
#ts_252{left:69px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_252{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_252{left:69px;bottom:684px;}
#tv_252{left:95px;bottom:687px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tw_252{left:227px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tx_252{left:95px;bottom:671px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#ty_252{left:95px;bottom:654px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_252{left:95px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_252{left:69px;bottom:228px;}
#t11_252{left:95px;bottom:232px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t12_252{left:236px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_252{left:95px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_252{left:69px;bottom:188px;}
#t15_252{left:95px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t16_252{left:227px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t17_252{left:95px;bottom:175px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_252{left:95px;bottom:158px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_252{left:69px;bottom:132px;}
#t1a_252{left:95px;bottom:135px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1b_252{left:319px;bottom:135px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_252{left:95px;bottom:118px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1d_252{left:299px;bottom:267px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1e_252{left:391px;bottom:267px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1f_252{left:552px;bottom:321px;}
#t1g_252{left:531px;bottom:571px;}
#t1h_252{left:539px;bottom:577px;letter-spacing:-0.17px;}
#t1i_252{left:553px;bottom:571px;letter-spacing:0.1px;}
#t1j_252{left:419px;bottom:345px;letter-spacing:0.09px;}
#t1k_252{left:437px;bottom:305px;letter-spacing:0.1px;}
#t1l_252{left:295px;bottom:305px;letter-spacing:0.1px;}
#t1m_252{left:557px;bottom:594px;letter-spacing:0.1px;}
#t1n_252{left:405px;bottom:373px;letter-spacing:0.1px;}
#t1o_252{left:395px;bottom:440px;letter-spacing:0.09px;}
#t1p_252{left:385px;bottom:452px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1q_252{left:337px;bottom:554px;letter-spacing:0.09px;}
#t1r_252{left:330px;bottom:566px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1s_252{left:432px;bottom:508px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1t_252{left:295px;bottom:508px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1u_252{left:424px;bottom:359px;letter-spacing:0.1px;}

.s1_252{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_252{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_252{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_252{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_252{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_252{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_252{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_252{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_252{font-size:10px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts252" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg252Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg252" style="-webkit-user-select: none;"><object width="935" height="1210" data="252/252.svg" type="image/svg+xml" id="pdf252" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_252" class="t s1_252">10-2 </span><span id="t2_252" class="t s1_252">Vol. 1 </span>
<span id="t3_252" class="t s2_252">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_252" class="t s3_252">Intel SSE is fully compatible with all software written for IA-32 processors. All existing software continues to run </span>
<span id="t5_252" class="t s3_252">correctly, without modification, on processors that incorporate Intel SSE. Enhancements to CPUID permit detection </span>
<span id="t6_252" class="t s3_252">of Intel SSE. Intel SSE is accessible from all IA-32 execution modes: protected mode, real address mode, and </span>
<span id="t7_252" class="t s3_252">virtual-8086 mode. </span>
<span id="t8_252" class="t s3_252">The following sections of this chapter describe the programming environment for Intel SSE, including: XMM regis- </span>
<span id="t9_252" class="t s3_252">ters, the packed single precision floating-point data type, and Intel SSE instructions. For additional information, </span>
<span id="ta_252" class="t s3_252">see: </span>
<span id="tb_252" class="t s4_252">• </span><span id="tc_252" class="t s3_252">Section 11.6, “Writing Applications with Intel® SSE and SSE2.” </span>
<span id="td_252" class="t s4_252">• </span><span id="te_252" class="t s3_252">Section 11.5, “Intel® SSE, SSE2, and SSE3 Exceptions,” describes the exceptions that can be generated with </span>
<span id="tf_252" class="t s3_252">Intel SSE/SSE2/SSE3 instructions. </span>
<span id="tg_252" class="t s4_252">• </span><span id="th_252" class="t s3_252">The Intel </span>
<span id="ti_252" class="t s5_252">® </span>
<span id="tj_252" class="t s3_252">64 and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D, provides a </span>
<span id="tk_252" class="t s3_252">detailed description of these instructions. </span>
<span id="tl_252" class="t s4_252">• </span><span id="tm_252" class="t s3_252">Chapter 14, “System Programming for Instruction Set Extensions and Processor Extended States,” in the Intel </span>
<span id="tn_252" class="t s5_252">® </span>
<span id="to_252" class="t s3_252">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, gives guidelines for integrating these </span>
<span id="tp_252" class="t s3_252">extensions into an operating-system environment. </span>
<span id="tq_252" class="t s6_252">10.2 </span><span id="tr_252" class="t s6_252">INTEL® SSE PROGRAMMING ENVIRONMENT </span>
<span id="ts_252" class="t s3_252">Figure 10-1 shows the execution environment for Intel SSE. All Intel SSE instructions operate on the XMM regis- </span>
<span id="tt_252" class="t s3_252">ters, MMX registers, and/or memory as follows: </span>
<span id="tu_252" class="t s4_252">• </span><span id="tv_252" class="t s7_252">XMM registers — </span><span id="tw_252" class="t s3_252">These eight registers (see Figure 10-2 and Section 10.2.2, “XMM Registers”) are used to </span>
<span id="tx_252" class="t s3_252">operate on packed or scalar single precision floating-point data. Scalar operations are operations performed on </span>
<span id="ty_252" class="t s3_252">individual (unpacked) single precision floating-point values stored in the low doubleword of an XMM register. </span>
<span id="tz_252" class="t s3_252">XMM registers are referenced by the names XMM0 through XMM7. </span>
<span id="t10_252" class="t s4_252">• </span><span id="t11_252" class="t s7_252">MXCSR register — </span><span id="t12_252" class="t s3_252">This 32-bit register (see Figure 10-3 and Section 10.2.3, “MXCSR Control and Status </span>
<span id="t13_252" class="t s3_252">Register”) provides status and control bits used in SIMD floating-point operations. </span>
<span id="t14_252" class="t s4_252">• </span><span id="t15_252" class="t s7_252">MMX registers — </span><span id="t16_252" class="t s3_252">These eight registers (see Figure 9-2) are used to perform operations on 64-bit packed </span>
<span id="t17_252" class="t s3_252">integer data. They are also used to hold operands for some operations performed between the MMX and XMM </span>
<span id="t18_252" class="t s3_252">registers. MMX registers are referenced by the names MM0 through MM7. </span>
<span id="t19_252" class="t s4_252">• </span><span id="t1a_252" class="t s7_252">General-purpose registers — </span><span id="t1b_252" class="t s3_252">The eight general-purpose registers (see Figure 3-5) are used along with the </span>
<span id="t1c_252" class="t s3_252">existing IA-32 addressing modes to address operands in memory. (MMX and XMM registers cannot be used to </span>
<span id="t1d_252" class="t s8_252">Figure 10-1. </span><span id="t1e_252" class="t s8_252">Intel® SSE Execution Environment </span>
<span id="t1f_252" class="t s1_252">0 </span>
<span id="t1g_252" class="t s1_252">2 </span>
<span id="t1h_252" class="t s9_252">32 </span>
<span id="t1i_252" class="t s1_252">-1 </span>
<span id="t1j_252" class="t s1_252">Eight 32-Bit </span>
<span id="t1k_252" class="t s1_252">32 Bits </span><span id="t1l_252" class="t s1_252">EFLAGS Register </span>
<span id="t1m_252" class="t s1_252">Address Space </span>
<span id="t1n_252" class="t s1_252">General-Purpose </span>
<span id="t1o_252" class="t s1_252">Eight 64-Bit </span>
<span id="t1p_252" class="t s1_252">MMX Registers </span>
<span id="t1q_252" class="t s1_252">Eight 128-Bit </span>
<span id="t1r_252" class="t s1_252">XMM Registers </span>
<span id="t1s_252" class="t s1_252">32 Bits </span><span id="t1t_252" class="t s1_252">MXCSR Register </span>
<span id="t1u_252" class="t s1_252">Registers </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
