{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622040089138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622040089138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 09:41:28 2021 " "Processing started: Wed May 26 09:41:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622040089138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622040089138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectocamara -c proyectocamara --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectocamara -c proyectocamara --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622040089139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622040090162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622040090163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram " "Found entity 1: buffer_ram" {  } { { "buffer_ram.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/buffer_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622040106687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622040106687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_cam.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_cam.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_cam " "Found entity 1: driver_cam" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622040106692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622040106692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectocamara.v 1 1 " "Found 1 design units, including 1 entities, in source file proyectocamara.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyectocamara " "Found entity 1: proyectocamara" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622040106696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622040106696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colors.v 1 1 " "Found 1 design units, including 1 entities, in source file colors.v" { { "Info" "ISGN_ENTITY_NAME" "1 colors " "Found entity 1: colors" {  } { { "colors.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/colors.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622040106700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622040106700 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "driver_cam driver_cam.v(63) " "Verilog HDL Parameter Declaration warning at driver_cam.v(63): Parameter Declaration in module \"driver_cam\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1622040106701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyectocamara " "Elaborating entity \"proyectocamara\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622040106771 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X_clk proyectocamara.v(10) " "Output port \"X_clk\" at proyectocamara.v(10) has no driver" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1622040106773 "|proyectocamara"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset proyectocamara.v(11) " "Output port \"reset\" at proyectocamara.v(11) has no driver" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1622040106773 "|proyectocamara"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWDN proyectocamara.v(12) " "Output port \"PWDN\" at proyectocamara.v(12) has no driver" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1622040106773 "|proyectocamara"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_cam driver_cam:driver_cam " "Elaborating entity \"driver_cam\" for hierarchy \"driver_cam:driver_cam\"" {  } { { "proyectocamara.v" "driver_cam" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622040106775 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "driver_cam.v(29) " "Verilog HDL Conditional Statement error at driver_cam.v(29): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 29 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Design Software" 0 -1 1622040106777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 driver_cam.v(35) " "Verilog HDL assignment warning at driver_cam.v(35): truncated value with size 32 to match size of target (1)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622040106777 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 driver_cam.v(43) " "Verilog HDL assignment warning at driver_cam.v(43): truncated value with size 32 to match size of target (15)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622040106778 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 driver_cam.v(49) " "Verilog HDL assignment warning at driver_cam.v(49): truncated value with size 32 to match size of target (15)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622040106779 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr driver_cam.v(28) " "Verilog HDL Always Construct warning at driver_cam.v(28): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622040106780 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "car_stop_prev driver_cam.v(28) " "Verilog HDL Always Construct warning at driver_cam.v(28): inferring latch(es) for variable \"car_stop_prev\", which holds its previous value in one or more paths through the always construct" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622040106780 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite driver_cam.v(28) " "Verilog HDL Always Construct warning at driver_cam.v(28): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622040106780 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_pixel driver_cam.v(28) " "Verilog HDL Always Construct warning at driver_cam.v(28): inferring latch(es) for variable \"count_pixel\", which holds its previous value in one or more paths through the always construct" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622040106780 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read driver_cam.v(28) " "Verilog HDL Always Construct warning at driver_cam.v(28): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622040106780 "|proyectocamara|driver_cam:driver_cam"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_w driver_cam.v(28) " "Verilog HDL Always Construct warning at driver_cam.v(28): inferring latch(es) for variable \"data_w\", which holds its previous value in one or more paths through the always construct" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622040106780 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_w\[0\] driver_cam.v(33) " "Inferred latch for \"data_w\[0\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106783 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_w\[1\] driver_cam.v(33) " "Inferred latch for \"data_w\[1\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106783 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_w\[2\] driver_cam.v(33) " "Inferred latch for \"data_w\[2\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106783 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read driver_cam.v(33) " "Inferred latch for \"read\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106784 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_pixel driver_cam.v(33) " "Inferred latch for \"count_pixel\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106784 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite driver_cam.v(33) " "Inferred latch for \"regwrite\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106784 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "car_stop_prev driver_cam.v(33) " "Inferred latch for \"car_stop_prev\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106784 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] driver_cam.v(33) " "Inferred latch for \"addr\[0\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106784 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] driver_cam.v(33) " "Inferred latch for \"addr\[1\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106784 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] driver_cam.v(33) " "Inferred latch for \"addr\[2\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106784 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] driver_cam.v(33) " "Inferred latch for \"addr\[3\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106785 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] driver_cam.v(33) " "Inferred latch for \"addr\[4\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106785 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] driver_cam.v(33) " "Inferred latch for \"addr\[5\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106785 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] driver_cam.v(33) " "Inferred latch for \"addr\[6\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106785 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] driver_cam.v(33) " "Inferred latch for \"addr\[7\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106786 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] driver_cam.v(33) " "Inferred latch for \"addr\[8\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106786 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] driver_cam.v(33) " "Inferred latch for \"addr\[9\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106786 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] driver_cam.v(33) " "Inferred latch for \"addr\[10\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106786 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] driver_cam.v(33) " "Inferred latch for \"addr\[11\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106786 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] driver_cam.v(33) " "Inferred latch for \"addr\[12\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106786 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] driver_cam.v(33) " "Inferred latch for \"addr\[13\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106786 "|proyectocamara|driver_cam:driver_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] driver_cam.v(33) " "Inferred latch for \"addr\[14\]\" at driver_cam.v(33)" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622040106787 "|proyectocamara|driver_cam:driver_cam"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "driver_cam:driver_cam " "Can't elaborate user hierarchy \"driver_cam:driver_cam\"" {  } { { "proyectocamara.v" "driver_cam" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 37 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1622040106789 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622040106825 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 26 09:41:46 2021 " "Processing ended: Wed May 26 09:41:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622040106825 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622040106825 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622040106825 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622040106825 ""}
