$date
	Sun Oct 23 02:05:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#119807
b11 !
1"
#119810
b11 &
b11 %
1$
#119811
0"
#119814
b1010 &
b1010 %
#119818
b101 &
b101 %
#119822
b10000 &
b10000 %
#119826
b1000 &
b1000 %
#119830
b100 &
b100 %
#119834
b10 &
b10 %
#119838
b1 &
1#
b1 %
#119842
b0 &
b0 %
0#
0$
#1151140
b1000 !
1"
#1151142
b1000 &
b1000 %
1$
#1151143
0"
#1151146
b100 &
b100 %
#1151150
b10 &
b10 %
#1151154
b1 &
b1 %
1#
#1151158
b0 &
0#
b0 %
0$
#2144469
b1010 !
1"
#2144470
b1010 &
b1010 %
1$
#2144471
0"
#2144474
b101 &
b101 %
#2144478
b10000 &
b10000 %
#2144482
b1000 &
b1000 %
#2144486
b100 &
b100 %
#2144490
b10 &
b10 %
#2144494
b1 &
1#
b1 %
#2144498
b0 &
b0 %
0#
0$
#4500012
