WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 20000 cycles: 5067 cumulative IPC: 3.947 (Simulation time: 00 hr 00 min 00 sec)
Warmup complete CPU 0 instructions: 20000 cycles: 5067 cumulative IPC: 3.947 (Simulation time: 00 hr 00 min 00 sec)
Simulation finished CPU 0 instructions: 500003 cycles: 308417 cumulative IPC: 1.621 (Simulation time: 00 hr 00 min 05 sec)
Simulation complete CPU 0 instructions: 500003 cycles: 308417 cumulative IPC: 1.621 (Simulation time: 00 hr 00 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs tracer/600.perlbench_s-210B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.621 instructions: 500003 cycles: 308417
CPU 0 Branch Prediction Accuracy: 96.58% MPKI: 5.308 Average ROB Occupancy at Mispredict: 68.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.14
BRANCH_INDIRECT: 0.048
BRANCH_CONDITIONAL: 4.86
BRANCH_DIRECT_CALL: 0.074
BRANCH_INDIRECT_CALL: 0.076
BRANCH_RETURN: 0.112

LLC TOTAL        ACCESS:       1093 HIT:          0 MISS:       1093
LLC LOAD         ACCESS:        878 HIT:          0 MISS:        878
LLC RFO          ACCESS:         31 HIT:          0 MISS:         31
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        184 HIT:          0 MISS:        184
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 163.5 cycles
cpu0_DTLB TOTAL        ACCESS:     117510 HIT:     116696 MISS:        814
cpu0_DTLB LOAD         ACCESS:     117510 HIT:     116696 MISS:        814
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 93.02 cycles
cpu0_ITLB TOTAL        ACCESS:       2913 HIT:       2848 MISS:         65
cpu0_ITLB LOAD         ACCESS:       2913 HIT:       2848 MISS:         65
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 194 cycles
cpu0_L1D TOTAL        ACCESS:     169033 HIT:     167554 MISS:       1479
cpu0_L1D LOAD         ACCESS:      67655 HIT:      66540 MISS:       1115
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     101151 HIT:     100973 MISS:        178
cpu0_L1D TRANSLATION  ACCESS:        227 HIT:         41 MISS:        186
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 101.7 cycles
cpu0_L1I TOTAL        ACCESS:       3268 HIT:       2834 MISS:        434
cpu0_L1I LOAD         ACCESS:       3268 HIT:       2834 MISS:        434
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 135.2 cycles
cpu0_L2C TOTAL        ACCESS:       1178 HIT:         85 MISS:       1093
cpu0_L2C LOAD         ACCESS:        944 HIT:         66 MISS:        878
cpu0_L2C RFO          ACCESS:         36 HIT:          5 MISS:         31
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:         12 HIT:         12 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        186 HIT:          2 MISS:        184
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 184.5 cycles
cpu0_STLB TOTAL        ACCESS:        541 HIT:        368 MISS:        173
cpu0_STLB LOAD         ACCESS:        541 HIT:        368 MISS:        173
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 517.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        303
  ROW_BUFFER_MISS:        790
 AVG DBUS CONGESTED CYCLE: 3.866
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 20002 cycles: 5045 cumulative IPC: 3.965 (Simulation time: 00 hr 00 min 00 sec)
Warmup complete CPU 0 instructions: 20002 cycles: 5045 cumulative IPC: 3.965 (Simulation time: 00 hr 00 min 00 sec)
Simulation finished CPU 0 instructions: 500004 cycles: 299627 cumulative IPC: 1.669 (Simulation time: 00 hr 00 min 05 sec)
Simulation complete CPU 0 instructions: 500004 cycles: 299627 cumulative IPC: 1.669 (Simulation time: 00 hr 00 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs tracer/482.sphinx3-1100B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.669 instructions: 500004 cycles: 299627
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.066 Average ROB Occupancy at Mispredict: 96.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.056
BRANCH_DIRECT_CALL: 0.004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.004

LLC TOTAL        ACCESS:       6545 HIT:          0 MISS:       6545
LLC LOAD         ACCESS:       6326 HIT:          0 MISS:       6326
LLC RFO          ACCESS:        204 HIT:          0 MISS:        204
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         15 HIT:          0 MISS:         15
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 169.2 cycles
cpu0_DTLB TOTAL        ACCESS:      94016 HIT:      93190 MISS:        826
cpu0_DTLB LOAD         ACCESS:      94016 HIT:      93190 MISS:        826
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.69 cycles
cpu0_ITLB TOTAL        ACCESS:         13 HIT:         11 MISS:          2
cpu0_ITLB LOAD         ACCESS:         13 HIT:         11 MISS:          2
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 413 cycles
cpu0_L1D TOTAL        ACCESS:     118275 HIT:      44161 MISS:      74114
cpu0_L1D LOAD         ACCESS:     114876 HIT:      41578 MISS:      73298
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       3280 HIT:       2480 MISS:        800
cpu0_L1D TRANSLATION  ACCESS:        119 HIT:        103 MISS:         16
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.08 cycles
cpu0_L1I TOTAL        ACCESS:         14 HIT:          4 MISS:         10
cpu0_L1I LOAD         ACCESS:         14 HIT:          4 MISS:         10
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 126.5 cycles
cpu0_L2C TOTAL        ACCESS:       6740 HIT:        194 MISS:       6546
cpu0_L2C LOAD         ACCESS:       6327 HIT:          0 MISS:       6327
cpu0_L2C RFO          ACCESS:        204 HIT:          0 MISS:        204
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        194 HIT:        194 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         15 HIT:          0 MISS:         15
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 190.2 cycles
cpu0_STLB TOTAL        ACCESS:        114 HIT:          0 MISS:        114
cpu0_STLB LOAD         ACCESS:        114 HIT:          0 MISS:        114
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 242.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5064
  ROW_BUFFER_MISS:       1477
 AVG DBUS CONGESTED CYCLE: 3.862
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 20000 cycles: 5054 cumulative IPC: 3.957 (Simulation time: 00 hr 00 min 00 sec)
Warmup complete CPU 0 instructions: 20000 cycles: 5054 cumulative IPC: 3.957 (Simulation time: 00 hr 00 min 00 sec)
Simulation finished CPU 0 instructions: 500004 cycles: 413007 cumulative IPC: 1.211 (Simulation time: 00 hr 00 min 06 sec)
Simulation complete CPU 0 instructions: 500004 cycles: 413007 cumulative IPC: 1.211 (Simulation time: 00 hr 00 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs tracer/458.sjeng-1088B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.211 instructions: 500004 cycles: 413007
CPU 0 Branch Prediction Accuracy: 89.15% MPKI: 24.05 Average ROB Occupancy at Mispredict: 17.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.062
BRANCH_INDIRECT: 1.31
BRANCH_CONDITIONAL: 22.2
BRANCH_DIRECT_CALL: 0.036
BRANCH_INDIRECT_CALL: 0.318
BRANCH_RETURN: 0.16

LLC TOTAL        ACCESS:        697 HIT:          0 MISS:        697
LLC LOAD         ACCESS:        353 HIT:          0 MISS:        353
LLC RFO          ACCESS:        128 HIT:          0 MISS:        128
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        216 HIT:          0 MISS:        216
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 159.4 cycles
cpu0_DTLB TOTAL        ACCESS:     115461 HIT:     114054 MISS:       1407
cpu0_DTLB LOAD         ACCESS:     115461 HIT:     114054 MISS:       1407
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 71.4 cycles
cpu0_ITLB TOTAL        ACCESS:      22927 HIT:      22925 MISS:          2
cpu0_ITLB LOAD         ACCESS:      22927 HIT:      22925 MISS:          2
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 262.5 cycles
cpu0_L1D TOTAL        ACCESS:     144433 HIT:     143201 MISS:       1232
cpu0_L1D LOAD         ACCESS:     104300 HIT:     103904 MISS:        396
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      39894 HIT:      39277 MISS:        617
cpu0_L1D TRANSLATION  ACCESS:        239 HIT:         20 MISS:        219
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 94.62 cycles
cpu0_L1I TOTAL        ACCESS:      26949 HIT:      26868 MISS:         81
cpu0_L1I LOAD         ACCESS:      26949 HIT:      26868 MISS:         81
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 165.1 cycles
cpu0_L2C TOTAL        ACCESS:        785 HIT:         88 MISS:        697
cpu0_L2C LOAD         ACCESS:        362 HIT:          9 MISS:        353
cpu0_L2C RFO          ACCESS:        140 HIT:         12 MISS:        128
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:         64 HIT:         64 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        219 HIT:          3 MISS:        216
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 180.4 cycles
cpu0_STLB TOTAL        ACCESS:       1076 HIT:        869 MISS:        207
cpu0_STLB LOAD         ACCESS:       1076 HIT:        869 MISS:        207
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 456 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        109
  ROW_BUFFER_MISS:        588
 AVG DBUS CONGESTED CYCLE: 3.805
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 20001 cycles: 5478 cumulative IPC: 3.651 (Simulation time: 00 hr 00 min 00 sec)
Warmup complete CPU 0 instructions: 20001 cycles: 5478 cumulative IPC: 3.651 (Simulation time: 00 hr 00 min 00 sec)
Simulation finished CPU 0 instructions: 500004 cycles: 432992 cumulative IPC: 1.155 (Simulation time: 00 hr 00 min 06 sec)
Simulation complete CPU 0 instructions: 500004 cycles: 432992 cumulative IPC: 1.155 (Simulation time: 00 hr 00 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs tracer/462.libquantum-1343B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 500004 cycles: 432992
CPU 0 Branch Prediction Accuracy: 96.78% MPKI: 5.79 Average ROB Occupancy at Mispredict: 66.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.79
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      12069 HIT:        846 MISS:      11223
LLC LOAD         ACCESS:      11223 HIT:          0 MISS:      11223
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        846 HIT:        846 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 65.03 cycles
cpu0_DTLB TOTAL        ACCESS:     122641 HIT:     120614 MISS:       2027
cpu0_DTLB LOAD         ACCESS:     122641 HIT:     120614 MISS:       2027
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.85 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     125045 HIT:      84543 MISS:      40502
cpu0_L1D LOAD         ACCESS:     121748 HIT:      81246 MISS:      40502
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       3122 HIT:       3122 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:        175 HIT:        175 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.87 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      13502 HIT:       2279 MISS:      11223
cpu0_L2C LOAD         ACCESS:      11223 HIT:          0 MISS:      11223
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2279 HIT:       2279 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 86.03 cycles
cpu0_STLB TOTAL        ACCESS:        175 HIT:          0 MISS:        175
cpu0_STLB LOAD         ACCESS:        175 HIT:          0 MISS:        175
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 206 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11127
  ROW_BUFFER_MISS:         96
 AVG DBUS CONGESTED CYCLE: 3.925
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
