<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="./isim.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="4" />
   <wvobject fp_name="group26" type="group">
      <obj_property name="label">TESTBENCH</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/any_fail" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">any_fail</obj_property>
         <obj_property name="ObjectShortName">any_fail</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/clk_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk_tb</obj_property>
         <obj_property name="ObjectShortName">clk_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/letter" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">letter[7:0]</obj_property>
         <obj_property name="ObjectShortName">letter[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/read_word" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">read_word[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_word[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/reset_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset_tb</obj_property>
         <obj_property name="ObjectShortName">reset_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/reset_tb_uart" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset_tb_uart</obj_property>
         <obj_property name="ObjectShortName">reset_tb_uart</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/rx_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rx_pad</obj_property>
         <obj_property name="ObjectShortName">rx_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/sim_pass" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">sim_pass</obj_property>
         <obj_property name="ObjectShortName">sim_pass</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/sim_timeout" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">sim_timeout</obj_property>
         <obj_property name="ObjectShortName">sim_timeout</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/thread_fail" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">thread_fail</obj_property>
         <obj_property name="ObjectShortName">thread_fail</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/thread_pass" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">thread_pass</obj_property>
         <obj_property name="ObjectShortName">thread_pass</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/timeout_count" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">timeout_count[31:0]</obj_property>
         <obj_property name="ObjectShortName">timeout_count[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/timeout_threshold" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">timeout_threshold[31:0]</obj_property>
         <obj_property name="ObjectShortName">timeout_threshold[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/tx_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tx_pad</obj_property>
         <obj_property name="ObjectShortName">tx_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_ack" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_ack</obj_property>
         <obj_property name="ObjectShortName">uart_ack</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_adr" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_adr[31:0]</obj_property>
         <obj_property name="ObjectShortName">uart_adr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_cyc" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_cyc</obj_property>
         <obj_property name="ObjectShortName">uart_cyc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_dat_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_dat_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">uart_dat_i[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_dat_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_dat_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">uart_dat_o[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_int" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_int</obj_property>
         <obj_property name="ObjectShortName">uart_int</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_rx_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_tb</obj_property>
         <obj_property name="ObjectShortName">uart_rx_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_sel" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">uart_sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_stb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_stb</obj_property>
         <obj_property name="ObjectShortName">uart_stb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_tx_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_tb</obj_property>
         <obj_property name="ObjectShortName">uart_tx_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_we" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_we</obj_property>
         <obj_property name="ObjectShortName">uart_we</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group72" type="group">
      <obj_property name="label">TB UART RECEIVER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/uart/regs/receiver/clk" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/wb_rst_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_rst_i</obj_property>
         <obj_property name="ObjectShortName">wb_rst_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/lcr" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">lcr[7:0]</obj_property>
         <obj_property name="ObjectShortName">lcr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_pop" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rf_pop</obj_property>
         <obj_property name="ObjectShortName">rf_pop</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/srx_pad_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">srx_pad_i</obj_property>
         <obj_property name="ObjectShortName">srx_pad_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/enable" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">enable</obj_property>
         <obj_property name="ObjectShortName">enable</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rx_reset" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rx_reset</obj_property>
         <obj_property name="ObjectShortName">rx_reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/lsr_mask" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">lsr_mask</obj_property>
         <obj_property name="ObjectShortName">lsr_mask</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_count" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rf_count[4:0]</obj_property>
         <obj_property name="ObjectShortName">rf_count[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_data_out" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rf_data_out[10:0]</obj_property>
         <obj_property name="ObjectShortName">rf_data_out[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_overrun" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rf_overrun</obj_property>
         <obj_property name="ObjectShortName">rf_overrun</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_error_bit" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rf_error_bit</obj_property>
         <obj_property name="ObjectShortName">rf_error_bit</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_push_pulse" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rf_push_pulse</obj_property>
         <obj_property name="ObjectShortName">rf_push_pulse</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/break_error" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">break_error</obj_property>
         <obj_property name="ObjectShortName">break_error</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rcounter16_eq_7" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rcounter16_eq_7</obj_property>
         <obj_property name="ObjectShortName">rcounter16_eq_7</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rcounter16_eq_0" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rcounter16_eq_0</obj_property>
         <obj_property name="ObjectShortName">rcounter16_eq_0</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rcounter16_eq_1" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rcounter16_eq_1</obj_property>
         <obj_property name="ObjectShortName">rcounter16_eq_1</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rcounter16_minus_1" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rcounter16_minus_1[3:0]</obj_property>
         <obj_property name="ObjectShortName">rcounter16_minus_1[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/brc_value" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">brc_value[7:0]</obj_property>
         <obj_property name="ObjectShortName">brc_value[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/counter_t" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">counter_t[9:0]</obj_property>
         <obj_property name="ObjectShortName">counter_t[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rstate" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rstate[3:0]</obj_property>
         <obj_property name="ObjectShortName">rstate[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rcounter16" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rcounter16[3:0]</obj_property>
         <obj_property name="ObjectShortName">rcounter16[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rbit_counter" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rbit_counter[2:0]</obj_property>
         <obj_property name="ObjectShortName">rbit_counter[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rshift" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rshift[7:0]</obj_property>
         <obj_property name="ObjectShortName">rshift[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rparity" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rparity</obj_property>
         <obj_property name="ObjectShortName">rparity</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rparity_error" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rparity_error</obj_property>
         <obj_property name="ObjectShortName">rparity_error</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rframing_error" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rframing_error</obj_property>
         <obj_property name="ObjectShortName">rframing_error</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rbit_in" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rbit_in</obj_property>
         <obj_property name="ObjectShortName">rbit_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rparity_xor" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rparity_xor</obj_property>
         <obj_property name="ObjectShortName">rparity_xor</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/counter_b" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">counter_b[7:0]</obj_property>
         <obj_property name="ObjectShortName">counter_b[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_push_q" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rf_push_q</obj_property>
         <obj_property name="ObjectShortName">rf_push_q</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_data_in" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">rf_data_in[10:0]</obj_property>
         <obj_property name="ObjectShortName">rf_data_in[10:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/rf_push" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rf_push</obj_property>
         <obj_property name="ObjectShortName">rf_push</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/toc_value" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">toc_value[9:0]</obj_property>
         <obj_property name="ObjectShortName">toc_value[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_idle" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_idle[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_idle[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_rec_start" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_rec_start[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_rec_start[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_rec_bit" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_rec_bit[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_rec_bit[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_rec_parity" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_rec_parity[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_rec_parity[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_rec_stop" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_rec_stop[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_rec_stop[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_check_parity" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_check_parity[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_check_parity[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_rec_prepare" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_rec_prepare[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_rec_prepare[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_end_bit" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_end_bit[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_end_bit[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_ca_lc_parity" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_ca_lc_parity[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_ca_lc_parity[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_wait1" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_wait1[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_wait1[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/receiver/sr_push" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sr_push[3:0]</obj_property>
         <obj_property name="ObjectShortName">sr_push[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group104" type="group">
      <obj_property name="label">DUT</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/dut/clk_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk_i</obj_property>
         <obj_property name="ObjectShortName">clk_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/clk_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk_pad</obj_property>
         <obj_property name="ObjectShortName">clk_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_addr_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_addr_o[7:0]</obj_property>
         <obj_property name="ObjectShortName">cpu_addr_o[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_data_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_data_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">cpu_data_i[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_data_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_data_o[7:0]</obj_property>
         <obj_property name="ObjectShortName">cpu_data_o[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_int_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_int_i</obj_property>
         <obj_property name="ObjectShortName">cpu_int_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_inta_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_inta_o</obj_property>
         <obj_property name="ObjectShortName">cpu_inta_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_rd_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_rd_o</obj_property>
         <obj_property name="ObjectShortName">cpu_rd_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_wr_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_wr_o</obj_property>
         <obj_property name="ObjectShortName">cpu_wr_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/int_clear" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_clear[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_clear[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/int_mask" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_mask[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_mask[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/int_src" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_src[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_src[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/interrupts" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">interrupts[7:0]</obj_property>
         <obj_property name="ObjectShortName">interrupts[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/locked" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">locked</obj_property>
         <obj_property name="ObjectShortName">locked</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/rst_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rst_i</obj_property>
         <obj_property name="ObjectShortName">rst_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/rst_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rst_pad</obj_property>
         <obj_property name="ObjectShortName">rst_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/rx_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rx_pad</obj_property>
         <obj_property name="ObjectShortName">rx_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/tx_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tx_pad</obj_property>
         <obj_property name="ObjectShortName">tx_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_baud_control" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_baud_control[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_baud_control[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_baud_count" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_baud_count[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_baud_count[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_baud_status" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_baud_status[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_baud_status[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_fifo_status" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_fifo_status[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_fifo_status[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_rx_data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_rx_int" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_int</obj_property>
         <obj_property name="ObjectShortName">uart_rx_int</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_rx_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_pad</obj_property>
         <obj_property name="ObjectShortName">uart_rx_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_rx_read" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_read</obj_property>
         <obj_property name="ObjectShortName">uart_rx_read</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_control" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_control[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_tx_control[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_int" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_int</obj_property>
         <obj_property name="ObjectShortName">uart_tx_int</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_pad</obj_property>
         <obj_property name="ObjectShortName">uart_tx_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_write" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_write</obj_property>
         <obj_property name="ObjectShortName">uart_tx_write</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group116" type="group">
      <obj_property name="label">DUT UART TX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/buffer_full" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">buffer_full</obj_property>
         <obj_property name="ObjectShortName">buffer_full</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/buffer_half_full" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">buffer_half_full</obj_property>
         <obj_property name="ObjectShortName">buffer_half_full</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/clk" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/data_in" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">data_in[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/en_16_x_baud" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">en_16_x_baud</obj_property>
         <obj_property name="ObjectShortName">en_16_x_baud</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/fifo_data_out" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">fifo_data_out[7:0]</obj_property>
         <obj_property name="ObjectShortName">fifo_data_out[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/fifo_data_present" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">fifo_data_present</obj_property>
         <obj_property name="ObjectShortName">fifo_data_present</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/fifo_read" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">fifo_read</obj_property>
         <obj_property name="ObjectShortName">fifo_read</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/reset_buffer" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset_buffer</obj_property>
         <obj_property name="ObjectShortName">reset_buffer</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/serial_out" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">serial_out</obj_property>
         <obj_property name="ObjectShortName">serial_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/tx/write_buffer" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">write_buffer</obj_property>
         <obj_property name="ObjectShortName">write_buffer</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
