Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Tue Dec 03 18:51:23 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n dcfifo_rmiitx_4096x2 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 4096 -width 2 -rwidth 2 -regout -reset_rel SYNC -pe -1 -pf -1 
    Circuit name     : dcfifo_rmiitx_4096x2
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[1:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[1:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : dcfifo_rmiitx_4096x2.edn
    Verilog output   : dcfifo_rmiitx_4096x2.v
    Verilog template : dcfifo_rmiitx_4096x2_tmpl.v
    Verilog testbench: tb_dcfifo_rmiitx_4096x2_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : dcfifo_rmiitx_4096x2.srp
    Estimated Resource Usage:
            LUT : 129
            EBR : 1
            Reg : 132

END   SCUBA Module Synthesis

File: dcfifo_rmiitx_4096x2.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


