{"Source Block": ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@194:214@HdlStmFor", "\n  // instantiations\n\n  genvar i;\n  generate\n  for (i = 0; i < 6; i = i + 1) begin: g_rx_data\n  axi_ad9361_serdes_in i_rx_data (\n    .data_in_export (rx_data_in_p[i]),\n    .clk_export (alt_lvds_clk),\n    .loaden_export (alt_lvds_loaden),\n    .div_clk_export (clk),\n    .hs_phase_export (alt_lvds_phase),\n    .locked_export (rx_data_locked_s[i]),\n    .data_s_export (rx_data_s[((i*4)+3):(i*4)]),\n    .delay_locked_export (rx_delay_locked_s[i]));\n  end\n  endgenerate\n\n  axi_ad9361_serdes_in i_rx_frame (\n    .data_in_export (rx_frame_in_p),\n    .clk_export (alt_lvds_clk),\n"], "Clone Blocks": [["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@218:235", "    .locked_export (rx_data_locked_s[6]),\n    .data_s_export (rx_data_s[27:24]),\n    .delay_locked_export (rx_delay_locked_s[6]));\n\n  generate\n  for (i = 0; i < 6; i = i + 1) begin: g_tx_data\n  axi_ad9361_serdes_out i_tx_data (\n    .data_out_export (tx_data_out_p[i]),\n    .clk_export (alt_lvds_clk),\n    .loaden_export (alt_lvds_loaden),\n    .div_clk_export (clk),\n    .data_s_export (tx_data_s[((i*4)+3):(i*4)]));\n  end\n  endgenerate\n\n  axi_ad9361_serdes_out i_tx_frame (\n    .data_out_export (tx_frame_out_p),\n    .clk_export (alt_lvds_clk),\n"]], "Diff Content": {"Delete": [[202, "    .clk_export (alt_lvds_clk),\n"], [203, "    .loaden_export (alt_lvds_loaden),\n"], [205, "    .hs_phase_export (alt_lvds_phase),\n"]], "Add": [[203, "    .clk_export (lvds_clk),\n"], [203, "    .loaden_export (lvds_loaden),\n"], [205, "    .hs_phase_export (lvds_phase),\n"]]}}