Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu May 07 14:07:08 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/matrixmul_timing_routed.rpt
| Design            : matrixmul
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.403        0.000                      0                  106        0.180        0.000                      0                  106        3.475        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.403        0.000                      0                  106        0.180        0.000                      0                  106        3.475        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 3.715ns (48.891%)  route 3.884ns (51.109%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.680     1.680    ap_clk
    SLICE_X15Y48                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     2.136 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, routed)          1.097     3.233    b_load_reg_333[3]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.357 r  res_load_reg_97[11]_i_43/O
                         net (fo=1, routed)           0.718     4.075    n_2_res_load_reg_97[11]_i_43
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.199 r  res_load_reg_97[11]_i_31/O
                         net (fo=1, routed)           0.000     4.199    n_2_res_load_reg_97[11]_i_31
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.777 r  res_load_reg_97_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.804     5.580    n_7_res_load_reg_97_reg[11]_i_16
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.326     5.906 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, routed)           0.645     6.552    n_2_res_load_reg_97[11]_i_10
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.332     6.884 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, routed)           0.000     6.884    n_2_res_load_reg_97[11]_i_14
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.416 r  res_load_reg_97_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.416    n_2_res_load_reg_97_reg[11]_i_2
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  res_load_reg_97_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.620     8.370    tmp_7_fu_266_p2[12]
    SLICE_X14Y48         LUT2 (Prop_lut2_I0_O)        0.303     8.673 r  res_load_reg_97[15]_i_7/O
                         net (fo=1, routed)           0.000     8.673    n_2_res_load_reg_97[15]_i_7
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.279 r  res_load_reg_97_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.279    n_6_res_load_reg_97_reg[15]_i_2
    SLICE_X14Y48         FDRE                                         r  res_load_reg_97_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.505     9.505    ap_clk
    SLICE_X14Y48                                                      r  res_load_reg_97_reg[15]/C
                         clock pessimism              0.150     9.655    
                         clock uncertainty           -0.035     9.620    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.062     9.682    res_load_reg_97_reg[15]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_1_reg_281_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_reg_75_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.561     0.561    ap_clk
    SLICE_X12Y54                                                      r  i_1_reg_281_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  i_1_reg_281_reg[1]/Q
                         net (fo=2, routed)           0.071     0.780    i_1_reg_281[1]
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.098     0.878 r  i_reg_75[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    n_2_i_reg_75[1]_i_1
    SLICE_X12Y54         FDRE                                         r  i_reg_75_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           0.830     0.830    ap_clk
    SLICE_X12Y54                                                      r  i_reg_75_reg[1]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.121     0.698    i_reg_75_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin                      
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X17Y46  a_load_reg_328_reg[0]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y46  a_load_reg_328_reg[0]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X17Y46  a_load_reg_328_reg[0]/C  



