makedir:  ./experiment/Affine2_DIFOnly_l1Float0.1_1250epo
makedir:  ./experiment/Affine2_DIFOnly_l1Float0.1_1250epo/dec
Initializing with device: cuda ,seed: 14589521019421467395
dataset: half , batch size: 4
Cache img start!!
cache scene  t29  image...
cache scene  t49  image...
cache scene  t36  image...
cache scene  t86  image...
cache scene  t81  image...
cache scene  t63  image...
cache scene  t73  image...
cache scene  t19  image...
cache scene  t85  image...
cache scene  t21  image...
cache scene  t91  image...
cache scene  t67  image...
cache scene  t32  image...
cache scene  t83  image...
cache scene  t47  image...
cache scene  t65  image...
cache scene  t27  image...
cache scene  t61  image...
cache scene  t43  image...
cache scene  t51  image...
cache scene  t13  image...
cache scene  t88  image...
cache scene  t34  image...
cache scene  t59  image...
cache scene  t23  image...
cache scene  t69  image...
cache scene  t57  image...
cache scene  t79  image...
cache scene  t25  image...
cache scene  t11  image...
cache scene  t75  image...
cache scene  t1  image...
cache scene  t95  image...
cache scene  t77  image...
cache scene  t9  image...
cache scene  t71  image...
cache scene  t7  image...
cache scene  t53  image...
cache scene  t45  image...
cache scene  t92  image...
cache scene  t55  image...
cache scene  t15  image...
cache scene  t38  image...
cache scene  t17  image...
cache scene  t5  image...
cache scene  t40  image...
cache scene  t2  image...
cache scene  t30  image...
Cache img finish!!
Cache img start!!
cache scene  t26  image...
cache scene  t68  image...
cache scene  t78  image...
cache scene  t60  image...
cache scene  t10  image...
cache scene  t50  image...
cache scene  t54  image...
cache scene  t14  image...
cache scene  t62  image...
cache scene  t80  image...
cache scene  t94  image...
cache scene  t48  image...
cache scene  t41  image...
cache scene  t76  image...
cache scene  t37  image...
cache scene  t6  image...
cache scene  t20  image...
cache scene  t4  image...
cache scene  t58  image...
cache scene  t18  image...
cache scene  t93  image...
cache scene  t82  image...
cache scene  t46  image...
cache scene  t42  image...
cache scene  t12  image...
cache scene  t28  image...
cache scene  t44  image...
cache scene  t64  image...
cache scene  t70  image...
cache scene  t89  image...
cache scene  t31  image...
cache scene  t52  image...
cache scene  t3  image...
cache scene  t84  image...
cache scene  t22  image...
cache scene  t87  image...
cache scene  t72  image...
cache scene  t96  image...
cache scene  t16  image...
cache scene  t8  image...
cache scene  t74  image...
cache scene  t35  image...
cache scene  t24  image...
cache scene  t39  image...
cache scene  t90  image...
cache scene  t33  image...
cache scene  t66  image...
cache scene  t56  image...
Cache img finish!!
mode: decrease img_num: 7 img_set: 4 img_size: (256, 256)
normal model
Resize_conv upsample mode:  bicubic
Resize_conv upsample mode:  bicubic
Resize_conv upsample mode:  bicubic
model_name: affine2_pad pretrain: vgg mlp_num: 3 decoder: mult_resizeUp activation: leaky_relu
  0%|                                                                                                               | 0/1250 [00:00<?, ?it/s]/home/skchen/anaconda3/envs/liif_newTorch/lib/python3.6/site-packages/torch/nn/functional.py:3635: UserWarning: Default upsampling behavior when mode=bicubic is changed to align_corners=False since 0.4.0. Please specify align_corners=True if the old behavior is desired. See the documentation of nn.Upsample for details.
  "See the documentation of nn.Upsample for details.".format(mode)


  0%|â–                                                                                                    | 3/1250 [00:45<5:16:44, 15.24s/it]
Traceback (most recent call last):
  File "train_warmupLoss.py", line 304, in <module>
    loss_record_train["train_loss"] += loss_train.item()
KeyboardInterrupt