# Copyright (c) 2022-2023, NVIDIA CORPORATION. All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
#  * Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
#  * Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in the
#    documentation and/or other materials provided with the distribution.
#  * Neither the name of NVIDIA CORPORATION nor the names of its
#    contributors may be used to endorse or promote products derived
#    from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
# EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
# CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
# OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

# p3740-0002+p3701-0002.conf: configuration for "P3701 + P3740-B00"
# (Hope MGX Devkit)

# Sourced by bash script.
# Disable unused variable check. Most of these variables are used in an outer
# script that sources this file.

source "${LDK_DIR}/p3701.conf.common";

# update_flash_args:
# Process emc_opt_disable fuse and select right params.
# Also selects correct collateral for Jango SKU8, DRAM ECC CVB
update_flash_args()
{
	local emcfuse_bin="${1}";

	if [ ${EMC_OPT_DISABLE_FUSE_OVERRIDE} -eq 0 ]; then
		return;
	fi

	emc_opt_disable_fuse=`xxd -ps "${emcfuse_bin}" | xxd -p -r | grep "OptEmcDisable" | awk '{print $2}' | sed 's/.*\(.\)/\1/'`;
	# OptEmcDisable = 0xc
	if [ "${emc_opt_disable_fuse}" = "c" ]; then
		EMMC_BCT="tegra234-p3701-0002-p3740-0002-ta970sa-sdram.dts";
	fi

	if [ "${board_sku}" = "0008" ]; then
		BADPAGEFILE="bootloader/badpage.bin";
		BPFDTB_FILE="tegra234-bpmp-3701-0008-3740-0002-c00.dtb";
		EMMC_CFG=flash_t234_qspi_sdmmc_industrial.xml;
		FSIFWFILE="bootloader/fsi-fw.bin";
		MISC_CONFIG="tegra234-mb1-bct-misc-p3701-0008-p3740-0002.dts";
	fi
}

# set ODMDATA to correspond with UPHY configuration
ODMDATA="gbe-uphy-config-6,hsio-uphy-config-0,nvhs-uphy-config-0";
OVERLAY_DTB_FILE="tegra234-p3737-audio-codec-rt5658-40pin.dtbo";

BOOTPARTSIZE=8388608;
EMMCSIZE=31276924928;
DTB_FILE="tegra234-p3701-0002-p3740-0002.dtb";
BPFDTB_FILE="tegra234-bpmp-3701-0002-3740-0002.dtb";
TBCDTB_FILE="tegra234-p3701-0002-p3740-0002.dtb";
EMMC_BCT="tegra234-p3701-0002-p3740-0002-ta990sa-sdram.dts";
EMMC_CFG=flash_t234_qspi_sdmmc.xml;

MISC_CONFIG="tegra234-mb1-bct-misc-p3701-0002-p3740-0002.dts";
DEV_PARAMS="tegra234-br-bct-p3701-0002-p3740-0002.dts"

# Booting from chain B
DEV_PARAMS_B="tegra234-br-bct_b-p3701-0002-p3740-0002.dts";
SCR_CONFIG="tegra234-mb2-bct-firewall-si-p3701-0002-p3740-0002.dts";
PINMUX_CONFIG="tegra234-mb1-bct-pinmux-p3701-0002-p3740-0002.dtsi";
PMIC_CONFIG="tegra234-mb1-bct-pmic-p3701-0002-p3740-0002.dts";
PMC_CONFIG="tegra234-mb1-bct-padvoltage-p3701-0002-p3740-0002.dtsi";
BOOTROM_CONFIG="tegra234-mb1-bct-reset-p3701-0002-p3740-0002.dts";
MB2_BCT="tegra234-mb2-bct-misc-p3701-0002-p3740-0002.dts";
DEVICEPROD_CONFIG="tegra234-mb1-bct-cprod-p3701-0002-p3740-0002.dts";
PROD_CONFIG="tegra234-mb1-bct-prod-p3701-0002-p3740-0002.dts";
DEVICE_CONFIG="tegra234-mb1-bct-device-p3701-0002-p3740-0002.dts";
GPIOINT_CONFIG="tegra234-mb1-bct-gpioint-p3701-0002-p3740-0002.dts";
BPFFILE="bootloader/bpmp_t234-TA990SA-A1_dev.bin";
