

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_5_x0'
================================================================
* Date:           Fri Jul 15 00:32:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
    +---------+---------+-----------+----------+-------+-------+---------+
    |    18969|    75705|  63.224 us|  0.252 ms|  18969|  75705|     none|
    +---------+---------+-----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |                                          |  Latency (cycles) |   Iteration  |  Initiation Interval  |  Trip |          |
        |                 Loop Name                |   min   |   max   |    Latency   |  achieved |   target  | Count | Pipelined|
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L2_out_5_x0_loop_1           |    18968|    75704|  4742 ~ 18926|          -|          -|      4|        no|
        | + D_drain_IO_L2_out_5_x0_loop_2          |     4740|    18924|    790 ~ 3154|          -|          -|      6|        no|
        |  ++ D_drain_IO_L2_out_5_x0_loop_3        |      788|     3152|           394|          -|          -|  2 ~ 8|        no|
        |   +++ D_drain_IO_L2_out_5_x0_loop_4      |      392|      392|            98|          -|          -|      4|        no|
        |    ++++ D_drain_IO_L2_out_5_x0_loop_5    |       96|       96|             6|          -|          -|     16|        no|
        |     +++++ D_drain_IO_L2_out_5_x0_loop_6  |        4|        4|             2|          -|          -|      2|        no|
        |   +++ D_drain_IO_L2_out_5_x0_loop_7      |      392|      392|            98|          -|          -|      4|        no|
        |    ++++ D_drain_IO_L2_out_5_x0_loop_8    |       96|       96|             6|          -|          -|     16|        no|
        |     +++++ D_drain_IO_L2_out_5_x0_loop_9  |        4|        4|             2|          -|          -|      2|        no|
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      203|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      196|     -|
|Register             |        -|      -|       72|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       72|      399|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_742_fu_225_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln691_743_fu_286_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln691_744_fu_274_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln691_745_fu_328_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln691_746_fu_340_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln691_747_fu_304_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln691_748_fu_316_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_213_p2        |         +|   0|  0|  10|           3|           1|
    |c3_6_fu_298_p2             |         +|   0|  0|  12|           4|           1|
    |add_i_i100_cast_fu_245_p2  |         -|   0|  0|  13|           6|           6|
    |icmp_ln11630_fu_268_p2     |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln886_fu_263_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_598_fu_231_p2   |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_599_fu_292_p2   |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_600_fu_280_p2   |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_601_fu_334_p2   |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_602_fu_310_p2   |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_603_fu_346_p2   |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_604_fu_322_p2   |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_219_p2       |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_block_state11           |        or|   0|  0|   2|           1|           1|
    |ap_block_state8            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 203|          75|          60|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         12|    1|         12|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_113                                    |   9|          2|    3|          6|
    |c1_V_reg_124                                    |   9|          2|    3|          6|
    |c3_reg_135                                      |   9|          2|    4|          8|
    |c4_V_4_reg_147                                  |   9|          2|    3|          6|
    |c4_V_reg_158                                    |   9|          2|    3|          6|
    |c5_V_4_reg_169                                  |   9|          2|    5|         10|
    |c5_V_reg_191                                    |   9|          2|    5|         10|
    |c6_V_68_reg_180                                 |   9|          2|    2|          4|
    |c6_V_reg_202                                    |   9|          2|    2|          4|
    |fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L2_out_5_x0210_blk_n    |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L2_out_5_x0210_din      |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L2_out_6_x0211_blk_n    |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 196|         41|  163|        464|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_i_i100_cast_reg_368  |   3|   0|    6|          3|
    |add_ln691_742_reg_360    |   3|   0|    3|          0|
    |add_ln691_743_reg_391    |   3|   0|    3|          0|
    |add_ln691_744_reg_383    |   3|   0|    3|          0|
    |add_ln691_745_reg_420    |   5|   0|    5|          0|
    |add_ln691_746_reg_428    |   2|   0|    2|          0|
    |add_ln691_747_reg_404    |   5|   0|    5|          0|
    |add_ln691_748_reg_412    |   2|   0|    2|          0|
    |add_ln691_reg_352        |   3|   0|    3|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |c0_V_reg_113             |   3|   0|    3|          0|
    |c1_V_reg_124             |   3|   0|    3|          0|
    |c3_reg_135               |   4|   0|    4|          0|
    |c4_V_4_reg_147           |   3|   0|    3|          0|
    |c4_V_reg_158             |   3|   0|    3|          0|
    |c5_V_4_reg_169           |   5|   0|    5|          0|
    |c5_V_reg_191             |   5|   0|    5|          0|
    |c6_V_68_reg_180          |   2|   0|    2|          0|
    |c6_V_reg_202             |   2|   0|    2|          0|
    |icmp_ln11630_reg_379     |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  72|   0|   75|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_5_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_5_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_5_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_5_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_5_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_5_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                    D_drain_IO_L2_out_5_x0|  return value|
|fifo_D_drain_D_drain_IO_L2_out_6_x0211_dout       |   in|  128|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_6_x0211|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_6_x0211_empty_n    |   in|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_6_x0211|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_6_x0211_read       |  out|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_6_x0211|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_5_x0210_din        |  out|  128|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_5_x0210|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_5_x0210_full_n     |   in|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_5_x0210|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_5_x0210_write      |  out|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_5_x0210|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_0_x0193|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_0_x0193|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_0_x0193|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 9 4 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 5 
10 --> 11 9 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0211, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0210, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0211, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0210, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln11621 = br void" [./dut.cpp:11621]   --->   Operation 18 'br' 'br_ln11621' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 19 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 20 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 21 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln11621 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:11621]   --->   Operation 23 'br' 'br_ln11621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln11621 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1314" [./dut.cpp:11621]   --->   Operation 24 'specloopname' 'specloopname_ln11621' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln11622 = br void" [./dut.cpp:11622]   --->   Operation 25 'br' 'br_ln11622' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln11667 = ret" [./dut.cpp:11667]   --->   Operation 26 'ret' 'ret_ln11667' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_742, void %.loopexit, i3 0, void %.split17"   --->   Operation 27 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln691_742 = add i3 %c1_V, i3 1"   --->   Operation 28 'add' 'add_ln691_742' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln890_598 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 29 'icmp' 'icmp_ln890_598' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln11622 = br i1 %icmp_ln890_598, void %.split15, void" [./dut.cpp:11622]   --->   Operation 31 'br' 'br_ln11622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln11622 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1974" [./dut.cpp:11622]   --->   Operation 32 'specloopname' 'specloopname_ln11622' <Predicate = (!icmp_ln890_598)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 33 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_598)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_i_i100_cast = sub i6 41, i6 %p_shl"   --->   Operation 34 'sub' 'add_i_i100_cast' <Predicate = (!icmp_ln890_598)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln11625 = br void" [./dut.cpp:11625]   --->   Operation 35 'br' 'br_ln11625' <Predicate = (!icmp_ln890_598)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln890_598)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.74>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%c3 = phi i4 5, void %.split15, i4 %c3_6, void %.loopexit188"   --->   Operation 37 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:11625]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln11625 = br i1 %tmp, void %.split13, void %.loopexit" [./dut.cpp:11625]   --->   Operation 39 'br' 'br_ln11625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1234"   --->   Operation 41 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 42 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast"   --->   Operation 43 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln11627 = br i1 %icmp_ln886, void, void %.loopexit" [./dut.cpp:11627]   --->   Operation 44 'br' 'br_ln11627' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.65ns)   --->   "%icmp_ln11630 = icmp_eq  i4 %c3, i4 5" [./dut.cpp:11630]   --->   Operation 45 'icmp' 'icmp_ln11630' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln11630 = br i1 %icmp_ln11630, void %.preheader.preheader, void %.preheader1.preheader" [./dut.cpp:11630]   --->   Operation 46 'br' 'br_ln11630' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 47 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln11630)> <Delay = 0.38>
ST_4 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 48 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & icmp_ln11630)> <Delay = 0.38>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%c4_V_4 = phi i3 %add_ln691_744, void, i3 0, void %.preheader.preheader"   --->   Operation 50 'phi' 'c4_V_4' <Predicate = (!icmp_ln11630)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.57ns)   --->   "%add_ln691_744 = add i3 %c4_V_4, i3 1"   --->   Operation 51 'add' 'add_ln691_744' <Predicate = (!icmp_ln11630)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.49ns)   --->   "%icmp_ln890_600 = icmp_eq  i3 %c4_V_4, i3 4"   --->   Operation 52 'icmp' 'icmp_ln890_600' <Predicate = (!icmp_ln11630)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln11630)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln11648 = br i1 %icmp_ln890_600, void %.split5, void %.loopexit188.loopexit" [./dut.cpp:11648]   --->   Operation 54 'br' 'br_ln11648' <Predicate = (!icmp_ln11630)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln11648 = specloopname void @_ssdm_op_SpecLoopName, void @empty_980" [./dut.cpp:11648]   --->   Operation 55 'specloopname' 'specloopname_ln11648' <Predicate = (!icmp_ln11630 & !icmp_ln890_600)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln11650 = br void" [./dut.cpp:11650]   --->   Operation 56 'br' 'br_ln11650' <Predicate = (!icmp_ln11630 & !icmp_ln890_600)> <Delay = 0.38>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln11630 & icmp_ln890_600)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_743, void, i3 0, void %.preheader1.preheader"   --->   Operation 58 'phi' 'c4_V' <Predicate = (icmp_ln11630)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.57ns)   --->   "%add_ln691_743 = add i3 %c4_V, i3 1"   --->   Operation 59 'add' 'add_ln691_743' <Predicate = (icmp_ln11630)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.49ns)   --->   "%icmp_ln890_599 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 60 'icmp' 'icmp_ln890_599' <Predicate = (icmp_ln11630)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln11630)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln11631 = br i1 %icmp_ln890_599, void %.split11, void %.loopexit188.loopexit7" [./dut.cpp:11631]   --->   Operation 62 'br' 'br_ln11631' <Predicate = (icmp_ln11630)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln11631 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1372" [./dut.cpp:11631]   --->   Operation 63 'specloopname' 'specloopname_ln11631' <Predicate = (icmp_ln11630 & !icmp_ln890_599)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln11633 = br void" [./dut.cpp:11633]   --->   Operation 64 'br' 'br_ln11633' <Predicate = (icmp_ln11630 & !icmp_ln890_599)> <Delay = 0.38>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 65 'br' 'br_ln0' <Predicate = (icmp_ln11630 & icmp_ln890_599)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.70ns)   --->   "%c3_6 = add i4 %c3, i4 1" [./dut.cpp:11625]   --->   Operation 66 'add' 'c3_6' <Predicate = (icmp_ln11630 & icmp_ln890_599) | (!icmp_ln11630 & icmp_ln890_600)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln11630 & icmp_ln890_599) | (!icmp_ln11630 & icmp_ln890_600)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%c5_V_4 = phi i5 %add_ln691_747, void, i5 0, void %.split5"   --->   Operation 68 'phi' 'c5_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_747 = add i5 %c5_V_4, i5 1"   --->   Operation 69 'add' 'add_ln691_747' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.63ns)   --->   "%icmp_ln890_602 = icmp_eq  i5 %c5_V_4, i5 16"   --->   Operation 70 'icmp' 'icmp_ln890_602' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln11650 = br i1 %icmp_ln890_602, void %.split3, void" [./dut.cpp:11650]   --->   Operation 72 'br' 'br_ln11650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln11650 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1124" [./dut.cpp:11650]   --->   Operation 73 'specloopname' 'specloopname_ln11650' <Predicate = (!icmp_ln890_602)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln11652 = br void" [./dut.cpp:11652]   --->   Operation 74 'br' 'br_ln11652' <Predicate = (!icmp_ln890_602)> <Delay = 0.38>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln890_602)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.43>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%c6_V_68 = phi i2 %add_ln691_748, void %.split, i2 0, void %.split3"   --->   Operation 76 'phi' 'c6_V_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.43ns)   --->   "%add_ln691_748 = add i2 %c6_V_68, i2 1"   --->   Operation 77 'add' 'add_ln691_748' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.34ns)   --->   "%icmp_ln890_604 = icmp_eq  i2 %c6_V_68, i2 2"   --->   Operation 78 'icmp' 'icmp_ln890_604' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln11652 = br i1 %icmp_ln890_604, void %.split, void" [./dut.cpp:11652]   --->   Operation 80 'br' 'br_ln11652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_604)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln11652 = specloopname void @_ssdm_op_SpecLoopName, void @empty_949" [./dut.cpp:11652]   --->   Operation 82 'specloopname' 'specloopname_ln11652' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.21ns)   --->   "%tmp_184 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0211" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'tmp_184' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0210, i128 %tmp_184" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.70>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_745, void, i5 0, void %.split11"   --->   Operation 86 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln691_745 = add i5 %c5_V, i5 1"   --->   Operation 87 'add' 'add_ln691_745' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln890_601 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 88 'icmp' 'icmp_ln890_601' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln11633 = br i1 %icmp_ln890_601, void %.split9, void" [./dut.cpp:11633]   --->   Operation 90 'br' 'br_ln11633' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln11633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_982" [./dut.cpp:11633]   --->   Operation 91 'specloopname' 'specloopname_ln11633' <Predicate = (!icmp_ln890_601)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln11635 = br void" [./dut.cpp:11635]   --->   Operation 92 'br' 'br_ln11635' <Predicate = (!icmp_ln890_601)> <Delay = 0.38>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_601)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.43>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_746, void %.split7, i2 0, void %.split9"   --->   Operation 94 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.43ns)   --->   "%add_ln691_746 = add i2 %c6_V, i2 1"   --->   Operation 95 'add' 'add_ln691_746' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.34ns)   --->   "%icmp_ln890_603 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 96 'icmp' 'icmp_ln890_603' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln11635 = br i1 %icmp_ln890_603, void %.split7, void" [./dut.cpp:11635]   --->   Operation 98 'br' 'br_ln11635' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln890_603)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.43>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln11635 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1411" [./dut.cpp:11635]   --->   Operation 100 'specloopname' 'specloopname_ln11635' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.21ns)   --->   "%tmp_183 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp_183' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0210, i128 %tmp_183" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_6_x0211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_5_x0210]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_5_0_x0193]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
br_ln11621               (br               ) [ 011111111111]
c0_V                     (phi              ) [ 001000000000]
add_ln691                (add              ) [ 011111111111]
icmp_ln890               (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11621               (br               ) [ 000000000000]
specloopname_ln11621     (specloopname     ) [ 000000000000]
br_ln11622               (br               ) [ 001111111111]
ret_ln11667              (ret              ) [ 000000000000]
c1_V                     (phi              ) [ 000100000000]
add_ln691_742            (add              ) [ 001111111111]
icmp_ln890_598           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11622               (br               ) [ 000000000000]
specloopname_ln11622     (specloopname     ) [ 000000000000]
p_shl                    (bitconcatenate   ) [ 000000000000]
add_i_i100_cast          (sub              ) [ 000011111111]
br_ln11625               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 011111111111]
c3                       (phi              ) [ 000011111111]
tmp                      (bitselect        ) [ 001111111111]
br_ln11625               (br               ) [ 000000000000]
speclooptripcount_ln1616 (speclooptripcount) [ 000000000000]
specloopname_ln1616      (specloopname     ) [ 000000000000]
zext_ln886               (zext             ) [ 000000000000]
icmp_ln886               (icmp             ) [ 001111111111]
br_ln11627               (br               ) [ 000000000000]
icmp_ln11630             (icmp             ) [ 001111111111]
br_ln11630               (br               ) [ 000000000000]
br_ln890                 (br               ) [ 001111111111]
br_ln890                 (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c4_V_4                   (phi              ) [ 000001000000]
add_ln691_744            (add              ) [ 001111111111]
icmp_ln890_600           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11648               (br               ) [ 000000000000]
specloopname_ln11648     (specloopname     ) [ 000000000000]
br_ln11650               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 000000000000]
c4_V                     (phi              ) [ 000001000000]
add_ln691_743            (add              ) [ 001111111111]
icmp_ln890_599           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11631               (br               ) [ 000000000000]
specloopname_ln11631     (specloopname     ) [ 000000000000]
br_ln11633               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 000000000000]
c3_6                     (add              ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c5_V_4                   (phi              ) [ 000000100000]
add_ln691_747            (add              ) [ 001111111111]
icmp_ln890_602           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11650               (br               ) [ 000000000000]
specloopname_ln11650     (specloopname     ) [ 000000000000]
br_ln11652               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c6_V_68                  (phi              ) [ 000000010000]
add_ln691_748            (add              ) [ 001111111111]
icmp_ln890_604           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11652               (br               ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
specloopname_ln11652     (specloopname     ) [ 000000000000]
tmp_184                  (read             ) [ 000000000000]
write_ln174              (write            ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
c5_V                     (phi              ) [ 000000000100]
add_ln691_745            (add              ) [ 001111111111]
icmp_ln890_601           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11633               (br               ) [ 000000000000]
specloopname_ln11633     (specloopname     ) [ 000000000000]
br_ln11635               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c6_V                     (phi              ) [ 000000000010]
add_ln691_746            (add              ) [ 001111111111]
icmp_ln890_603           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln11635               (br               ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
specloopname_ln11635     (specloopname     ) [ 000000000000]
tmp_183                  (read             ) [ 000000000000]
write_ln174              (write            ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_6_x0211">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_6_x0211"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_5_x0210">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_5_x0210"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_5_0_x0193">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_5_0_x0193"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_808"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_728"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1314"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1974"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1234"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_980"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1372"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1124"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_949"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_982"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1411"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_184_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_184/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="0" index="2" bw="128" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 write_ln174/11 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_183_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_183/11 "/>
</bind>
</comp>

<comp id="113" class="1005" name="c0_V_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="1"/>
<pin id="115" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="c0_V_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="c1_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="1"/>
<pin id="126" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="c1_V_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="c3_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="c3_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="c4_V_4_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="1"/>
<pin id="149" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_4 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="c4_V_4_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_4/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="c4_V_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="c4_V_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="c5_V_4_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_4 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="c5_V_4_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_4/6 "/>
</bind>
</comp>

<comp id="180" class="1005" name="c6_V_68_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_68 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="c6_V_68_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_68/7 "/>
</bind>
</comp>

<comp id="191" class="1005" name="c5_V_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="c5_V_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/9 "/>
</bind>
</comp>

<comp id="202" class="1005" name="c6_V_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="1"/>
<pin id="204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="c6_V_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln691_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln890_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln691_742_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_742/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln890_598_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_598/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_shl_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_i_i100_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i100_cast/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln886_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln886_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="1"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln11630_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11630/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln691_744_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_744/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln890_600_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_600/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln691_743_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_743/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln890_599_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_599/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="c3_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_6/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln691_747_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_747/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln890_602_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_602/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln691_748_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_748/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln890_604_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_604/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln691_745_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_745/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln890_601_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_601/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln691_746_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_746/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln890_603_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_603/10 "/>
</bind>
</comp>

<comp id="352" class="1005" name="add_ln691_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln691_742_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_742 "/>
</bind>
</comp>

<comp id="368" class="1005" name="add_i_i100_cast_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i100_cast "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln11630_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11630 "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln691_744_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_744 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln691_743_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_743 "/>
</bind>
</comp>

<comp id="399" class="1005" name="c3_6_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_6 "/>
</bind>
</comp>

<comp id="404" class="1005" name="add_ln691_747_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_747 "/>
</bind>
</comp>

<comp id="412" class="1005" name="add_ln691_748_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_748 "/>
</bind>
</comp>

<comp id="420" class="1005" name="add_ln691_745_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_745 "/>
</bind>
</comp>

<comp id="428" class="1005" name="add_ln691_746_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_746 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="84" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="86" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="84" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="76" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="117" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="117" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="128" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="128" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="128" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="139" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="139" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="139" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="151" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="151" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="162" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="162" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="135" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="64" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="173" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="173" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="184" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="184" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="80" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="195" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="195" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="206" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="78" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="206" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="80" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="213" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="363"><net_src comp="225" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="371"><net_src comp="245" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="382"><net_src comp="268" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="274" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="394"><net_src comp="286" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="402"><net_src comp="298" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="407"><net_src comp="304" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="415"><net_src comp="316" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="423"><net_src comp="328" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="431"><net_src comp="340" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_5_x0210 | {8 11 }
 - Input state : 
	Port: D_drain_IO_L2_out_5_x0 : fifo_D_drain_D_drain_IO_L2_out_6_x0211 | {8 }
	Port: D_drain_IO_L2_out_5_x0 : fifo_D_drain_D_drain_IO_L1_out_5_0_x0193 | {11 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln11621 : 2
	State 3
		add_ln691_742 : 1
		icmp_ln890_598 : 1
		br_ln11622 : 2
		p_shl : 1
		add_i_i100_cast : 2
	State 4
		tmp : 1
		br_ln11625 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln11627 : 3
		icmp_ln11630 : 1
		br_ln11630 : 2
	State 5
		add_ln691_744 : 1
		icmp_ln890_600 : 1
		br_ln11648 : 2
		add_ln691_743 : 1
		icmp_ln890_599 : 1
		br_ln11631 : 2
	State 6
		add_ln691_747 : 1
		icmp_ln890_602 : 1
		br_ln11650 : 2
	State 7
		add_ln691_748 : 1
		icmp_ln890_604 : 1
		br_ln11652 : 2
	State 8
	State 9
		add_ln691_745 : 1
		icmp_ln890_601 : 1
		br_ln11633 : 2
	State 10
		add_ln691_746 : 1
		icmp_ln890_603 : 1
		br_ln11635 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_213    |    0    |    10   |
|          |  add_ln691_742_fu_225  |    0    |    10   |
|          |  add_ln691_744_fu_274  |    0    |    10   |
|          |  add_ln691_743_fu_286  |    0    |    10   |
|    add   |       c3_6_fu_298      |    0    |    12   |
|          |  add_ln691_747_fu_304  |    0    |    12   |
|          |  add_ln691_748_fu_316  |    0    |    9    |
|          |  add_ln691_745_fu_328  |    0    |    12   |
|          |  add_ln691_746_fu_340  |    0    |    9    |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_219   |    0    |    8    |
|          |  icmp_ln890_598_fu_231 |    0    |    8    |
|          |    icmp_ln886_fu_263   |    0    |    10   |
|          |   icmp_ln11630_fu_268  |    0    |    9    |
|   icmp   |  icmp_ln890_600_fu_280 |    0    |    8    |
|          |  icmp_ln890_599_fu_292 |    0    |    8    |
|          |  icmp_ln890_602_fu_310 |    0    |    9    |
|          |  icmp_ln890_604_fu_322 |    0    |    8    |
|          |  icmp_ln890_601_fu_334 |    0    |    9    |
|          |  icmp_ln890_603_fu_346 |    0    |    8    |
|----------|------------------------|---------|---------|
|    sub   | add_i_i100_cast_fu_245 |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |   tmp_184_read_fu_92   |    0    |    0    |
|          |   tmp_183_read_fu_106  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_98    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_237      |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_251       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln886_fu_259   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   192   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|add_i_i100_cast_reg_368|    6   |
| add_ln691_742_reg_360 |    3   |
| add_ln691_743_reg_391 |    3   |
| add_ln691_744_reg_383 |    3   |
| add_ln691_745_reg_420 |    5   |
| add_ln691_746_reg_428 |    2   |
| add_ln691_747_reg_404 |    5   |
| add_ln691_748_reg_412 |    2   |
|   add_ln691_reg_352   |    3   |
|      c0_V_reg_113     |    3   |
|      c1_V_reg_124     |    3   |
|      c3_6_reg_399     |    4   |
|       c3_reg_135      |    4   |
|     c4_V_4_reg_147    |    3   |
|      c4_V_reg_158     |    3   |
|     c5_V_4_reg_169    |    5   |
|      c5_V_reg_191     |    5   |
|    c6_V_68_reg_180    |    2   |
|      c6_V_reg_202     |    2   |
|  icmp_ln11630_reg_379 |    1   |
+-----------------------+--------+
|         Total         |   67   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_98 |  p2  |   2  |  128 |   256  ||    9    |
|    c3_reg_135   |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   264  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   67   |   210  |
+-----------+--------+--------+--------+
