// Seed: 1363574004
module module_0 (
    output tri1 id_0,
    input  tri1 id_1
);
  genvar id_3;
  bit id_4;
  logic [-1 : 1] id_5;
  ;
  initial begin : LABEL_0
    id_4 <= 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output tri1 id_4,
    input wand id_5,
    output wand id_6,
    output uwire id_7,
    output supply0 id_8,
    input wand id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13
);
  wire id_15;
  ;
  always @* if (1 & -1 & 1'b0) id_0 <= (id_12);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10
  );
endmodule
