// Seed: 86545673
module module_0;
  wire [-1  ==  1 : 1] id_1;
  logic id_2 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd15,
    parameter id_4 = 32'd21
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  module_0 modCall_1 ();
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [id_2 : id_4] id_9 = 1;
endmodule
