C:/digital_logic_design/ECE272/lab3b/SevenSegmentDecode.sv {1 {vlog -work work -sv -stats=none C:/digital_logic_design/ECE272/lab3b/SevenSegmentDecode.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SevenSegmentDecode

Top level modules:
	SevenSegmentDecode

} {} {}} C:/digital_logic_design/ECE272/lab3b/SevenSegmentTestbench.sv {1 {vlog -work work -sv -stats=none C:/digital_logic_design/ECE272/lab3b/SevenSegmentTestbench.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SevenSegmentTestbench

Top level modules:
	SevenSegmentTestbench

} {} {}}
