{
  "Top": "multihart_ip",
  "RtlTop": "multihart_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "multihart_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "running_hart_set": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "running_hart_set",
          "usage": "data",
          "direction": "in"
        }]
    },
    "start_pc": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "code_ram": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_ram": {
      "index": "3",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "data_ram",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "nb_instruction": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nb_cycle": {
      "index": "5",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "multihart_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "multihart_ip",
    "Version": "1.0",
    "DisplayName": "Multihart_ip",
    "Revision": "2113726106",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_multihart_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/compute.cpp",
      "..\/..\/..\/..\/decode.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/issue.cpp",
      "..\/..\/..\/..\/mem.cpp",
      "..\/..\/..\/..\/mem_access.cpp",
      "..\/..\/..\/..\/multihart_ip.cpp",
      "..\/..\/..\/..\/new_cycle.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/wb.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_seq_multihart_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/multihart_ip_control_s_axi.vhd",
      "impl\/vhdl\/multihart_ip_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_193_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_2_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_5_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_2_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_3_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_5_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_6_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_7_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_15_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_20_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_8_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_15_6_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_17_7_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/multihart_ip_control_s_axi.v",
      "impl\/verilog\/multihart_ip_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_193_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_2_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_5_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_2_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_3_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_5_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_6_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_7_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_15_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_20_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_8_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_5_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_15_6_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_17_7_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/multihart_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.mdd",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.tcl",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.yaml",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_hw.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_linux.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/multihart_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "19",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "start_pc": {
          "offset": "32",
          "range": "16"
        },
        "code_ram": {
          "offset": "131072",
          "range": "131072"
        },
        "data_ram": {
          "offset": "262144",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "running_hart_set",
          "access": "W",
          "description": "Data signal of running_hart_set",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "running_hart_set",
              "access": "W",
              "description": "Bit 31 to 0 of running_hart_set"
            }]
        },
        {
          "offset": "0x30",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x34",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "nb_cycle",
          "access": "R",
          "description": "Data signal of nb_cycle",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_cycle",
              "access": "R",
              "description": "Bit 31 to 0 of nb_cycle"
            }]
        },
        {
          "offset": "0x44",
          "name": "nb_cycle_ctrl",
          "access": "R",
          "description": "Control signal of nb_cycle",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_cycle_ap_vld",
              "access": "R",
              "description": "Control signal nb_cycle_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "running_hart_set"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "262144",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "nb_instruction"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "nb_cycle"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "multihart_ip",
      "BindInstances": "has_exited_fu_188_p2 has_exited_12_fu_204_p2 has_exited_13_fu_220_p2 has_exited_14_fu_236_p2 control_s_axi_U",
      "Instances": [{
          "ModuleName": "multihart_ip_Pipeline_VITIS_LOOP_193_1",
          "InstanceName": "grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149",
          "BindInstances": "c_nbi_out c_nbc_out and_ln69_fu_7360_p2 and_ln69_1_fu_7366_p2 and_ln69_2_fu_7372_p2 xor_ln55_fu_7378_p2 c_fu_7384_p2 xor_ln57_fu_7390_p2 c_24_fu_7396_p2 xor_ln60_fu_7402_p2 c_25_fu_7408_p2 xor_ln61_fu_7414_p2 c_26_fu_7420_p2 xor_ln78_fu_7426_p2 h01_fu_7432_p2 c01_fu_7442_p2 h23_fu_7448_p3 selected_hart_fu_7456_p3 or_ln83_fu_7464_p2 is_selected_fu_7470_p2 icmp_ln118_fu_7476_p2 icmp_ln118_1_fu_7482_p2 icmp_ln118_2_fu_7488_p2 sel_tmp3_fu_7494_p2 or_ln118_fu_7500_p2 or_ln118_1_fu_7506_p2 or_ln118_2_fu_7512_p2 f_state_fetch_pc_9_fu_7518_p3 and_ln118_fu_7526_p2 f_state_fetch_pc_10_fu_7532_p3 and_ln118_1_fu_7540_p2 f_state_fetch_pc_12_fu_7546_p3 and_ln118_2_fu_7554_p2 f_state_fetch_pc_11_fu_7560_p3 not_sel_tmp6_fu_15101_p2 f_state_is_full_7_fu_15106_p2 f_state_is_full_6_fu_15112_p2 f_state_is_full_5_fu_15117_p2 f_state_is_full_4_fu_15122_p2 icmp_ln122_fu_7568_p2 icmp_ln122_1_fu_7574_p2 icmp_ln122_2_fu_7580_p2 sel_tmp37_fu_7586_p2 or_ln122_fu_7592_p2 or_ln122_1_fu_7598_p2 or_ln122_2_fu_7604_p2 f_to_d_fetch_pc_2_fu_7806_p8 and_ln122_fu_7618_p2 f_to_d_fetch_pc_2_fu_7806_p6 and_ln122_1_fu_7632_p2 f_to_d_fetch_pc_2_fu_7806_p4 and_ln122_2_fu_7646_p2 f_to_d_fetch_pc_2_fu_7806_p2 not_sel_tmp40_fu_15127_p2 f_state_is_full_11_fu_15132_p2 f_state_is_full_10_fu_15138_p2 f_state_is_full_9_fu_15143_p2 f_state_is_full_8_fu_15148_p2 sparsemux_9_2_1_1_1_U1 xor_ln127_fu_7684_p2 or_ln127_fu_7690_p2 sparsemux_9_2_1_1_1_U2 p_ph_fu_7752_p6 and_ln127_fu_7726_p2 sel_tmp71_demorgan_fu_7732_p2 sel_tmp71_fu_7738_p2 sparsemux_7_2_1_1_1_U3 fetching_hart_fu_7772_p3 and_ln131_fu_7780_p2 and_ln131_1_fu_7786_p2 or_ln131_fu_7792_p2 f_to_d_fetch_pc_2_fu_7806_p10 icmp_ln134_fu_15153_p2 icmp_ln134_1_fu_15158_p2 icmp_ln134_2_fu_15163_p2 or_ln134_fu_15168_p2 or_ln134_1_fu_15174_p2 sparsemux_9_2_15_1_1_U4 or_ln131_1_fu_7835_p2 xor_ln83_1_fu_7841_p2 and_ln131_2_fu_7847_p2 and_ln131_3_fu_7853_p2 or_ln131_2_fu_7859_p2 not_sel_tmp102_fu_15180_p2 f_state_is_full_19_fu_15185_p2 f_state_is_full_12_fu_15191_p2 f_state_is_full_18_demorgan_fu_15197_p2 f_state_is_full_18_fu_15202_p2 f_state_is_full_13_fu_15208_p2 f_state_is_full_17_demorgan_fu_15214_p2 f_state_is_full_17_fu_15219_p2 f_state_is_full_14_fu_15225_p2 f_state_is_full_16_demorgan_fu_15231_p2 f_state_is_full_16_fu_15236_p2 f_state_is_full_15_fu_15242_p2 f_to_d_hart_1_fu_15248_p3 f_to_d_fetch_pc_1_fu_15253_p3 f_to_d_instruction_1_fu_15259_p3 xor_ln137_fu_7865_p2 c_27_fu_7871_p2 xor_ln139_fu_7877_p2 c_28_fu_7883_p2 xor_ln142_fu_7889_p2 c_29_fu_7895_p2 xor_ln143_fu_7901_p2 c_30_fu_7907_p2 h01_1_fu_7913_p2 c01_1_fu_7923_p2 h23_1_fu_7929_p3 selected_hart_1_fu_7937_p3 or_ln165_fu_7945_p2 is_selected_6_fu_7951_p2 icmp_ln199_fu_7957_p2 icmp_ln199_1_fu_7963_p2 icmp_ln199_2_fu_7969_p2 sel_tmp184_fu_7975_p2 or_ln199_fu_7981_p2 or_ln199_1_fu_7987_p2 or_ln199_2_fu_7993_p2 instruction_assign_fu_8157_p8 and_ln199_fu_8007_p2 instruction_assign_fu_8157_p6 and_ln199_1_fu_8021_p2 instruction_assign_fu_8157_p4 and_ln199_2_fu_8035_p2 instruction_assign_fu_8157_p2 tmp_6_fu_15602_p8 tmp_6_fu_15602_p6 tmp_6_fu_15602_p4 tmp_6_fu_15602_p2 not_sel_tmp187_fu_8049_p2 d_state_is_full_7_fu_8055_p2 d_state_is_full_6_fu_8061_p2 d_state_is_full_5_fu_8067_p2 d_state_is_full_4_fu_8073_p2 or_ln203_fu_8079_p2 instruction_assign_fu_8157_p10 sparsemux_9_2_1_1_1_U5 sparsemux_9_2_32_1_1_U6 d_i_is_lui_fu_15361_p2 d_i_is_jal_fu_15366_p2 d_i_is_jalr_fu_15371_p2 d_i_is_load_1_fu_15376_p2 d_i_is_store_fu_15381_p2 icmp_ln41_fu_15386_p2 or_ln102_fu_15391_p2 or_ln102_1_fu_15397_p2 icmp_ln50_fu_15403_p2 icmp_ln51_fu_15427_p2 or_ln51_fu_15433_p2 or_ln51_1_fu_15439_p2 or_ln51_2_fu_15445_p2 or_ln51_3_fu_15451_p2 icmp_ln54_fu_15457_p2 xor_ln51_fu_15462_p2 d_i_is_rs2_reg_fu_15468_p2 d_i_is_ret_fu_15474_p2 icmp_ln63_fu_15479_p2 d_i_is_r_type_fu_15484_p2 sparsemux_9_2_15_1_1_U53 d_to_f_relative_pc_1_ph_v_fu_15635_p3 d_to_f_relative_pc_1_ph_fu_15643_p2 icmp_ln229_fu_15649_p2 xor_ln230_fu_15654_p2 xor_ln229_fu_15660_p2 or_ln229_1_fu_15666_p2 or_ln229_fu_15672_p2 and_ln229_fu_15678_p2 sparsemux_65_5_1_1_1_U7 is_locked_1_fu_8644_p2 sparsemux_65_5_1_1_1_U8 is_locked_2_fu_8786_p2 wait_12_fu_8792_p2 xor_ln80_fu_8798_p2 and_ln80_fu_8804_p2 xor_ln80_1_fu_8810_p2 c_8_fu_8816_p2 sparsemux_65_5_1_1_1_U9 is_locked_1_1_fu_8958_p2 sparsemux_65_5_1_1_1_U10 is_locked_2_1_fu_9100_p2 wait_12_1_fu_9106_p2 xor_ln90_fu_9112_p2 and_ln90_fu_9118_p2 xor_ln90_1_fu_9124_p2 c_9_fu_9130_p2 sparsemux_65_5_1_1_1_U11 is_locked_1_2_fu_9272_p2 sparsemux_65_5_1_1_1_U12 is_locked_2_2_fu_9414_p2 wait_12_2_fu_9420_p2 sparsemux_65_5_1_1_1_U13 is_locked_1_3_fu_9562_p2 sparsemux_65_5_1_1_1_U14 is_locked_2_3_fu_9704_p2 wait_12_3_fu_9710_p2 or_ln109_fu_9716_p2 xor_ln109_fu_9722_p2 c_31_fu_9728_p2 xor_ln110_fu_9734_p2 and_ln110_fu_9740_p2 xor_ln110_1_fu_9746_p2 c_11_fu_9752_p2 or_ln159_fu_9758_p2 h01_2_fu_9764_p2 c01_2_fu_9774_p2 h23_2_fu_9780_p3 selected_hart_2_fu_9788_p3 or_ln164_fu_9796_p2 is_selected_7_fu_9802_p2 icmp_ln202_fu_9808_p2 i_state_d_i_is_r_type_5_fu_16081_p3 icmp_ln202_1_fu_9814_p2 i_state_d_i_is_r_type_6_fu_16088_p3 icmp_ln202_2_fu_9820_p2 i_state_d_i_is_r_type_11_fu_16095_p3 or_ln202_fu_9826_p2 or_ln202_1_fu_9832_p2 i_state_d_i_is_r_type_12_fu_16102_p3 i_state_d_i_is_lui_5_fu_16109_p3 i_state_d_i_is_lui_6_fu_16116_p3 i_state_d_i_is_lui_11_fu_16123_p3 i_state_d_i_is_lui_12_fu_16130_p3 i_state_d_i_is_jal_5_fu_16137_p3 i_state_d_i_is_jal_6_fu_16144_p3 i_state_d_i_is_jal_11_fu_16151_p3 i_state_d_i_is_jal_12_fu_16158_p3 i_state_d_i_is_branch_5_fu_16165_p3 i_state_d_i_is_branch_6_fu_16172_p3 i_state_d_i_is_branch_11_fu_16179_p3 i_state_d_i_is_branch_12_fu_16186_p3 i_state_d_i_is_load_5_fu_16193_p3 i_state_d_i_is_load_6_fu_16200_p3 i_state_d_i_is_load_11_fu_16207_p3 i_state_d_i_is_load_12_fu_16214_p3 i_state_d_i_is_rs1_reg_5_fu_9838_p3 i_state_d_i_is_rs1_reg_6_fu_9846_p3 i_state_d_i_is_rs1_reg_11_fu_9854_p3 i_state_d_i_is_rs1_reg_12_fu_9862_p3 i_state_d_i_type_5_fu_16221_p3 i_state_d_i_type_6_fu_16228_p3 i_state_d_i_type_11_fu_16235_p3 i_state_d_i_type_12_fu_16242_p3 i_state_d_i_rs2_5_fu_9870_p3 i_state_d_i_rs2_6_fu_9878_p3 i_state_d_i_rs2_11_fu_9886_p3 i_state_d_i_rs2_12_fu_9894_p3 i_state_d_i_func3_5_fu_16249_p3 i_state_d_i_func3_6_fu_16256_p3 i_state_d_i_func3_11_fu_16263_p3 i_state_d_i_func3_12_fu_16270_p3 i_state_fetch_pc_5_fu_16277_p3 i_state_fetch_pc_6_fu_16284_p3 i_state_fetch_pc_11_fu_16291_p3 i_state_fetch_pc_12_fu_16298_p3 not_sel_tmp253_fu_16305_p2 i_state_d_i_rd_5_fu_9902_p3 i_state_d_i_rd_6_fu_9910_p3 i_state_d_i_rd_11_fu_9918_p3 i_state_d_i_rd_12_fu_9926_p3 i_state_d_i_rs1_5_fu_9934_p3 i_state_d_i_rs1_6_fu_9942_p3 i_state_d_i_rs1_11_fu_9950_p3 i_state_d_i_rs1_12_fu_9958_p3 i_state_d_i_func7_5_fu_16310_p3 i_state_d_i_func7_6_fu_16317_p3 i_state_d_i_func7_11_fu_16324_p3 i_state_d_i_func7_12_fu_16331_p3 i_state_d_i_imm_5_fu_16338_p3 i_state_d_i_imm_6_fu_16345_p3 i_state_d_i_imm_11_fu_16352_p3 i_state_d_i_imm_12_fu_16359_p3 i_state_d_i_is_rs2_reg_5_fu_9966_p3 i_state_d_i_is_rs2_reg_6_fu_9974_p3 i_state_d_i_is_rs2_reg_11_fu_9982_p3 i_state_d_i_is_rs2_reg_12_fu_9990_p3 i_state_d_i_is_store_5_fu_16366_p3 i_state_d_i_is_store_6_fu_16373_p3 i_state_d_i_is_store_11_fu_16380_p3 i_state_d_i_is_store_12_fu_16387_p3 i_state_d_i_is_jalr_5_fu_16394_p3 i_state_d_i_is_jalr_6_fu_16401_p3 i_state_d_i_is_jalr_11_fu_16408_p3 i_state_d_i_is_jalr_12_fu_16415_p3 i_state_d_i_is_ret_5_fu_16422_p3 i_state_d_i_is_ret_6_fu_16429_p3 i_state_d_i_is_ret_11_fu_16436_p3 i_state_d_i_is_ret_12_fu_16443_p3 i_state_d_i_has_no_dest_5_fu_9998_p3 i_state_d_i_has_no_dest_6_fu_10006_p3 i_state_d_i_has_no_dest_11_fu_10014_p3 i_state_d_i_has_no_dest_12_fu_10022_p3 i_state_relative_pc_5_fu_16450_p3 i_state_relative_pc_6_fu_16457_p3 i_state_relative_pc_8_fu_16464_p3 i_state_relative_pc_7_fu_16471_p3 sparsemux_65_5_1_1_1_U15 sparsemux_65_5_1_1_1_U16 sparsemux_65_5_1_1_1_U17 sparsemux_65_5_1_1_1_U18 sparsemux_9_2_1_1_1_U19 is_locked_1_4_fu_10598_p2 sparsemux_65_5_1_1_1_U20 sparsemux_65_5_1_1_1_U21 sparsemux_65_5_1_1_1_U22 sparsemux_65_5_1_1_1_U23 sparsemux_9_2_1_1_1_U24 is_locked_2_4_fu_11172_p2 i_state_wait_12_4_fu_11178_p2 sel_tmp500_fu_11184_p2 or_ln34_fu_11190_p2 or_ln34_1_fu_11196_p2 tmp_23_fu_11512_p8 and_ln34_fu_11210_p2 tmp_23_fu_11512_p6 and_ln34_1_fu_11224_p2 tmp_23_fu_11512_p4 and_ln34_2_fu_11238_p2 tmp_23_fu_11512_p2 i_to_e_relative_pc_fu_18456_p8 i_to_e_relative_pc_fu_18456_p6 i_to_e_relative_pc_fu_18456_p4 i_to_e_relative_pc_fu_18456_p2 i_to_e_d_i_is_r_type_fu_18433_p8 i_to_e_d_i_is_r_type_fu_18433_p6 i_to_e_d_i_is_r_type_fu_18433_p4 i_to_e_d_i_is_r_type_fu_18433_p2 i_state_d_i_has_no_dest_10_fu_11252_p3 i_state_d_i_has_no_dest_9_fu_11260_p3 i_state_d_i_has_no_dest_8_fu_11268_p3 i_state_d_i_has_no_dest_7_fu_11276_p3 i_to_e_d_i_is_lui_fu_18410_p8 i_to_e_d_i_is_lui_fu_18410_p6 i_to_e_d_i_is_lui_fu_18410_p4 i_to_e_d_i_is_lui_fu_18410_p2 i_to_e_d_i_is_ret_fu_18387_p8 i_to_e_d_i_is_ret_fu_18387_p6 i_to_e_d_i_is_ret_fu_18387_p4 i_to_e_d_i_is_ret_fu_18387_p2 i_to_e_d_i_is_jal_fu_18364_p8 i_to_e_d_i_is_jal_fu_18364_p6 i_to_e_d_i_is_jal_fu_18364_p4 i_to_e_d_i_is_jal_fu_18364_p2 i_to_e_d_i_is_jalr_fu_18341_p8 i_to_e_d_i_is_jalr_fu_18341_p6 i_to_e_d_i_is_jalr_fu_18341_p4 i_to_e_d_i_is_jalr_fu_18341_p2 i_to_e_d_i_is_branch_fu_18318_p8 i_to_e_d_i_is_branch_fu_18318_p6 i_to_e_d_i_is_branch_fu_18318_p4 i_to_e_d_i_is_branch_fu_18318_p2 i_to_e_d_i_is_store_fu_18295_p8 i_to_e_d_i_is_store_fu_18295_p6 i_to_e_d_i_is_store_fu_18295_p4 i_to_e_d_i_is_store_fu_18295_p2 i_to_e_d_i_is_load_fu_18272_p8 i_to_e_d_i_is_load_fu_18272_p6 i_to_e_d_i_is_load_fu_18272_p4 i_to_e_d_i_is_load_fu_18272_p2 i_state_d_i_is_rs2_reg_10_fu_11284_p3 i_state_d_i_is_rs2_reg_9_fu_11292_p3 i_state_d_i_is_rs2_reg_8_fu_11300_p3 i_state_d_i_is_rs2_reg_7_fu_11308_p3 i_state_d_i_is_rs1_reg_10_fu_11316_p3 i_state_d_i_is_rs1_reg_9_fu_11324_p3 i_state_d_i_is_rs1_reg_8_fu_11332_p3 i_state_d_i_is_rs1_reg_7_fu_11340_p3 i_to_e_d_i_imm_fu_18249_p8 i_to_e_d_i_imm_fu_18249_p6 i_to_e_d_i_imm_fu_18249_p4 i_to_e_d_i_imm_fu_18249_p2 i_to_e_d_i_type_fu_18226_p8 i_to_e_d_i_type_fu_18226_p6 i_to_e_d_i_type_fu_18226_p4 i_to_e_d_i_type_fu_18226_p2 i_to_e_d_i_func7_fu_18203_p8 i_to_e_d_i_func7_fu_18203_p6 i_to_e_d_i_func7_fu_18203_p4 i_to_e_d_i_func7_fu_18203_p2 i_state_d_i_rs2_10_fu_11348_p3 i_state_d_i_rs2_9_fu_11356_p3 i_state_d_i_rs2_8_fu_11364_p3 i_state_d_i_rs2_7_fu_11372_p3 i_state_d_i_rs1_10_fu_11380_p3 i_state_d_i_rs1_9_fu_11388_p3 i_state_d_i_rs1_8_fu_11396_p3 i_state_d_i_rs1_7_fu_11404_p3 i_to_e_d_i_func3_fu_18180_p8 i_to_e_d_i_func3_fu_18180_p6 i_to_e_d_i_func3_fu_18180_p4 i_to_e_d_i_func3_fu_18180_p2 i_state_d_i_rd_10_fu_11412_p3 i_state_d_i_rd_9_fu_11420_p3 i_state_d_i_rd_8_fu_11428_p3 i_state_d_i_rd_7_fu_11436_p3 i_to_e_fetch_pc_fu_18157_p8 i_to_e_fetch_pc_fu_18157_p6 i_to_e_fetch_pc_fu_18157_p4 i_to_e_fetch_pc_fu_18157_p2 i_state_is_full_3_117451769180518611929201721172237236925212685286930653281350937574017429745894901_fu_16926_p2 i_state_is_full_7_fu_16932_p2 i_state_is_full_6_fu_16938_p2 i_state_is_full_5_fu_16943_p2 i_state_is_full_4_fu_16948_p2 or_ln206_fu_11444_p2 sparsemux_9_2_1_1_1_U25 issuing_hart_fu_11474_p3 sparsemux_9_2_1_1_1_U26 xor_ln213_fu_11506_p2 sparsemux_9_2_1_1_1_U27 sparsemux_9_2_1_1_1_U28 xor_ln213_1_fu_11560_p2 or_ln207_fu_11566_p2 and_ln207_fu_11572_p2 cmp_i_i4136435_fu_11578_p3 empty_37_fu_16953_p3 conv_i32_i4116433_fu_11586_p3 or_ln207_1_fu_11594_p2 xor_ln207_fu_11600_p2 and_ln207_1_fu_11606_p2 and_ln208_fu_11612_p2 cmp_i_i4136434_fu_11618_p3 conv_i32_i4116432_fu_11626_p3 sparsemux_9_2_5_1_1_U29 i_hart_1_fu_11748_p2 i_destination_1_fu_11768_p2 sparsemux_9_2_5_1_1_U30 icmp_ln218_fu_16958_p2 icmp_ln218_1_fu_16963_p2 icmp_ln218_2_fu_16968_p2 or_ln218_fu_16973_p2 or_ln218_1_fu_16979_p2 sparsemux_9_2_5_1_1_U54 sparsemux_9_2_5_1_1_U55 sparsemux_65_5_32_1_1_U56 sparsemux_65_5_32_1_1_U57 sparsemux_65_5_32_1_1_U58 sparsemux_65_5_32_1_1_U59 sparsemux_9_2_32_1_1_U60 sparsemux_65_5_32_1_1_U61 sparsemux_65_5_32_1_1_U62 sparsemux_65_5_32_1_1_U63 sparsemux_65_5_32_1_1_U64 sparsemux_9_2_32_1_1_U65 sparsemux_9_2_15_1_1_U66 sparsemux_9_2_3_1_1_U67 sparsemux_9_2_7_1_1_U68 sparsemux_9_2_3_1_1_U69 sparsemux_9_2_20_1_1_U70 sparsemux_9_2_1_1_1_U71 sparsemux_9_2_1_1_1_U72 sparsemux_9_2_1_1_1_U73 sparsemux_9_2_1_1_1_U74 sparsemux_9_2_1_1_1_U75 sparsemux_9_2_1_1_1_U76 sparsemux_9_2_1_1_1_U77 sparsemux_9_2_1_1_1_U78 sparsemux_9_2_15_1_1_U79 xor_ln208_fu_11698_p2 and_ln208_1_fu_11704_p2 or_ln208_fu_11710_p2 not_sel_tmp648_fu_18479_p2 i_state_is_full_11_fu_18484_p2 i_state_is_full_15_fu_18490_p2 i_state_is_full_10_demorgan_fu_18496_p2 i_state_is_full_10_fu_18501_p2 i_state_is_full_14_fu_18507_p2 i_state_is_full_9_demorgan_fu_18513_p2 i_state_is_full_9_fu_18518_p2 i_state_is_full_13_fu_18524_p2 i_state_is_full_8_demorgan_fu_18530_p2 i_state_is_full_8_fu_18535_p2 i_state_is_full_12_fu_18541_p2 sel_tmp686_fu_11716_p2 and_ln207_2_fu_11722_p2 or_ln208_1_fu_11728_p2 and_ln208_2_fu_11734_p2 sparsemux_7_2_2_1_1_U31 sparsemux_7_2_5_1_1_U32 empty_38_fu_11788_p2 i_to_e_hart_1_fu_18547_p3 i_to_e_fetch_pc_1_fu_18552_p3 i_to_e_d_i_rd_1_fu_18558_p3 i_to_e_d_i_func3_1_fu_18564_p3 i_to_e_d_i_rs2_1_fu_18570_p3 i_to_e_d_i_func7_1_fu_18576_p3 i_to_e_d_i_type_1_fu_18582_p3 i_to_e_d_i_imm_1_fu_18588_p3 i_to_e_d_i_is_load_1_fu_18594_p3 i_to_e_d_i_is_store_1_fu_18601_p3 i_to_e_d_i_is_branch_1_fu_18608_p3 i_to_e_d_i_is_jalr_1_fu_18615_p3 i_to_e_d_i_is_jal_1_fu_18621_p3 i_to_e_d_i_is_ret_1_fu_18628_p3 i_to_e_d_i_is_lui_1_fu_18635_p3 i_to_e_d_i_has_no_dest_1_fu_18642_p3 i_to_e_d_i_is_r_type_1_fu_18649_p3 i_to_e_rv1_1_fu_18655_p3 i_to_e_rv2_1_fu_18661_p3 i_to_e_relative_pc_1_fu_18667_p3 xor_ln115_fu_11794_p2 c_32_fu_11800_p2 xor_ln117_fu_11806_p2 c_33_fu_11812_p2 xor_ln120_fu_11818_p2 c_34_fu_11824_p2 xor_ln121_fu_11830_p2 c_35_fu_11836_p2 h01_3_fu_11842_p2 c01_3_fu_11852_p2 h23_3_fu_11858_p3 selected_hart_3_fu_11866_p3 or_ln143_fu_11874_p2 is_selected_8_fu_11880_p2 icmp_ln184_fu_11886_p2 icmp_ln184_1_fu_11892_p2 icmp_ln184_2_fu_11898_p2 sel_tmp916_fu_11904_p2 or_ln184_fu_11910_p2 or_ln184_1_fu_11916_p2 or_ln184_2_fu_11922_p2 tmp_37_fu_19409_p8 and_ln184_fu_11928_p2 tmp_37_fu_19409_p2 and_ln184_1_fu_11934_p2 tmp_37_fu_19409_p4 and_ln184_2_fu_11940_p2 tmp_37_fu_19409_p6 e_state_d_i_is_r_type_5_fu_11946_p3 e_state_d_i_is_r_type_6_fu_11954_p3 e_state_d_i_is_r_type_8_fu_11962_p3 e_state_d_i_is_r_type_7_fu_11970_p3 e_to_m_has_no_dest_fu_19518_p8 e_to_m_has_no_dest_fu_19518_p6 e_to_m_has_no_dest_fu_19518_p4 e_to_m_has_no_dest_fu_19518_p2 e_state_d_i_is_lui_5_fu_18730_p3 e_state_d_i_is_lui_6_fu_18737_p3 e_state_d_i_is_lui_8_fu_18744_p3 e_state_d_i_is_lui_7_fu_18751_p3 e_to_m_is_ret_fu_19446_p8 e_to_m_is_ret_fu_19446_p6 e_to_m_is_ret_fu_19446_p4 e_to_m_is_ret_fu_19446_p2 tmp_38_fu_19572_p8 tmp_38_fu_19572_p6 tmp_38_fu_19572_p4 tmp_38_fu_19572_p2 e_state_d_i_is_jalr_5_fu_11978_p3 e_state_d_i_is_jalr_6_fu_11986_p3 e_state_d_i_is_jalr_8_fu_11994_p3 e_state_d_i_is_jalr_7_fu_12002_p3 tmp_36_fu_19375_p8 tmp_36_fu_19375_p6 tmp_36_fu_19375_p4 tmp_36_fu_19375_p2 e_to_m_is_store_fu_19541_p8 e_to_m_is_store_fu_19541_p6 e_to_m_is_store_fu_19541_p4 e_to_m_is_store_fu_19541_p2 e_state_d_i_is_load_5_fu_18870_p3 e_state_d_i_is_load_6_fu_18877_p3 e_state_d_i_is_load_8_fu_18884_p3 e_state_d_i_is_load_7_fu_18891_p3 e_state_d_i_imm_5_fu_12010_p3 e_state_d_i_imm_6_fu_12018_p3 e_state_d_i_imm_8_fu_12026_p3 e_state_d_i_imm_7_fu_12034_p3 e_state_d_i_type_5_fu_12042_p3 e_state_d_i_type_6_fu_12050_p3 e_state_d_i_type_8_fu_12058_p3 e_state_d_i_type_7_fu_12066_p3 e_state_d_i_func7_5_fu_12074_p3 e_state_d_i_func7_6_fu_12086_p3 e_state_d_i_func7_8_fu_12098_p3 e_state_d_i_func7_7_fu_12110_p3 e_state_d_i_rs2_5_fu_12122_p3 e_state_d_i_rs2_6_fu_12130_p3 e_state_d_i_rs2_8_fu_12138_p3 e_state_d_i_rs2_7_fu_12146_p3 func3_fu_12426_p8 func3_fu_12426_p6 func3_fu_12426_p4 func3_fu_12426_p2 e_to_m_rd_fu_19495_p8 e_to_m_rd_fu_19495_p6 e_to_m_rd_fu_19495_p4 e_to_m_rd_fu_19495_p2 pc_fu_12594_p8 pc_fu_12594_p6 pc_fu_12594_p4 pc_fu_12594_p2 rv2_fu_12402_p8 rv2_fu_12402_p6 rv2_fu_12402_p4 rv2_fu_12402_p2 rv1_assign_fu_12374_p8 rv1_assign_fu_12374_p6 rv1_assign_fu_12374_p4 rv1_assign_fu_12374_p2 not_sel_tmp919_fu_12282_p2 e_state_is_full_7_fu_12288_p2 e_state_is_full_6_fu_12294_p2 e_state_is_full_5_fu_12300_p2 e_state_is_full_4_fu_12306_p2 executing_hart_fu_12312_p3 sparsemux_9_2_1_1_1_U33 icmp_ln193_fu_12344_p2 icmp_ln193_1_fu_12350_p2 icmp_ln193_2_fu_12356_p2 or_ln193_fu_12362_p2 or_ln193_1_fu_12368_p2 sparsemux_9_2_32_1_1_U34 sparsemux_9_2_32_1_1_U35 sparsemux_9_2_3_1_1_U36 icmp_ln24_fu_18926_p2 result_24_fu_19019_p14 result_24_fu_19019_p10 result_24_fu_19019_p8 result_24_fu_19019_p6 icmp_ln18_fu_18948_p2 result_24_fu_19019_p4 result_24_fu_19019_p2 icmp_ln8_fu_18962_p2 icmp_ln8_1_fu_18967_p2 icmp_ln8_2_fu_18972_p2 icmp_ln8_3_fu_18977_p2 icmp_ln8_4_fu_18982_p2 icmp_ln8_5_fu_18987_p2 icmp_ln8_6_fu_18992_p2 or_ln8_fu_18997_p2 sparsemux_15_6_1_1_1_U80 sparsemux_9_2_5_1_1_U37 sparsemux_9_2_6_1_1_U38 sparsemux_9_2_20_1_1_U39 sparsemux_9_2_1_1_1_U40 shift_2_fu_12562_p3 rv2_2_fu_12570_p3 result_25_fu_19131_p16 and_ln45_fu_19059_p2 result_2_fu_19063_p2 result_3_fu_19067_p2 result_25_fu_19131_p14 result_5_fu_12582_p2 result_6_fu_19079_p2 result_7_fu_19087_p2 result_25_fu_19131_p6 result_9_fu_12588_p2 result_10_fu_19099_p2 result_25_fu_19131_p4 result_25_fu_19131_p2 sparsemux_17_7_32_1_1_U81 sparsemux_9_2_15_1_1_U41 sparsemux_9_2_3_1_1_U42 sparsemux_9_2_1_1_1_U82 sparsemux_9_2_1_1_1_U43 sparsemux_9_2_1_1_1_U83 npc4_fu_19228_p2 result_15_fu_19238_p2 result_16_fu_19246_p2 result_26_fu_19318_p4 result_26_fu_19318_p10 icmp_ln78_fu_19268_p2 icmp_ln78_1_fu_19273_p2 icmp_ln78_2_fu_19278_p2 icmp_ln78_3_fu_19283_p2 sel_tmp1288_fu_19288_p2 sel_tmp1290_fu_19293_p2 sel_tmp1291_fu_19298_p2 sparsemux_13_5_32_1_1_U84 j_b_target_pc_fu_19350_p2 add_ln121_fu_19354_p2 next_pc_fu_19368_p3 sparsemux_9_2_1_1_1_U85 and_ln64_fu_19398_p2 or_ln64_fu_19404_p2 sparsemux_9_2_15_1_1_U86 e_to_f_target_pc_fu_19432_p3 or_ln68_fu_19440_p2 sparsemux_9_2_1_1_1_U87 icmp_ln71_fu_19469_p2 xor_ln70_fu_19475_p2 or_ln70_fu_19481_p2 empty_39_fu_19487_p3 sparsemux_9_2_5_1_1_U88 sparsemux_9_2_1_1_1_U89 sparsemux_9_2_1_1_1_U90 sparsemux_9_2_1_1_1_U91 or_ln98_fu_19595_p2 or_ln98_1_fu_19600_p2 e_to_m_value_s_fu_19638_p8 xor_ln188_fu_12680_p2 and_ln188_fu_12686_p2 xor_ln189_fu_12692_p2 and_ln189_fu_12698_p2 or_ln189_fu_12704_p2 not_sel_tmp1300_fu_12710_p2 e_state_is_full_11_fu_12716_p2 e_state_is_full_15_fu_12722_p2 e_state_is_full_10_demorgan_fu_12728_p2 e_state_is_full_10_fu_12734_p2 e_state_is_full_14_fu_12740_p2 e_state_is_full_9_demorgan_fu_12746_p2 e_state_is_full_9_fu_12752_p2 e_state_is_full_13_fu_12758_p2 e_state_is_full_8_demorgan_fu_12764_p2 e_state_is_full_8_fu_12770_p2 e_state_is_full_12_fu_12776_p2 and_ln143_fu_12782_p2 and_ln189_1_fu_12788_p2 or_ln189_1_fu_12794_p2 and_ln189_2_fu_19613_p2 and_ln189_3_fu_19618_p2 and_ln189_4_fu_19623_p2 sparsemux_9_3_32_1_1_U92 e_to_m_address_1_fu_19661_p3 sparsemux_7_2_1_1_1_U93 e_to_m_func3_1_fu_19694_p3 e_to_m_is_store_1_fu_19699_p3 e_to_m_is_load_1_fu_19705_p3 e_to_m_has_no_dest_1_fu_19711_p3 e_to_m_rd_1_fu_19718_p3 e_to_m_hart_1_fu_19725_p3 e_to_f_target_pc_2_fu_19730_p3 e_to_f_hart_fu_19736_p3 e_to_f_is_valid_fu_19741_p2 h01_5_fu_12800_p2 c_36_fu_12806_p2 xor_ln80_2_fu_12812_p2 c_37_fu_12818_p2 xor_ln83_fu_12824_p2 c_38_fu_12830_p2 xor_ln84_fu_12836_p2 c_39_fu_12842_p2 h01_4_fu_12848_p2 c01_4_fu_12858_p2 h23_4_fu_12864_p3 selected_hart_4_fu_12872_p3 or_ln106_fu_12880_p2 m_to_w_is_valid_1_fu_12886_p2 m_state_accessed_h_4_fu_12902_p2 icmp_ln140_fu_12908_p2 icmp_ln140_1_fu_12914_p2 icmp_ln140_2_fu_12920_p2 sel_tmp1423_fu_12926_p2 or_ln140_fu_12932_p2 or_ln140_1_fu_12938_p2 or_ln140_2_fu_12944_p2 m_state_accessed_h_8_fu_12950_p3 and_ln140_fu_12958_p2 m_state_accessed_h_7_fu_12964_p3 and_ln140_1_fu_12972_p2 m_state_accessed_h_6_fu_12978_p3 and_ln140_2_fu_12986_p2 m_state_accessed_h_5_fu_12992_p3 value_assign_fu_13682_p8 value_assign_fu_13682_p6 value_assign_fu_13682_p4 value_assign_fu_13682_p2 m_state_address_5_fu_13032_p3 m_state_address_6_fu_13044_p3 m_state_address_8_fu_13056_p3 m_state_address_7_fu_13068_p3 m_to_w_is_ret_1_fu_20464_p8 m_to_w_is_ret_1_fu_20464_p6 m_to_w_is_ret_1_fu_20464_p4 m_to_w_is_ret_1_fu_20464_p2 msize_fu_13658_p8 msize_fu_13658_p6 msize_fu_13658_p4 msize_fu_13658_p2 m_state_is_store_5_fu_13112_p3 m_state_is_store_6_fu_13120_p3 m_state_is_store_8_fu_13128_p3 m_state_is_store_7_fu_13136_p3 m_state_is_load_5_fu_13144_p3 m_state_is_load_6_fu_13152_p3 m_state_is_load_8_fu_13160_p3 m_state_is_load_7_fu_13168_p3 m_to_w_has_no_dest_1_fu_20441_p8 m_to_w_has_no_dest_1_fu_20441_p6 m_to_w_has_no_dest_1_fu_20441_p4 m_to_w_has_no_dest_1_fu_20441_p2 m_to_w_rd_1_fu_20418_p8 m_to_w_rd_1_fu_20418_p6 m_to_w_rd_1_fu_20418_p4 m_to_w_rd_1_fu_20418_p2 not_sel_tmp1426_fu_13176_p2 m_state_is_full_7_fu_13182_p2 m_state_is_full_6_fu_13188_p2 m_state_is_full_5_fu_13194_p2 m_state_is_full_4_fu_13200_p2 or_ln144_fu_13206_p2 accessing_hart_fu_13212_p3 sparsemux_9_2_1_1_1_U44 icmp_ln149_fu_13484_p2 icmp_ln149_1_fu_13490_p2 icmp_ln149_2_fu_13496_p2 or_ln149_fu_13502_p2 or_ln149_1_fu_13508_p2 m_state_is_full_11_fu_13514_p2 not_sel_tmp1594_fu_13520_p2 m_state_is_full_10_fu_13526_p2 not_sel_tmp1593_fu_13532_p2 m_state_is_full_9_fu_13538_p2 not_sel_tmp1592_fu_13544_p2 m_state_is_full_8_fu_13550_p2 sparsemux_9_2_2_1_1_U45 sparsemux_9_2_1_1_1_U46 sparsemux_9_2_1_1_1_U47 sparsemux_9_2_15_1_1_U48 sparsemux_9_2_3_1_1_U49 sparsemux_9_2_32_1_1_U50 shl_ln86_fu_13748_p2 shl_ln86_2_fu_13767_p2 shl_ln80_fu_13795_p2 shl_ln80_2_fu_13814_p2 icmp_ln32_fu_20283_p2 icmp_ln32_1_fu_20288_p2 icmp_ln32_2_fu_20293_p2 sparsemux_9_3_8_1_1_U94 h_fu_20340_p3 sparsemux_13_3_32_1_1_U95 sparsemux_9_2_5_1_1_U96 sparsemux_9_2_1_1_1_U97 sparsemux_9_2_1_1_1_U98 sparsemux_9_2_32_1_1_U99 c01_5_fu_13966_p2 h23_5_fu_13972_p3 selected_hart_5_fu_13980_p3 or_ln82_fu_13988_p2 is_selected_5_fu_13994_p2 icmp_ln118_3_fu_14000_p2 icmp_ln118_4_fu_14006_p2 icmp_ln118_5_fu_14012_p2 sel_tmp1607_fu_14018_p2 or_ln118_3_fu_14024_p2 or_ln118_4_fu_14030_p2 or_ln118_5_fu_14036_p2 w_state_is_ret_5_fu_20570_p3 and_ln118_3_fu_14042_p2 w_state_is_ret_6_fu_20577_p3 and_ln118_4_fu_14048_p2 w_state_is_ret_8_fu_20584_p3 and_ln118_5_fu_14054_p2 w_state_is_ret_7_fu_20591_p3 w_state_has_no_dest_5_fu_14060_p3 w_state_has_no_dest_6_fu_14068_p3 w_state_has_no_dest_8_fu_14076_p3 w_state_has_no_dest_7_fu_14084_p3 w_state_rd_5_fu_14092_p3 w_state_rd_6_fu_14100_p3 w_state_rd_8_fu_14108_p3 w_state_rd_7_fu_14116_p3 w_state_value_5_fu_20598_p3 w_state_value_6_fu_20605_p3 w_state_value_8_fu_20612_p3 w_state_value_7_fu_20619_p3 not_sel_tmp1610_fu_14124_p2 w_state_is_full_6_fu_14130_p2 w_state_is_full_5_fu_14136_p2 w_state_is_full_4_fu_14142_p2 w_state_is_full_fu_14148_p2 is_writing_fu_14154_p2 writing_hart_fu_14160_p3 sparsemux_9_2_1_1_1_U51 xor_ln127_1_fu_14192_p2 is_unlock_fu_14198_p2 sparsemux_9_2_5_1_1_U52 w_destination_1_fu_14228_p3 w_hart_1_fu_14236_p3 icmp_ln132_fu_14284_p2 icmp_ln132_1_fu_14290_p2 icmp_ln132_2_fu_14296_p2 or_ln132_fu_14302_p2 or_ln132_1_fu_14308_p2 w_state_is_full_10_fu_14314_p2 not_sel_tmp1698_fu_14320_p2 w_state_is_full_9_fu_14326_p2 not_sel_tmp1697_fu_14332_p2 w_state_is_full_8_fu_14338_p2 not_sel_tmp1696_fu_14344_p2 w_state_is_full_7_fu_14350_p2 sparsemux_9_2_32_1_1_U100 sparsemux_9_2_1_1_1_U101 sparsemux_9_2_32_1_1_U102 icmp_ln46_fu_21371_p2 xor_ln92_fu_14356_p2 or_ln92_fu_14362_p2 and_ln92_fu_14368_p2 xor_ln94_fu_14374_p2 and_ln94_fu_14380_p2 and_ln96_fu_14386_p2 icmp_ln96_fu_14392_p2 icmp_ln96_1_fu_14398_p2 or_ln96_fu_14404_p2"
        }]
    },
    "Info": {
      "multihart_ip_Pipeline_VITIS_LOOP_193_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "multihart_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "multihart_ip_Pipeline_VITIS_LOOP_193_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "18.680"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_193_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "7917",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "13495",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "25",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "multihart_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "18.680"
        },
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "45",
          "FF": "8447",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "14014",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "26",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-08 19:26:17 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
