

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'
================================================================
* Date:           Sat Oct 15 11:10:40 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_870_1_VITIS_LOOP_872_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|       23|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       23|      256|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_333_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln870_4_fu_361_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln870_fu_380_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_7_fu_342_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1069_fu_327_p2             |      icmp|   0|  0|  11|           7|           8|
    |select_ln870_1_fu_386_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln870_fu_348_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  72|          31|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_v1_V_phi_fu_136_p16        |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_10_phi_fu_268_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_11_phi_fu_246_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_12_phi_fu_224_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_13_phi_fu_202_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_14_phi_fu_180_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_15_phi_fu_158_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_phi_fu_290_p16        |  14|          3|   16|         48|
    |ap_sig_allocacmp_c7_V_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |c6_V_fu_102                           |   9|          2|    4|          8|
    |c7_V_fu_98                            |   9|          2|    4|          8|
    |fifo_C_drain_PE_1_089_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_fu_106                 |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 184|         40|  157|        442|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c6_V_fu_102              |  4|   0|    4|          0|
    |c7_V_fu_98               |  4|   0|    4|          0|
    |icmp_ln1069_7_reg_578    |  1|   0|    1|          0|
    |icmp_ln1069_reg_574      |  1|   0|    1|          0|
    |indvar_flatten_fu_106    |  7|   0|    7|          0|
    |local_C_V_addr_reg_583   |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 23|   0|   23|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|fifo_C_drain_PE_1_089_dout     |   in|   16|     ap_fifo|                                 fifo_C_drain_PE_1_089|       pointer|
|fifo_C_drain_PE_1_089_empty_n  |   in|    1|     ap_fifo|                                 fifo_C_drain_PE_1_089|       pointer|
|fifo_C_drain_PE_1_089_read     |  out|    1|     ap_fifo|                                 fifo_C_drain_PE_1_089|       pointer|
|local_C_V_address0             |  out|    3|   ap_memory|                                             local_C_V|         array|
|local_C_V_ce0                  |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_q0                   |   in|  128|   ap_memory|                                             local_C_V|         array|
|local_C_V_address1             |  out|    3|   ap_memory|                                             local_C_V|         array|
|local_C_V_ce1                  |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_we1                  |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_d1                   |  out|  128|   ap_memory|                                             local_C_V|         array|
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 5 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c6_V = alloca i32 1"   --->   Operation 6 'alloca' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_C_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_089, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_089, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c6_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten"   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln1069 = icmp_eq  i7 %indvar_flatten_load, i7 64"   --->   Operation 16 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln1069 = add i7 %indvar_flatten_load, i7 1"   --->   Operation 17 'add' 'add_ln1069' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.split22, void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi128EERN3hls6streamItLi0EEE.exit.i.preheader.exitStub"   --->   Operation 18 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 19 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln1069_7 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 20 'icmp' 'icmp_ln1069_7' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.35ns)   --->   "%select_ln870 = select i1 %icmp_ln1069_7, i4 0, i4 %c7_V_load" [src/kernel_kernel.cpp:870]   --->   Operation 21 'select' 'select_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i4 %select_ln870"   --->   Operation 22 'zext' 'zext_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i128 %local_C_V, i64 0, i64 %zext_ln1069" [src/kernel_kernel.cpp:880]   --->   Operation 23 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.20ns)   --->   "%out_data_V = load i3 %local_C_V_addr" [src/kernel_kernel.cpp:880]   --->   Operation 24 'load' 'out_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln870_4 = add i4 %select_ln870, i4 1"   --->   Operation 25 'add' 'add_ln870_4' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln1069 = store i7 %add_ln1069, i7 %indvar_flatten"   --->   Operation 26 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %add_ln870_4, i4 %c7_V"   --->   Operation 27 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c6_V_load = load i4 %c6_V"   --->   Operation 28 'load' 'c6_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln870 = add i4 %c6_V_load, i4 1"   --->   Operation 29 'add' 'add_ln870' <Predicate = (!icmp_ln1069 & icmp_ln1069_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_870_1_VITIS_LOOP_872_2_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.35ns)   --->   "%select_ln870_1 = select i1 %icmp_ln1069_7, i4 %add_ln870, i4 %c6_V_load" [src/kernel_kernel.cpp:870]   --->   Operation 32 'select' 'select_ln870_1' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i4 %select_ln870_1" [src/kernel_kernel.cpp:870]   --->   Operation 33 'trunc' 'trunc_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln872 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/kernel_kernel.cpp:872]   --->   Operation 34 'specpipeline' 'specpipeline_ln872' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/kernel_kernel.cpp:872]   --->   Operation 35 'specloopname' 'specloopname_ln872' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.34ns)   --->   "%data_split_V_1_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_1_089" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'data_split_V_1_2' <Predicate = (!icmp_ln1069)> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/2] (1.20ns)   --->   "%out_data_V = load i3 %local_C_V_addr" [src/kernel_kernel.cpp:880]   --->   Operation 37 'load' 'out_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 38 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %out_data_V, i32 16, i32 31"   --->   Operation 39 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %out_data_V, i32 32, i32 47"   --->   Operation 40 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %out_data_V, i32 48, i32 63"   --->   Operation 41 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_split_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %out_data_V, i32 64, i32 79"   --->   Operation 42 'partselect' 'data_split_V_4' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_split_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %out_data_V, i32 80, i32 95"   --->   Operation 43 'partselect' 'data_split_V_5' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_split_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %out_data_V, i32 96, i32 111"   --->   Operation 44 'partselect' 'data_split_V_6' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data_split_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %out_data_V, i32 112, i32 127"   --->   Operation 45 'partselect' 'data_split_V_7' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.63ns)   --->   "%switch_ln888 = switch i3 %trunc_ln870, void %branch7, i3 0, void %.split22..split18_crit_edge, i3 1, void %.split18, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6" [src/kernel_kernel.cpp:888]   --->   Operation 46 'switch' 'switch_ln888' <Predicate = (!icmp_ln1069)> <Delay = 0.63>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln888 = br void %.split18" [src/kernel_kernel.cpp:888]   --->   Operation 47 'br' 'br_ln888' <Predicate = (!icmp_ln1069 & trunc_ln870 == 6)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln888 = br void %.split18" [src/kernel_kernel.cpp:888]   --->   Operation 48 'br' 'br_ln888' <Predicate = (!icmp_ln1069 & trunc_ln870 == 5)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln888 = br void %.split18" [src/kernel_kernel.cpp:888]   --->   Operation 49 'br' 'br_ln888' <Predicate = (!icmp_ln1069 & trunc_ln870 == 4)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln888 = br void %.split18" [src/kernel_kernel.cpp:888]   --->   Operation 50 'br' 'br_ln888' <Predicate = (!icmp_ln1069 & trunc_ln870 == 3)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln888 = br void %.split18" [src/kernel_kernel.cpp:888]   --->   Operation 51 'br' 'br_ln888' <Predicate = (!icmp_ln1069 & trunc_ln870 == 2)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln888 = br void %.split18" [src/kernel_kernel.cpp:888]   --->   Operation 52 'br' 'br_ln888' <Predicate = (!icmp_ln1069 & trunc_ln870 == 0)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln888 = br void %.split18" [src/kernel_kernel.cpp:888]   --->   Operation 53 'br' 'br_ln888' <Predicate = (!icmp_ln1069 & trunc_ln870 == 7)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v1_V = phi i16 %data_split_V_1_2, void %branch7, i16 %data_split_V_7, void %branch6, i16 %data_split_V_7, void %branch5, i16 %data_split_V_7, void %branch4, i16 %data_split_V_7, void %branch3, i16 %data_split_V_7, void %branch2, i16 %data_split_V_7, void %.split22..split18_crit_edge, i16 %data_split_V_7, void %.split22"   --->   Operation 54 'phi' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%v2_V_15 = phi i16 %data_split_V_6, void %branch7, i16 %data_split_V_1_2, void %branch6, i16 %data_split_V_6, void %branch5, i16 %data_split_V_6, void %branch4, i16 %data_split_V_6, void %branch3, i16 %data_split_V_6, void %branch2, i16 %data_split_V_6, void %.split22..split18_crit_edge, i16 %data_split_V_6, void %.split22"   --->   Operation 55 'phi' 'v2_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%v2_V_14 = phi i16 %data_split_V_5, void %branch7, i16 %data_split_V_5, void %branch6, i16 %data_split_V_1_2, void %branch5, i16 %data_split_V_5, void %branch4, i16 %data_split_V_5, void %branch3, i16 %data_split_V_5, void %branch2, i16 %data_split_V_5, void %.split22..split18_crit_edge, i16 %data_split_V_5, void %.split22"   --->   Operation 56 'phi' 'v2_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v2_V_13 = phi i16 %data_split_V_4, void %branch7, i16 %data_split_V_4, void %branch6, i16 %data_split_V_4, void %branch5, i16 %data_split_V_1_2, void %branch4, i16 %data_split_V_4, void %branch3, i16 %data_split_V_4, void %branch2, i16 %data_split_V_4, void %.split22..split18_crit_edge, i16 %data_split_V_4, void %.split22"   --->   Operation 57 'phi' 'v2_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v2_V_12 = phi i16 %data_split_V_3, void %branch7, i16 %data_split_V_3, void %branch6, i16 %data_split_V_3, void %branch5, i16 %data_split_V_3, void %branch4, i16 %data_split_V_1_2, void %branch3, i16 %data_split_V_3, void %branch2, i16 %data_split_V_3, void %.split22..split18_crit_edge, i16 %data_split_V_3, void %.split22"   --->   Operation 58 'phi' 'v2_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v2_V_11 = phi i16 %data_split_V_2, void %branch7, i16 %data_split_V_2, void %branch6, i16 %data_split_V_2, void %branch5, i16 %data_split_V_2, void %branch4, i16 %data_split_V_2, void %branch3, i16 %data_split_V_1_2, void %branch2, i16 %data_split_V_2, void %.split22..split18_crit_edge, i16 %data_split_V_2, void %.split22"   --->   Operation 59 'phi' 'v2_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V_10 = phi i16 %data_split_V_1, void %branch7, i16 %data_split_V_1, void %branch6, i16 %data_split_V_1, void %branch5, i16 %data_split_V_1, void %branch4, i16 %data_split_V_1, void %branch3, i16 %data_split_V_1, void %branch2, i16 %data_split_V_1, void %.split22..split18_crit_edge, i16 %data_split_V_1_2, void %.split22"   --->   Operation 60 'phi' 'v2_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v2_V = phi i16 %data_split_V_0, void %branch7, i16 %data_split_V_0, void %branch6, i16 %data_split_V_0, void %branch5, i16 %data_split_V_0, void %branch4, i16 %data_split_V_0, void %branch3, i16 %data_split_V_0, void %branch2, i16 %data_split_V_1_2, void %.split22..split18_crit_edge, i16 %data_split_V_0, void %.split22"   --->   Operation 61 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_15, i16 %v2_V_14, i16 %v2_V_13, i16 %v2_V_12, i16 %v2_V_11, i16 %v2_V_10, i16 %v2_V"   --->   Operation 62 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.20ns)   --->   "%store_ln889 = store i128 %p_Result_s, i3 %local_C_V_addr" [src/kernel_kernel.cpp:889]   --->   Operation 63 'store' 'store_ln889' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %select_ln870_1, i4 %c6_V" [src/kernel_kernel.cpp:870]   --->   Operation 64 'store' 'store_ln870' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ fifo_C_drain_PE_1_089]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c7_V                (alloca           ) [ 010]
c6_V                (alloca           ) [ 011]
indvar_flatten      (alloca           ) [ 010]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
icmp_ln1069         (icmp             ) [ 011]
add_ln1069          (add              ) [ 000]
br_ln1069           (br               ) [ 000]
c7_V_load           (load             ) [ 000]
icmp_ln1069_7       (icmp             ) [ 011]
select_ln870        (select           ) [ 000]
zext_ln1069         (zext             ) [ 000]
local_C_V_addr      (getelementptr    ) [ 011]
add_ln870_4         (add              ) [ 000]
store_ln1069        (store            ) [ 000]
store_ln870         (store            ) [ 000]
c6_V_load           (load             ) [ 000]
add_ln870           (add              ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
select_ln870_1      (select           ) [ 000]
trunc_ln870         (trunc            ) [ 011]
specpipeline_ln872  (specpipeline     ) [ 000]
specloopname_ln872  (specloopname     ) [ 000]
data_split_V_1_2    (read             ) [ 000]
out_data_V          (load             ) [ 000]
data_split_V_0      (trunc            ) [ 000]
data_split_V_1      (partselect       ) [ 000]
data_split_V_2      (partselect       ) [ 000]
data_split_V_3      (partselect       ) [ 000]
data_split_V_4      (partselect       ) [ 000]
data_split_V_5      (partselect       ) [ 000]
data_split_V_6      (partselect       ) [ 000]
data_split_V_7      (partselect       ) [ 000]
switch_ln888        (switch           ) [ 000]
br_ln888            (br               ) [ 000]
br_ln888            (br               ) [ 000]
br_ln888            (br               ) [ 000]
br_ln888            (br               ) [ 000]
br_ln888            (br               ) [ 000]
br_ln888            (br               ) [ 000]
br_ln888            (br               ) [ 000]
v1_V                (phi              ) [ 000]
v2_V_15             (phi              ) [ 000]
v2_V_14             (phi              ) [ 000]
v2_V_13             (phi              ) [ 000]
v2_V_12             (phi              ) [ 000]
v2_V_11             (phi              ) [ 000]
v2_V_10             (phi              ) [ 000]
v2_V                (phi              ) [ 000]
p_Result_s          (bitconcatenate   ) [ 000]
store_ln889         (store            ) [ 000]
store_ln870         (store            ) [ 000]
br_ln0              (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_PE_1_089">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_089"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_870_1_VITIS_LOOP_872_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="c7_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c7_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c6_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c6_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_split_V_1_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_1_2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_C_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="1"/>
<pin id="129" dir="0" index="4" bw="3" slack="0"/>
<pin id="130" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="128" slack="0"/>
<pin id="132" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_data_V/1 store_ln889/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="v1_V_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="135" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="v1_V_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="4" bw="16" slack="0"/>
<pin id="142" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="16" slack="0"/>
<pin id="144" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="8" bw="16" slack="0"/>
<pin id="146" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="10" bw="16" slack="0"/>
<pin id="148" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="12" bw="16" slack="0"/>
<pin id="150" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="14" bw="16" slack="0"/>
<pin id="152" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="v2_V_15_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_15 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="v2_V_15_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="4" bw="16" slack="0"/>
<pin id="164" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="16" slack="0"/>
<pin id="166" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="8" bw="16" slack="0"/>
<pin id="168" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="10" bw="16" slack="0"/>
<pin id="170" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="12" bw="16" slack="0"/>
<pin id="172" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="14" bw="16" slack="0"/>
<pin id="174" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_15/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="v2_V_14_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="179" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_14 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="v2_V_14_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="4" bw="16" slack="0"/>
<pin id="186" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="16" slack="0"/>
<pin id="188" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="8" bw="16" slack="0"/>
<pin id="190" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="10" bw="16" slack="0"/>
<pin id="192" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="12" bw="16" slack="0"/>
<pin id="194" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="14" bw="16" slack="0"/>
<pin id="196" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_14/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="v2_V_13_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="201" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_13 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="v2_V_13_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="16" slack="0"/>
<pin id="208" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="16" slack="0"/>
<pin id="210" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="8" bw="16" slack="0"/>
<pin id="212" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="10" bw="16" slack="0"/>
<pin id="214" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="12" bw="16" slack="0"/>
<pin id="216" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="14" bw="16" slack="0"/>
<pin id="218" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_13/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="v2_V_12_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="223" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_12 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="v2_V_12_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="16" slack="0"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="16" slack="0"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="8" bw="16" slack="0"/>
<pin id="234" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="10" bw="16" slack="0"/>
<pin id="236" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="12" bw="16" slack="0"/>
<pin id="238" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="14" bw="16" slack="0"/>
<pin id="240" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_12/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="v2_V_11_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="245" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_11 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="v2_V_11_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="16" slack="0"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="16" slack="0"/>
<pin id="254" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="8" bw="16" slack="0"/>
<pin id="256" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="10" bw="16" slack="0"/>
<pin id="258" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="12" bw="16" slack="0"/>
<pin id="260" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="14" bw="16" slack="0"/>
<pin id="262" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_11/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="v2_V_10_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_10 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="v2_V_10_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="16" slack="0"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="16" slack="0"/>
<pin id="276" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="8" bw="16" slack="0"/>
<pin id="278" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="10" bw="16" slack="0"/>
<pin id="280" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="12" bw="16" slack="0"/>
<pin id="282" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="14" bw="16" slack="0"/>
<pin id="284" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_10/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="v2_V_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="289" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="v2_V_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="16" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="4" bw="16" slack="0"/>
<pin id="296" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="16" slack="0"/>
<pin id="298" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="8" bw="16" slack="0"/>
<pin id="300" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="10" bw="16" slack="0"/>
<pin id="302" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="12" bw="16" slack="0"/>
<pin id="304" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="14" bw="16" slack="0"/>
<pin id="306" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln0_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln0_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln0_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln1069_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln1069_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="c7_V_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c7_V_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln1069_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_7/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln870_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln870/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln1069_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln870_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_4/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln1069_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln870_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="c6_V_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c6_V_load/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln870_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln870_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln870_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln870_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="data_split_V_0_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="128" slack="0"/>
<pin id="399" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="data_split_V_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="128" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="data_split_V_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="128" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="0" index="3" bw="7" slack="0"/>
<pin id="430" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="data_split_V_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="128" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="data_split_V_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="128" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="0" index="3" bw="8" slack="0"/>
<pin id="464" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_4/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="data_split_V_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="128" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="0" index="3" bw="8" slack="0"/>
<pin id="481" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_5/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="data_split_V_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="128" slack="0"/>
<pin id="496" dir="0" index="2" bw="8" slack="0"/>
<pin id="497" dir="0" index="3" bw="8" slack="0"/>
<pin id="498" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_6/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="data_split_V_7_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="128" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="0" index="3" bw="8" slack="0"/>
<pin id="515" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_7/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Result_s_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="128" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="0"/>
<pin id="530" dir="0" index="2" bw="16" slack="0"/>
<pin id="531" dir="0" index="3" bw="16" slack="0"/>
<pin id="532" dir="0" index="4" bw="16" slack="0"/>
<pin id="533" dir="0" index="5" bw="16" slack="0"/>
<pin id="534" dir="0" index="6" bw="16" slack="0"/>
<pin id="535" dir="0" index="7" bw="16" slack="0"/>
<pin id="536" dir="0" index="8" bw="16" slack="0"/>
<pin id="537" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln870_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="1"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="c7_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="560" class="1005" name="c6_V_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c6_V "/>
</bind>
</comp>

<comp id="567" class="1005" name="indvar_flatten_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="574" class="1005" name="icmp_ln1069_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="578" class="1005" name="icmp_ln1069_7_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1069_7 "/>
</bind>
</comp>

<comp id="583" class="1005" name="local_C_V_addr_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="1"/>
<pin id="585" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="154"><net_src comp="110" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="176"><net_src comp="110" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="198"><net_src comp="110" pin="2"/><net_sink comp="180" pin=4"/></net>

<net id="220"><net_src comp="110" pin="2"/><net_sink comp="202" pin=6"/></net>

<net id="242"><net_src comp="110" pin="2"/><net_sink comp="224" pin=8"/></net>

<net id="264"><net_src comp="110" pin="2"/><net_sink comp="246" pin=10"/></net>

<net id="286"><net_src comp="110" pin="2"/><net_sink comp="268" pin=14"/></net>

<net id="308"><net_src comp="110" pin="2"/><net_sink comp="290" pin=12"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="339" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="365"><net_src comp="348" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="333" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="361" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="377" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="123" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="290" pin=6"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="290" pin=8"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="290" pin=10"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="290" pin=14"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="123" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="56" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="418"><net_src comp="408" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="419"><net_src comp="408" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="420"><net_src comp="408" pin="4"/><net_sink comp="268" pin=4"/></net>

<net id="421"><net_src comp="408" pin="4"/><net_sink comp="268" pin=6"/></net>

<net id="422"><net_src comp="408" pin="4"/><net_sink comp="268" pin=8"/></net>

<net id="423"><net_src comp="408" pin="4"/><net_sink comp="268" pin=10"/></net>

<net id="424"><net_src comp="408" pin="4"/><net_sink comp="268" pin=12"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="123" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="435"><net_src comp="425" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="436"><net_src comp="425" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="437"><net_src comp="425" pin="4"/><net_sink comp="246" pin=4"/></net>

<net id="438"><net_src comp="425" pin="4"/><net_sink comp="246" pin=6"/></net>

<net id="439"><net_src comp="425" pin="4"/><net_sink comp="246" pin=8"/></net>

<net id="440"><net_src comp="425" pin="4"/><net_sink comp="246" pin=12"/></net>

<net id="441"><net_src comp="425" pin="4"/><net_sink comp="246" pin=14"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="123" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="452"><net_src comp="442" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="453"><net_src comp="442" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="454"><net_src comp="442" pin="4"/><net_sink comp="224" pin=4"/></net>

<net id="455"><net_src comp="442" pin="4"/><net_sink comp="224" pin=6"/></net>

<net id="456"><net_src comp="442" pin="4"/><net_sink comp="224" pin=10"/></net>

<net id="457"><net_src comp="442" pin="4"/><net_sink comp="224" pin=12"/></net>

<net id="458"><net_src comp="442" pin="4"/><net_sink comp="224" pin=14"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="123" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="66" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="68" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="469"><net_src comp="459" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="470"><net_src comp="459" pin="4"/><net_sink comp="202" pin=2"/></net>

<net id="471"><net_src comp="459" pin="4"/><net_sink comp="202" pin=4"/></net>

<net id="472"><net_src comp="459" pin="4"/><net_sink comp="202" pin=8"/></net>

<net id="473"><net_src comp="459" pin="4"/><net_sink comp="202" pin=10"/></net>

<net id="474"><net_src comp="459" pin="4"/><net_sink comp="202" pin=12"/></net>

<net id="475"><net_src comp="459" pin="4"/><net_sink comp="202" pin=14"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="123" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="70" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="72" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="486"><net_src comp="476" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="487"><net_src comp="476" pin="4"/><net_sink comp="180" pin=2"/></net>

<net id="488"><net_src comp="476" pin="4"/><net_sink comp="180" pin=6"/></net>

<net id="489"><net_src comp="476" pin="4"/><net_sink comp="180" pin=8"/></net>

<net id="490"><net_src comp="476" pin="4"/><net_sink comp="180" pin=10"/></net>

<net id="491"><net_src comp="476" pin="4"/><net_sink comp="180" pin=12"/></net>

<net id="492"><net_src comp="476" pin="4"/><net_sink comp="180" pin=14"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="123" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="503"><net_src comp="493" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="504"><net_src comp="493" pin="4"/><net_sink comp="158" pin=4"/></net>

<net id="505"><net_src comp="493" pin="4"/><net_sink comp="158" pin=6"/></net>

<net id="506"><net_src comp="493" pin="4"/><net_sink comp="158" pin=8"/></net>

<net id="507"><net_src comp="493" pin="4"/><net_sink comp="158" pin=10"/></net>

<net id="508"><net_src comp="493" pin="4"/><net_sink comp="158" pin=12"/></net>

<net id="509"><net_src comp="493" pin="4"/><net_sink comp="158" pin=14"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="123" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="78" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="520"><net_src comp="510" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="521"><net_src comp="510" pin="4"/><net_sink comp="136" pin=4"/></net>

<net id="522"><net_src comp="510" pin="4"/><net_sink comp="136" pin=6"/></net>

<net id="523"><net_src comp="510" pin="4"/><net_sink comp="136" pin=8"/></net>

<net id="524"><net_src comp="510" pin="4"/><net_sink comp="136" pin=10"/></net>

<net id="525"><net_src comp="510" pin="4"/><net_sink comp="136" pin=12"/></net>

<net id="526"><net_src comp="510" pin="4"/><net_sink comp="136" pin=14"/></net>

<net id="538"><net_src comp="96" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="539"><net_src comp="136" pin="16"/><net_sink comp="527" pin=1"/></net>

<net id="540"><net_src comp="158" pin="16"/><net_sink comp="527" pin=2"/></net>

<net id="541"><net_src comp="180" pin="16"/><net_sink comp="527" pin=3"/></net>

<net id="542"><net_src comp="202" pin="16"/><net_sink comp="527" pin=4"/></net>

<net id="543"><net_src comp="224" pin="16"/><net_sink comp="527" pin=5"/></net>

<net id="544"><net_src comp="246" pin="16"/><net_sink comp="527" pin=6"/></net>

<net id="545"><net_src comp="268" pin="16"/><net_sink comp="527" pin=7"/></net>

<net id="546"><net_src comp="290" pin="16"/><net_sink comp="527" pin=8"/></net>

<net id="547"><net_src comp="527" pin="9"/><net_sink comp="123" pin=4"/></net>

<net id="552"><net_src comp="386" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="98" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="563"><net_src comp="102" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="570"><net_src comp="106" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="577"><net_src comp="327" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="342" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="586"><net_src comp="116" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_C_V | {2 }
	Port: fifo_C_drain_PE_1_089 | {}
 - Input state : 
	Port: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 : local_C_V | {1 2 }
	Port: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 : fifo_C_drain_PE_1_089 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1069 : 2
		add_ln1069 : 2
		br_ln1069 : 3
		c7_V_load : 1
		icmp_ln1069_7 : 2
		select_ln870 : 3
		zext_ln1069 : 4
		local_C_V_addr : 5
		out_data_V : 6
		add_ln870_4 : 4
		store_ln1069 : 3
		store_ln870 : 5
	State 2
		add_ln870 : 1
		select_ln870_1 : 2
		trunc_ln870 : 3
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
		data_split_V_4 : 1
		data_split_V_5 : 1
		data_split_V_6 : 1
		data_split_V_7 : 1
		switch_ln888 : 4
		v1_V : 5
		v2_V_15 : 5
		v2_V_14 : 5
		v2_V_13 : 5
		v2_V_12 : 5
		v2_V_11 : 5
		v2_V_10 : 5
		v2_V : 5
		p_Result_s : 6
		store_ln889 : 7
		store_ln870 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln1069_fu_333      |    0    |    14   |
|    add   |      add_ln870_4_fu_361      |    0    |    12   |
|          |       add_ln870_fu_380       |    0    |    12   |
|----------|------------------------------|---------|---------|
|   icmp   |      icmp_ln1069_fu_327      |    0    |    10   |
|          |     icmp_ln1069_7_fu_342     |    0    |    9    |
|----------|------------------------------|---------|---------|
|  select  |      select_ln870_fu_348     |    0    |    4    |
|          |     select_ln870_1_fu_386    |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | data_split_V_1_2_read_fu_110 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      zext_ln1069_fu_356      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln870_fu_393      |    0    |    0    |
|          |     data_split_V_0_fu_397    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     data_split_V_1_fu_408    |    0    |    0    |
|          |     data_split_V_2_fu_425    |    0    |    0    |
|          |     data_split_V_3_fu_442    |    0    |    0    |
|partselect|     data_split_V_4_fu_459    |    0    |    0    |
|          |     data_split_V_5_fu_476    |    0    |    0    |
|          |     data_split_V_6_fu_493    |    0    |    0    |
|          |     data_split_V_7_fu_510    |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       p_Result_s_fu_527      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    65   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     c6_V_reg_560     |    4   |
|     c7_V_reg_553     |    4   |
| icmp_ln1069_7_reg_578|    1   |
|  icmp_ln1069_reg_574 |    1   |
|indvar_flatten_reg_567|    7   |
|local_C_V_addr_reg_583|    3   |
|     v1_V_reg_133     |   16   |
|    v2_V_10_reg_265   |   16   |
|    v2_V_11_reg_243   |   16   |
|    v2_V_12_reg_221   |   16   |
|    v2_V_13_reg_199   |   16   |
|    v2_V_14_reg_177   |   16   |
|    v2_V_15_reg_155   |   16   |
|     v2_V_reg_287     |   16   |
+----------------------+--------+
|         Total        |   148  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   148  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   148  |   74   |
+-----------+--------+--------+--------+
