I 000045 55 609           1620759279274 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759279275 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 41154243151611524314501b454745424347404714)
	(_ent
		(_time 1620759279260)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759279307 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759279308 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 61353560623337773735733e326737666362636737)
	(_ent
		(_time 1620759279296)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759279339 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759279340 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 80d58a8ed6d6d69382d498da8787828382878886d6)
	(_ent
		(_time 1620759279325)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759279386 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759279387 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code affbfbf8acf8febaf8afbdf5f7a8abaaf9a9aea9ab)
	(_ent
		(_time 1620759279368)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759279430 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759279431 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code de8a898fdd8988c8d68fca87d9d8dfd8dad8dad8db)
	(_ent
		(_time 1620759279411)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759279457 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759279458 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code edb9bbbfbcbbb1feeee9f5b2bdebb9eae8eae5eeef)
	(_ent
		(_time 1620759279447)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000056 55 1218          1620759279563 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 313))
	(_version ve4)
	(_time 1620759279564 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5b0e5a580c0d0c4c5f5b18000e5e0d5d5a5d0e5d5a)
	(_ent
		(_time 1620759279556)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__315(_arch 0 0 315(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759279599 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 348))
	(_version ve4)
	(_time 1620759279600 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7a2f7d7b2e2c2d6d7c7c3c202c7c7f7c2f7c7f7d78)
	(_ent
		(_time 1620759279583)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759279642 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 377))
	(_version ve4)
	(_time 1620759279643 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a9fcaefea5fffebeacfeeff3faafacaffcafaaafa1)
	(_ent
		(_time 1620759279621)
	)
	(_inst TG 0 385(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 390(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 394(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 378(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 379(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 379(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 380(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 381(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 381(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 381(_arch(_uni))))
		(_prcs
			(line__396(_arch 0 0 396(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759279668 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 401))
	(_version ve4)
	(_time 1620759279669 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c89dcf9dc59e9fdfcdc48e929bcecdce9dcecbcec0)
	(_ent
		(_time 1620759279621)
	)
	(_inst TG 0 409(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 412(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 416(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 402(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 403(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 403(_arch(_uni))))
		(_sig(_int T 0 0 403(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 404(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 404(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 405(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 405(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 405(_arch(_uni))))
		(_prcs
			(line__418(_arch 0 0 418(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759386267 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759386268 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 2a292f2e2e7d7a39287f3b702e2c2e29282c2b2c7f)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759386291 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759386292 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 494a1b4a421b1f5f1f1d5b161a4f1f4e4b4a4b4f1f)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759386319 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759386320 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 686a6468363e3e7b6a3c70326f6f6a6b6a6f606e3e)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759386355 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759386356 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8784d589d5d0d692d08795dddf808382d181868183)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759386390 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759386391 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a7a4f6f3f6f0f1b1aff6b3fea0a1a6a1a3a1a3a1a2)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759386413 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759386414 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c6c59692c5909ad5c5c2de9996c092c1c3c1cec5c4)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759386444 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759386445 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e5e7e2b7e0b2b4f3e7e5fcbfb5e3b6e0b3e2e7e3ec)
	(_ent
		(_time 1620759386429)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759386495 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759386496 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 14171613154315021247064e4c1217114212401311)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759386534 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759386535 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3330313635643225323c21696b3530366535673436)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1620759386583 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759386584 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 727075737524256576723129277724747374277473)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759386612 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759386613 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8183808f85d7d6968787c7dbd7878487d487848683)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759386644 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759386645 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a1a3a0f6a5f7f6b6a4f6e7fbf2a7a4a7f4a7a2a7a9)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759386675 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759386676 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d0d2d182d58687c7d5dc968a83d6d5d685d6d3d6d8)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int T 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759440874 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759440875 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7b7f737a7c2c2b68792e6a217f7d7f78797d7a7d2e)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759440880 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759440881 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8b8fd484dbd9dd9ddddf99d4d88ddd8c8988898ddd)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759440890 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759440891 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8b8e8a858fdddd9889df93d18c8c8988898c838ddd)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759440901 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759440902 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9a9ec5959ecdcb8fcd9a88c0c29d9e9fcc9c9b9c9e)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759440909 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759440910 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9a9ec6969dcdcc8c92cb8ec39d9c9b9c9e9c9e9c9f)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759440922 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759440923 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code aaaef7fcfefcf6b9a9aeb2f5faacfeadafada2a9a8)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759440935 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759440936 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code babfb0efebedebacb8baa3e0eabce9bfecbdb8bcb3)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759440955 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759440956 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c9cdc79cc59ec8dfcf9adb9391cfcacc9fcf9dcecc)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759440969 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759440970 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d9ddd78bd58ed8cfd8d6cb8381dfdadc8fdf8ddedc)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759440983 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759440984 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e8ede3bbe5bebfffece8abb3bdedbeeee9eebdeee9)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759440989 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759440990 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8fdf5a8f5aeafeffefebea2aefefdfeadfefdfffa)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759441002 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759441003 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8fdf5a8f5aeafeffdafbea2abfefdfeadfefbfef0)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759441011 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759441012 2021.05.11 21:57:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 080d5d0e055e5f1f0d044e525b0e0d0e5d0e0b0e00)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int T 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759517136 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759517137 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 65666765353235766730743f616361666763646330)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759517142 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759517143 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 74772174722622622220662b277222737677767222)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759517153 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759517154 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 74767f752622226776206c2e7373767776737c7222)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759517163 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759517164 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8487d18ad5d3d591d38496dedc838081d282858280)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759517173 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759517174 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9497c298c6c3c2829cc580cd939295929092909291)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759517185 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759517186 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9497c39a95c2c88797908ccbc492c09391939c9796)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759517197 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759517198 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a3a1a3f5a0f4f2b5a1a3baf9f3a5f0a6f5a4a1a5aa)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759517220 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759517221 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c2c1c697c595c3d4c491d0989ac4c1c794c496c5c7)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759517235 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759517236 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d2d1d680d585d3c4d3ddc0888ad4d1d784d486d5d7)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759517253 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759517254 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e2e0e3b1e5b4b5f5e6e2a1b9b7e7b4e4e3e4b7e4e3)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759517268 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759517269 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f1f3f6a1f5a7a6e6f7f7b7aba7f7f4f7a4f7f4f6f3)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759517282 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759517283 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 01030107055756160456475b520704075407020709)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759517292 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759517293 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0103010705575616040d475b520704075407020709)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int T 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759600827 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759600828 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 4c431c4e4a1b1c5f4e195d16484a484f4e4a4d4a19)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759600853 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759600854 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5c535b5e0d0e0a4a0a084e030f5a0a5b5e5f5e5a0a)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759600876 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759600877 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7b75227a7f2d2d68792f63217c7c7978797c737d2d)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759600910 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759600911 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9a959d959ecdcb8fcd9a88c0c29d9e9fcc9c9b9c9e)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759600945 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759600946 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code bab5beedbdedecacb2ebaee3bdbcbbbcbebcbebcbf)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759600972 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759600973 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d9d6dc8ad58f85cadaddc18689df8ddedcded1dadb)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759601005 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759601006 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8f6aaa9f0afa9eefaf8e1a2a8feabfdaefffafef1)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759601057 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759601058 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 37386232356036213164256d6f3134326131633032)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759601100 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759601101 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 56590355550157405759440c0e5055530050025153)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759601140 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759601141 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 858bd58b85d3d2928185c6ded080d3838483d08384)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759601174 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759601175 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a4aaf2f3a5f2f3b3a2a2e2fef2a2a1a2f1a2a1a3a6)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759601206 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759601207 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c3cd9596c59594d4c694859990c5c6c596c5c0c5cb)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759601232 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759601233 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e2ecb4b1e5b4b5f5e7eea4b8b1e4e7e4b7e4e1e4ea)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759605648 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759605649 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 194e4c1e454e490a1b4c08431d1f1d1a1b1f181f4c)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759605657 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759605658 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 287f2a2d227a7e3e7e7c3a777b2e7e2f2a2b2a2e7e)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759605671 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759605672 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 386e643d666e6e2b3a6c20623f3f3a3b3a3f303e6e)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759605690 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759605691 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 481f4a4a151f195d1f485a12104f4c4d1e4e494e4c)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759605702 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759605703 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 57005657060001415f06430e505156515351535152)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759605711 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759605712 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5700575555010b4454534f080751035052505f5455)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759605730 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759605731 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 762021767021276074766f2c26702573207174707f)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759605741 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759605742 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 76212577752177607025642c2e7075732070227173)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759605765 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759605766 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 96c1c59995c19780979984ccce909593c090c29193)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759605781 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759605782 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a5f3f3f2a5f3f2b2a1a5e6fef0a0f3a3a4a3f0a3a4)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759605797 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759605798 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b5e3e5e1b5e3e2a2b3b3f3efe3b3b0b3e0b3b0b2b7)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759605804 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759605805 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b5e3e5e1b5e3e2a2b0e2f3efe6b3b0b3e0b3b6b3bd)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759605817 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759605818 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c5939590c59392d2c0c9839f96c3c0c390c3c6c3cd)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759605893 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759605894 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 134447144544430011460249171517101115121546)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759605916 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759605917 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 32653136326064246466206d613464353031303464)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759605947 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759605948 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 51070c52060707425305490b565653525356595707)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759605982 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759605983 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 70277371252721652770622a287774752676717674)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759606016 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759606017 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 90c7909cc6c7c68698c184c9979691969496949695)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759606041 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759606042 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code aff8aef9fcf9f3bcacabb7f0ffa9fba8aaa8a7acad)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759606081 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759606082 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code ce98989a9b999fd8ccced7949ec89dcb98c9ccc8c7)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759606145 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759606146 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0d5a5c0b5c5a0c1b0b5e1f57550b0e085b0b590a08)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759606195 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759606196 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3c6b6d396a6b3d2a3d332e66643a3f396a3a683b39)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759606231 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759606232 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 6a3c3e6a3e3c3d7d6e6a29313f6f3c6c6b6c3f6c6b)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759606261 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759606262 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8adcd884dedcdd9d8c8cccd0dc8c8f8cdf8c8f8d88)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759606298 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759606299 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a9fffbfea5fffebeacfeeff3faafacaffcafaaafa1)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759606322 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759606323 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c89e9a9dc59e9fdfcdc48e929bcecdce9dcecbcec0)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759817801 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759817802 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e5b6edb6b5b2b5f6e7b0f4bfe1e3e1e6e7e3e4e3b0)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759817811 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759817812 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e5b6bab7e2b7b3f3b3b1f7bab6e3b3e2e7e6e7e3b3)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759817822 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759817823 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f4a6f5a4a6a2a2e7f6a0ecaef3f3f6f7f6f3fcf2a2)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759817839 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759817840 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 04570302555355115304165e5c0300015202050200)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759817851 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759817852 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 13401717464445051b42074a141512151715171516)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759817859 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759817860 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1340161515454f0010170b4c4315471416141b1011)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759817872 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759817873 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 237171262074723521233a7973257026752421252a)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4342          1620759817886 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759817887 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3360653635643225356021696b3530366535673436)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 6))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 7(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 8))
			)
			(_port
				((X)(temp_in_1(_index 9)))
				((Y)(temp_in_2(_index 10)))
				((Cin)(_code 11))
				((Sum)(temp_out(_index 12)))
				((Cout)(Cout(_index 13)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(Cout(_index 15)))
				((Input)(temp_out(_index 16)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 17))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 18(_index 19))))(_read(3(_index 20(_index 21)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 22(_range 23)))(6(_index 24)))(_read(3(_index 25(_range 26)))(6(_index 27))))))
			)
		)
		(_part (3(_index 28(_index 29)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 30)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 31)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 32)))(_sens(3(_index 33))(6(_index 34)))(_read(3(_index 35))(6(_index 36))))))
				(line__258(_arch 5 0 258(_assignment(_trgt(2(_range 37)))(_sens(3(_index 38)))(_read(3(_index 39))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 40 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 41 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 42 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 43 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 44)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 45)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 46 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 47))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 48))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 49 -1)
)
I 000085 55 5414          1620759817908 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759817909 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5201045155055344535d40080a5451570454065557)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1620759817928 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759817929 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 623031626534357566622139376734646364376463)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759817941 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759817942 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 71232470752726667777372b277774772477747673)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759817951 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759817952 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 71232470752726667426372b227774772477727779)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759817963 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759817964 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 81d3d48f85d7d696848dc7dbd2878487d487828789)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620762319737 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620762319738 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 06010000555156150453175c020002050400070053)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
V 000044 55 607           1620762319749 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620762319750 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 161147101244400040420449451040111415141040)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
V 000045 55 610           1620762319760 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620762319761 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 161019114640400514420e4c1111141514111e1040)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
V 000065 55 1295          1620762319775 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620762319776 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 26217722757177337126347c7e2122237020272022)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000063 55 1833          1620762319787 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620762319788 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 35326733666263233d64216c323334333133313330)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
V 000047 55 1287          1620762319797 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620762319798 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 454216464513195646415d1a1543114240424d4647)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
V 000060 55 1025          1620762319805 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620762319806 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 454341464012145347455c1f15431640134247434c)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
V 000085 55 4233          1620762319858 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620762319859 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8384838d85d4829585d091d9db858086d585d78486)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
V 000085 55 5414          1620762319896 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620762319897 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a3a4a3f4a5f4a2b5a2acb1f9fba5a0a6f5a5f7a4a6)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
V 000056 55 1218          1620762319934 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620762319935 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d2d4d780d58485c5d6d2918987d784d4d3d487d4d3)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
V 000055 55 1267          1620762319961 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620762319962 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e1e7e2b2e5b7b6f6e7e7a7bbb7e7e4e7b4e7e4e6e3)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
V 000053 55 1697          1620762319990 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620762319991 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 00060c06055657170557465a530605065506030608)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
V 000053 55 1697          1620762320013 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620762320014 2021.05.11 22:45:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 20262c2425767737252c667a732625267526232628)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
V 000045 55 628           1620764077796 And2
(_unit VHDL(and2 0 9(and2 1 15))
	(_version ve4)
	(_time 1620764077797 2021.05.11 23:14:37)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/And2.vhd\)))
	(_parameters tan)
	(_code 85d6d58bd5d2d59687d094df8183818687838483d0)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
