 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fsm_encode_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:39:07 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reg2_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg2_reg_3_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg2_reg_3_/Q (DFFR_X1)                  0.02      0.11       0.11 r
  reg2[3] (net)                  4                   0.00       0.11 r
  sub_50_U90/ZN (NAND2_X1)                 0.01      0.04       0.15 f
  sub_50_n45 (net)               2                   0.00       0.15 f
  sub_50_U67/ZN (NAND2_X1)                 0.01      0.03       0.18 r
  sub_50_n44 (net)               1                   0.00       0.18 r
  sub_50_U57/ZN (NOR2_X1)                  0.01      0.02       0.20 f
  sub_50_n41 (net)               1                   0.00       0.20 f
  sub_50_U56/ZN (AOI21_X1)                 0.02      0.04       0.24 r
  sub_50_n36 (net)               1                   0.00       0.24 r
  sub_50_U97/ZN (NAND4_X1)                 0.02      0.05       0.29 f
  sub_50_n33 (net)               1                   0.00       0.29 f
  sub_50_U102/ZN (XNOR2_X1)                0.01      0.06       0.35 f
  N54 (net)                      1                   0.00       0.35 f
  U198/ZN (AOI221_X1)                      0.04      0.09       0.43 r
  n195 (net)                     1                   0.00       0.43 r
  U199/ZN (INV_X1)                         0.01      0.02       0.45 f
  n88 (net)                      1                   0.00       0.45 f
  reg1_reg_7_/D (DFFR_X1)                  0.01      0.01       0.46 f
  data arrival time                                             0.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_7_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.40


  Startpoint: reg1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg1_reg_0_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg1_reg_0_/Q (DFFR_X1)                  0.01      0.10       0.10 r
  reg1[0] (net)                  2                   0.00       0.10 r
  sub_50_U50/Z (BUF_X1)                    0.02      0.04       0.15 r
  sub_50_n30 (net)               3                   0.00       0.15 r
  sub_50_U91/ZN (NAND2_X1)                 0.01      0.04       0.18 f
  sub_50_n103 (net)              3                   0.00       0.18 f
  sub_50_U82/ZN (NAND2_X1)                 0.01      0.04       0.22 r
  sub_50_n87 (net)               2                   0.00       0.22 r
  sub_50_U51/ZN (NAND4_X1)                 0.02      0.04       0.26 f
  sub_50_n82 (net)               1                   0.00       0.26 f
  sub_50_U114/ZN (NAND3_X1)                0.01      0.03       0.29 r
  sub_50_n81 (net)               1                   0.00       0.29 r
  sub_50_U64/ZN (NAND2_X1)                 0.01      0.03       0.32 f
  sub_50_n80 (net)               1                   0.00       0.32 f
  sub_50_U105/ZN (NAND2_X1)                0.01      0.03       0.34 r
  sub_50_n76 (net)               1                   0.00       0.34 r
  sub_50_U104/ZN (XNOR2_X1)                0.02      0.05       0.40 r
  N52 (net)                      1                   0.00       0.40 r
  U150/ZN (NAND2_X1)                       0.01      0.03       0.43 f
  n184 (net)                     1                   0.00       0.43 f
  U110/ZN (NAND4_X1)                       0.01      0.03       0.46 r
  n78 (net)                      1                   0.00       0.46 r
  reg1_reg_5_/D (DFFR_X1)                  0.01      0.01       0.46 r
  data arrival time                                             0.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_5_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.40


  Startpoint: reg1_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg1_reg_0_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg1_reg_0_/Q (DFFR_X1)                  0.01      0.10       0.10 r
  reg1[0] (net)                  2                   0.00       0.10 r
  sub_50_U50/Z (BUF_X1)                    0.02      0.04       0.15 r
  sub_50_n30 (net)               3                   0.00       0.15 r
  sub_50_U91/ZN (NAND2_X1)                 0.01      0.04       0.18 f
  sub_50_n103 (net)              3                   0.00       0.18 f
  sub_50_U82/ZN (NAND2_X1)                 0.01      0.04       0.22 r
  sub_50_n87 (net)               2                   0.00       0.22 r
  sub_50_U19/ZN (AND4_X1)                  0.01      0.06       0.28 r
  sub_50_n16 (net)               1                   0.00       0.28 r
  sub_50_U22/ZN (NOR3_X1)                  0.01      0.02       0.31 f
  sub_50_n84 (net)               1                   0.00       0.31 f
  sub_50_U84/ZN (XNOR2_X1)                 0.01      0.05       0.36 f
  N51 (net)                      1                   0.00       0.36 f
  U179/ZN (AOI22_X1)                       0.03      0.05       0.40 r
  n180 (net)                     1                   0.00       0.40 r
  U181/ZN (OAI211_X1)                      0.01      0.04       0.44 f
  n80 (net)                      1                   0.00       0.44 f
  reg1_reg_4_/D (DFFR_X1)                  0.01      0.01       0.45 f
  data arrival time                                             0.45

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_4_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.40


  Startpoint: reg2_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg2_reg_0_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg2_reg_0_/QN (DFFR_X1)                 0.01      0.06       0.06 f
  n133 (net)                     1                   0.00       0.06 f
  U134/ZN (INV_X1)                         0.01      0.03       0.10 r
  n134 (net)                     3                   0.00       0.10 r
  sub_50_U47/ZN (INV_X1)                   0.01      0.03       0.13 f
  sub_50_n27 (net)               3                   0.00       0.13 f
  sub_50_U16/ZN (AND2_X1)                  0.01      0.04       0.17 f
  sub_50_n13 (net)               1                   0.00       0.17 f
  sub_50_U111/ZN (OAI211_X1)               0.02      0.04       0.21 r
  sub_50_n72 (net)               1                   0.00       0.21 r
  sub_50_U110/ZN (NAND2_X1)                0.01      0.03       0.24 f
  sub_50_n67 (net)               1                   0.00       0.24 f
  sub_50_U98/ZN (OAI21_X1)                 0.02      0.04       0.28 r
  sub_50_n66 (net)               1                   0.00       0.28 r
  sub_50_U94/ZN (NAND2_X1)                 0.01      0.03       0.31 f
  sub_50_n61 (net)               1                   0.00       0.31 f
  sub_50_U101/ZN (XNOR2_X1)                0.01      0.05       0.36 f
  N53 (net)                      1                   0.00       0.36 f
  U186/ZN (AOI221_X1)                      0.04      0.06       0.42 r
  n190 (net)                     1                   0.00       0.42 r
  U187/ZN (INV_X1)                         0.01      0.02       0.45 f
  n76 (net)                      1                   0.00       0.45 f
  reg1_reg_6_/D (DFFR_X1)                  0.01      0.01       0.45 f
  data arrival time                                             0.45

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_6_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.39


  Startpoint: reg2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg2_reg_1_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg2_reg_1_/Q (DFFR_X1)                  0.02      0.10       0.10 f
  reg2[1] (net)                  6                   0.00       0.10 f
  add_49_U4/ZN (OR2_X2)                    0.01      0.07       0.17 f
  add_49_n75 (net)               4                   0.00       0.17 f
  add_49_U93/ZN (NAND3_X1)                 0.02      0.04       0.21 r
  add_49_n84 (net)               2                   0.00       0.21 r
  add_49_U54/ZN (NAND2_X1)                 0.01      0.03       0.24 f
  add_49_n83 (net)               1                   0.00       0.24 f
  add_49_U66/ZN (NAND2_X1)                 0.01      0.03       0.26 r
  add_49_n82 (net)               1                   0.00       0.26 r
  add_49_U19/ZN (NAND2_X1)                 0.01      0.03       0.29 f
  add_49_n80 (net)               1                   0.00       0.29 f
  add_49_U39/ZN (XNOR2_X1)                 0.01      0.05       0.34 f
  N42 (net)                      1                   0.00       0.34 f
  U176/ZN (AOI22_X1)                       0.03      0.05       0.40 r
  n176 (net)                     1                   0.00       0.40 r
  U177/ZN (OAI211_X1)                      0.01      0.04       0.44 f
  n82 (net)                      1                   0.00       0.44 f
  reg1_reg_3_/D (DFFR_X1)                  0.01      0.01       0.45 f
  data arrival time                                             0.45

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_3_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.39


  Startpoint: reg2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg2_reg_1_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg2_reg_1_/Q (DFFR_X1)                  0.03      0.12       0.12 r
  reg2[1] (net)                  6                   0.00       0.12 r
  add_49_U4/ZN (OR2_X2)                    0.01      0.06       0.18 r
  add_49_n75 (net)               4                   0.00       0.18 r
  add_49_U93/ZN (NAND3_X1)                 0.01      0.04       0.22 f
  add_49_n84 (net)               2                   0.00       0.22 f
  add_49_U25/ZN (AND2_X1)                  0.01      0.04       0.26 f
  add_49_n9 (net)                1                   0.00       0.26 f
  add_49_U6/ZN (XNOR2_X1)                  0.01      0.05       0.31 f
  N41 (net)                      1                   0.00       0.31 f
  U172/ZN (AOI22_X1)                       0.03      0.05       0.37 r
  n173 (net)                     1                   0.00       0.37 r
  U173/ZN (OAI211_X1)                      0.01      0.04       0.41 f
  n84 (net)                      1                   0.00       0.41 f
  reg1_reg_2_/D (DFFR_X1)                  0.01      0.01       0.42 f
  data arrival time                                             0.42

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_2_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.42
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.36


  Startpoint: current_state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_2_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_2_/Q (DFFR_X1)         0.04      0.13       0.13 r
  current_state[2] (net)         7                   0.00       0.13 r
  U152/ZN (NAND2_X1)                       0.02      0.05       0.18 f
  n166 (net)                     3                   0.00       0.18 f
  U160/ZN (OAI21_X1)                       0.03      0.05       0.22 r
  n191 (net)                     2                   0.00       0.22 r
  U164/ZN (NAND3_X1)                       0.03      0.06       0.28 f
  n192 (net)                     4                   0.00       0.28 f
  U113/ZN (INV_X1)                         0.01      0.04       0.32 r
  n182 (net)                     2                   0.00       0.32 r
  U165/ZN (AOI22_X1)                       0.01      0.04       0.36 f
  n171 (net)                     1                   0.00       0.36 f
  U169/ZN (OAI211_X1)                      0.02      0.03       0.39 r
  n86 (net)                      1                   0.00       0.39 r
  reg1_reg_1_/D (DFFR_X1)                  0.02      0.01       0.40 r
  data arrival time                                             0.40

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_1_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.40
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.34


  Startpoint: current_state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_2_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_2_/Q (DFFR_X1)         0.04      0.13       0.13 r
  current_state[2] (net)         7                   0.00       0.13 r
  U152/ZN (NAND2_X1)                       0.02      0.05       0.18 f
  n166 (net)                     3                   0.00       0.18 f
  U133/ZN (OAI21_X1)                       0.05      0.06       0.23 r
  n132 (net)                     4                   0.00       0.23 r
  U112/ZN (AND2_X2)                        0.02      0.08       0.31 r
  n109 (net)                     8                   0.00       0.31 r
  U200/ZN (AOI22_X1)                       0.01      0.04       0.35 f
  n200 (net)                     1                   0.00       0.35 f
  U202/ZN (NAND2_X1)                       0.01      0.03       0.38 r
  n87 (net)                      1                   0.00       0.38 r
  reg1_reg_0_/D (DFFR_X1)                  0.01      0.01       0.39 r
  data arrival time                                             0.39

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_0_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.39
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.32


  Startpoint: current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_1_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_1_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[1] (net)         4                   0.00       0.11 r
  U115/ZN (AND2_X1)                        0.01      0.05       0.17 r
  n110 (net)                     2                   0.00       0.17 r
  U104/ZN (NAND2_X1)                       0.04      0.07       0.23 f
  n213 (net)                    11                   0.00       0.23 f
  U102/ZN (NAND2_X1)                       0.03      0.07       0.30 r
  n214 (net)                     4                   0.00       0.30 r
  U207/ZN (OAI222_X1)                      0.02      0.05       0.35 f
  n85 (net)                      1                   0.00       0.35 f
  out_reg_reg_1_/D (DFFR_X1)               0.02      0.01       0.36 f
  data arrival time                                             0.36

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_1_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.05       0.05
  data required time                                            0.05
  ------------------------------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.36
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.31


  Startpoint: current_state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_1_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_1_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[1] (net)         4                   0.00       0.11 r
  U115/ZN (AND2_X1)                        0.01      0.05       0.17 r
  n110 (net)                     2                   0.00       0.17 r
  U104/ZN (NAND2_X1)                       0.04      0.07       0.23 f
  n213 (net)                    11                   0.00       0.23 f
  U102/ZN (NAND2_X1)                       0.03      0.07       0.30 r
  n214 (net)                     4                   0.00       0.30 r
  U204/ZN (OAI222_X1)                      0.02      0.05       0.35 f
  n73 (net)                      1                   0.00       0.35 f
  out_reg_reg_0_/D (DFFR_X1)               0.02      0.01       0.36 f
  data arrival time                                             0.36

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_0_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.05       0.05
  data required time                                            0.05
  ------------------------------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.36
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.31


  Startpoint: done_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: done (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  done_reg/CK (DFFR_X1)                    0.00      0.00       0.00 r
  done_reg/Q (DFFR_X1)                     0.01      0.10       0.10 r
  done (net)                     1                   0.00       0.10 r
  done (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_7_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_7_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n125 (net)                     2                   0.00       0.07 f
  U126/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[7] (net)              1                   0.00       0.09 r
  data_out[7] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_6_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_6_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n123 (net)                     2                   0.00       0.07 f
  U125/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[6] (net)              1                   0.00       0.09 r
  data_out[6] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_5_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_5_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n121 (net)                     2                   0.00       0.07 f
  U124/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[5] (net)              1                   0.00       0.09 r
  data_out[5] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_4_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_4_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n119 (net)                     2                   0.00       0.07 f
  U123/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[4] (net)              1                   0.00       0.09 r
  data_out[4] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_3_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_3_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n117 (net)                     2                   0.00       0.07 f
  U122/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[3] (net)              1                   0.00       0.09 r
  data_out[3] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_2_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_2_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n115 (net)                     2                   0.00       0.07 f
  U121/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[2] (net)              1                   0.00       0.09 r
  data_out[2] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_1_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_1_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n113 (net)                     2                   0.00       0.07 f
  U120/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[1] (net)              1                   0.00       0.09 r
  data_out[1] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_dsr     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_0_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_0_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n111 (net)                     2                   0.00       0.07 f
  U119/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[0] (net)              1                   0.00       0.09 r
  data_out[0] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


1
