Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jun  9 12:48:11 2021
| Host         : LAPTOP-RK0H8TS5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_module_timing_summary_routed.rpt -pb top_level_module_timing_summary_routed.pb -rpx top_level_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_module
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: A0_DCO_P (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: A1_DCO_P (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top/CONVERT/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: top/data_converter_0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.386       -2.686                     22                 5070        0.024        0.000                      0                 5070        1.100        0.000                       0                  2216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
okUH0                 {0.000 4.960}        9.920           100.806         
  mmcm0_clk0          {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb         {0.000 4.960}        9.920           100.806         
sys_clk               {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                                   2.960        0.000                       0                     1  
  mmcm0_clk0                0.514        0.000                      0                 2908        0.024        0.000                      0                 2908        3.710        0.000                       0                  1353  
  mmcm0_clkfb                                                                                                                                                           7.765        0.000                       0                     3  
sys_clk                    -0.322       -2.125                     20                 1760        0.056        0.000                      0                 1760        1.100        0.000                       0                   834  
  clk_out1_clk_wiz_0        0.107        0.000                      0                   30        0.213        0.000                      0                   30        2.000        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    2.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0          okUH0                     4.607        0.000                      0                   35        1.029        0.000                      0                   35  
okUH0               mmcm0_clk0                0.208        0.000                      0                   36        1.262        0.000                      0                   36  
clk_out1_clk_wiz_0  sys_clk                   0.336        0.000                      0                  143        0.429        0.000                      0                  143  
sys_clk             clk_out1_clk_wiz_0       -0.386       -0.562                      2                   20        0.194        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   sys_clk             clk_out1_clk_wiz_0        0.973        0.000                      0                   10        0.476        0.000                      0                   10  
**async_default**   mmcm0_clk0          mmcm0_clk0                6.125        0.000                      0                   91        0.441        0.000                      0                   91  
**async_default**   sys_clk             sys_clk                   0.684        0.000                      0                  200        0.503        0.000                      0                  200  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.989ns  (logic 3.486ns (38.783%)  route 5.503ns (61.217%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 9.365 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           2.098     4.924    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[10]
    SLICE_X72Y144        LUT6 (Prop_lut6_I1_O)        0.124     5.048 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.048    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0_i_1_n_0
    SLICE_X72Y144        MUXF7 (Prop_muxf7_I0_O)      0.238     5.286 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0/O
                         net (fo=1, routed)           0.796     6.082    pipeOutA2/ep_datain[9]
    SLICE_X72Y134        LUT4 (Prop_lut4_I3_O)        0.298     6.380 r  pipeOutA2/okEH[9]_INST_0/O
                         net (fo=1, routed)           0.953     7.333    wireOR/okEHx[171]
    SLICE_X70Y122        LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  wireOR/core0_i_25/O
                         net (fo=2, routed)           1.165     8.622    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[9]
    SLICE_X48Y115        LUT6 (Prop_lut6_I1_O)        0.124     8.746 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_2/O
                         net (fo=1, routed)           0.490     9.236    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_2_n_0
    SLICE_X48Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.360 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_1/O
                         net (fo=1, routed)           0.000     9.360    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[9]_i_1_n_0
    SLICE_X48Y115        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.494     9.365    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y115        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]/C
                         clock pessimism              0.551     9.916    
                         clock uncertainty           -0.073     9.843    
    SLICE_X48Y115        FDRE (Setup_fdre_C_D)        0.031     9.874    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[9]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.873ns  (logic 3.461ns (39.005%)  route 5.412ns (60.995%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 9.352 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.062     4.888    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X72Y146        LUT6 (Prop_lut6_I1_O)        0.124     5.012 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.012    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0_i_1_n_0
    SLICE_X72Y146        MUXF7 (Prop_muxf7_I0_O)      0.212     5.224 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[31]_INST_0/O
                         net (fo=1, routed)           0.652     5.875    pipeOutA2/ep_datain[31]
    SLICE_X72Y137        LUT4 (Prop_lut4_I3_O)        0.299     6.174 r  pipeOutA2/okEH[31]_INST_0/O
                         net (fo=1, routed)           1.043     7.217    wireOR/okEHx[193]
    SLICE_X69Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.341 r  wireOR/core0_i_3/O
                         net (fo=2, routed)           1.162     8.503    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[31]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.627 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_3/O
                         net (fo=1, routed)           0.493     9.121    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_3_n_0
    SLICE_X54Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.245 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_2/O
                         net (fo=1, routed)           0.000     9.245    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_2_n_0
    SLICE_X54Y118        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.481     9.352    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X54Y118        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]/C
                         clock pessimism              0.551     9.903    
                         clock uncertainty           -0.073     9.830    
    SLICE_X54Y118        FDRE (Setup_fdre_C_D)        0.081     9.911    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[31]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.832ns  (logic 3.489ns (39.503%)  route 5.343ns (60.497%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 9.367 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           2.109     4.935    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[9]
    SLICE_X70Y149        LUT6 (Prop_lut6_I1_O)        0.124     5.059 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.059    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0_i_1_n_0
    SLICE_X70Y149        MUXF7 (Prop_muxf7_I0_O)      0.241     5.300 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0/O
                         net (fo=1, routed)           0.864     6.164    pipeOutA2/ep_datain[8]
    SLICE_X70Y134        LUT4 (Prop_lut4_I3_O)        0.298     6.462 r  pipeOutA2/okEH[8]_INST_0/O
                         net (fo=1, routed)           0.746     7.208    wireOR/okEHx[170]
    SLICE_X70Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.332 r  wireOR/core0_i_26/O
                         net (fo=2, routed)           1.221     8.553    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[8]
    SLICE_X51Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.677 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_2/O
                         net (fo=1, routed)           0.403     9.080    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_2_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.124     9.204 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_1/O
                         net (fo=1, routed)           0.000     9.204    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[8]_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.496     9.367    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X51Y110        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]/C
                         clock pessimism              0.551     9.918    
                         clock uncertainty           -0.073     9.845    
    SLICE_X51Y110        FDRE (Setup_fdre_C_D)        0.029     9.874    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[8]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.786ns  (logic 3.461ns (39.390%)  route 5.325ns (60.610%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 9.356 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.956     4.781    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X72Y148        LUT6 (Prop_lut6_I1_O)        0.124     4.905 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.905    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0_i_1_n_0
    SLICE_X72Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     5.117 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0/O
                         net (fo=1, routed)           0.857     5.974    pipeOutA2/ep_datain[24]
    SLICE_X72Y133        LUT4 (Prop_lut4_I3_O)        0.299     6.273 r  pipeOutA2/okEH[24]_INST_0/O
                         net (fo=1, routed)           0.928     7.201    wireOR/okEHx[186]
    SLICE_X71Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  wireOR/core0_i_10/O
                         net (fo=2, routed)           1.095     8.420    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[24]
    SLICE_X52Y115        LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[24]_i_2/O
                         net (fo=1, routed)           0.490     9.034    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[24]_i_2_n_0
    SLICE_X52Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.158 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[24]_i_1/O
                         net (fo=1, routed)           0.000     9.158    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[24]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.485     9.356    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y115        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[24]/C
                         clock pessimism              0.551     9.907    
                         clock uncertainty           -0.073     9.834    
    SLICE_X52Y115        FDRE (Setup_fdre_C_D)        0.031     9.865    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[24]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.651ns  (logic 3.461ns (40.006%)  route 5.190ns (59.994%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 9.357 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           2.334     5.159    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[13]
    SLICE_X67Y149        LUT6 (Prop_lut6_I1_O)        0.124     5.283 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.283    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X67Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     5.495 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=1, routed)           0.931     6.426    pipeOutA2/ep_datain[12]
    SLICE_X65Y132        LUT4 (Prop_lut4_I3_O)        0.299     6.725 r  pipeOutA2/okEH[12]_INST_0/O
                         net (fo=1, routed)           0.622     7.347    wireOR/okEHx[174]
    SLICE_X64Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.471 r  wireOR/core0_i_22/O
                         net (fo=2, routed)           1.149     8.620    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[12]
    SLICE_X53Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.744 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_2/O
                         net (fo=1, routed)           0.154     8.899    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_2_n_0
    SLICE_X53Y114        LUT4 (Prop_lut4_I3_O)        0.124     9.023 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_1/O
                         net (fo=1, routed)           0.000     9.023    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.486     9.357    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X53Y114        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/C
                         clock pessimism              0.551     9.908    
                         clock uncertainty           -0.073     9.835    
    SLICE_X53Y114        FDRE (Setup_fdre_C_D)        0.029     9.864    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.674ns  (logic 3.461ns (39.900%)  route 5.213ns (60.100%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 9.355 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           2.220     5.046    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6[1]
    SLICE_X67Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.170 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.170    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_1_n_0
    SLICE_X67Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     5.382 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0/O
                         net (fo=1, routed)           0.925     6.307    pipeOutA2/ep_datain[15]
    SLICE_X66Y131        LUT4 (Prop_lut4_I3_O)        0.299     6.606 r  pipeOutA2/okEH[15]_INST_0/O
                         net (fo=1, routed)           0.643     7.249    wireOR/okEHx[177]
    SLICE_X65Y124        LUT5 (Prop_lut5_I0_O)        0.124     7.373 r  wireOR/core0_i_19/O
                         net (fo=2, routed)           0.931     8.304    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[15]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.428 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[15]_i_2/O
                         net (fo=1, routed)           0.493     8.922    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[15]_i_2_n_0
    SLICE_X56Y117        LUT4 (Prop_lut4_I3_O)        0.124     9.046 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[15]_i_1/O
                         net (fo=1, routed)           0.000     9.046    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[15]_i_1_n_0
    SLICE_X56Y117        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.484     9.355    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X56Y117        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]/C
                         clock pessimism              0.551     9.906    
                         clock uncertainty           -0.073     9.833    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.081     9.914    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.608ns  (logic 3.456ns (40.151%)  route 5.151ns (59.849%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 9.365 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.779     4.605    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[8]
    SLICE_X70Y146        LUT6 (Prop_lut6_I1_O)        0.124     4.729 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.729    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_1_n_0
    SLICE_X70Y146        MUXF7 (Prop_muxf7_I0_O)      0.209     4.938 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0/O
                         net (fo=1, routed)           0.860     5.798    pipeOutA2/ep_datain[7]
    SLICE_X70Y131        LUT4 (Prop_lut4_I3_O)        0.297     6.095 r  pipeOutA2/okEH[7]_INST_0/O
                         net (fo=1, routed)           0.786     6.881    wireOR/okEHx[169]
    SLICE_X69Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.005 r  wireOR/core0_i_27/O
                         net (fo=2, routed)           1.319     8.324    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[7]
    SLICE_X51Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.448 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_i_2/O
                         net (fo=1, routed)           0.407     8.855    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_i_2_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I3_O)        0.124     8.979 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_i_1/O
                         net (fo=1, routed)           0.000     8.979    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_i_1_n_0
    SLICE_X51Y112        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.494     9.365    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X51Y112        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]/C
                         clock pessimism              0.551     9.916    
                         clock uncertainty           -0.073     9.843    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)        0.031     9.874    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.593ns  (logic 3.456ns (40.218%)  route 5.137ns (59.782%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 9.363 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.466     5.292    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[0]
    SLICE_X70Y128        LUT6 (Prop_lut6_I1_O)        0.124     5.416 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.416    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_1_n_0
    SLICE_X70Y128        MUXF7 (Prop_muxf7_I0_O)      0.209     5.625 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0/O
                         net (fo=1, routed)           0.452     6.077    pipeOutA2/ep_datain[23]
    SLICE_X70Y128        LUT4 (Prop_lut4_I3_O)        0.297     6.374 r  pipeOutA2/okEH[23]_INST_0/O
                         net (fo=1, routed)           0.548     6.922    wireOR/okEHx[185]
    SLICE_X68Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  wireOR/core0_i_11/O
                         net (fo=2, routed)           1.264     8.310    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[23]
    SLICE_X51Y115        LUT6 (Prop_lut6_I1_O)        0.124     8.434 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[23]_i_2/O
                         net (fo=1, routed)           0.407     8.841    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[23]_i_2_n_0
    SLICE_X51Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.965 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[23]_i_1/O
                         net (fo=1, routed)           0.000     8.965    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[23]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.492     9.363    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X51Y115        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]/C
                         clock pessimism              0.551     9.914    
                         clock uncertainty           -0.073     9.841    
    SLICE_X51Y115        FDRE (Setup_fdre_C_D)        0.031     9.872    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.540ns  (logic 3.461ns (40.526%)  route 5.079ns (59.474%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 9.355 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           2.014     4.839    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[12]
    SLICE_X72Y147        LUT6 (Prop_lut6_I1_O)        0.124     4.963 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.963    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1_n_0
    SLICE_X72Y147        MUXF7 (Prop_muxf7_I0_O)      0.212     5.175 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0/O
                         net (fo=1, routed)           0.844     6.019    pipeOutA2/ep_datain[11]
    SLICE_X72Y135        LUT4 (Prop_lut4_I3_O)        0.299     6.318 r  pipeOutA2/okEH[11]_INST_0/O
                         net (fo=1, routed)           1.118     7.437    wireOR/okEHx[173]
    SLICE_X69Y122        LUT5 (Prop_lut5_I0_O)        0.124     7.561 r  wireOR/core0_i_23/O
                         net (fo=2, routed)           0.938     8.499    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[11]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.623 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[11]_i_2/O
                         net (fo=1, routed)           0.165     8.788    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[11]_i_2_n_0
    SLICE_X56Y117        LUT4 (Prop_lut4_I3_O)        0.124     8.912 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[11]_i_1/O
                         net (fo=1, routed)           0.000     8.912    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[11]_i_1_n_0
    SLICE_X56Y117        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.484     9.355    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X56Y117        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[11]/C
                         clock pessimism              0.551     9.906    
                         clock uncertainty           -0.073     9.833    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.077     9.910    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[11]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.437ns  (logic 3.486ns (41.317%)  route 4.951ns (58.683%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 9.357 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 0.372 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.876     0.372    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     2.826 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.833     4.658    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[15]
    SLICE_X72Y149        LUT6 (Prop_lut6_I1_O)        0.124     4.782 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.782    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0_i_1_n_0
    SLICE_X72Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     5.020 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0/O
                         net (fo=1, routed)           0.861     5.881    pipeOutA2/ep_datain[14]
    SLICE_X72Y134        LUT4 (Prop_lut4_I3_O)        0.298     6.179 r  pipeOutA2/okEH[14]_INST_0/O
                         net (fo=1, routed)           0.924     7.103    wireOR/okEHx[176]
    SLICE_X68Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.227 r  wireOR/core0_i_20/O
                         net (fo=2, routed)           1.169     8.396    okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[14]
    SLICE_X54Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[14]_i_2/O
                         net (fo=1, routed)           0.165     8.685    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[14]_i_2_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124     8.809 r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[14]_i_1/O
                         net (fo=1, routed)           0.000     8.809    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[14]_i_1_n_0
    SLICE_X54Y114        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.486     9.357    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X54Y114        FDRE                                         r  okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[14]/C
                         clock pessimism              0.551     9.908    
                         clock uncertainty           -0.073     9.835    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)        0.077     9.912    okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[14]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 wi0/ep_datahold_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            wi0/ep_dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.500%)  route 0.216ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.562     0.900    wi0/okHE[40]
    SLICE_X47Y104        FDRE                                         r  wi0/ep_datahold_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.041 r  wi0/ep_datahold_reg[13]/Q
                         net (fo=1, routed)           0.216     1.257    wi0/ep_datahold[13]
    SLICE_X53Y104        FDRE                                         r  wi0/ep_dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.829     0.660    wi0/okHE[40]
    SLICE_X53Y104        FDRE                                         r  wi0/ep_dataout_reg[13]/C
                         clock pessimism              0.504     1.163    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.070     1.233    wi0/ep_dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 0.714 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 0.909 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.571     0.909    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y61          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.050 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/Q
                         net (fo=1, routed)           0.106     1.156    okHI/core0/core0/a0/cb0/U0/din[1]
    RAMB18_X0Y24         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.884     0.714    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.968    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.123    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.744%)  route 0.131ns (48.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 0.714 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 0.909 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.571     0.909    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y61          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.050 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/Q
                         net (fo=1, routed)           0.131     1.182    okHI/core0/core0/a0/cb0/U0/din[0]
    RAMB18_X0Y24         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.884     0.714    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.968    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.123    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 wi0/ep_datahold_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            wi0/ep_dataout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.728%)  route 0.221ns (63.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.562     0.900    wi0/okHE[40]
    SLICE_X47Y104        FDRE                                         r  wi0/ep_datahold_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.028 r  wi0/ep_datahold_reg[14]/Q
                         net (fo=1, routed)           0.221     1.249    wi0/ep_datahold[14]
    SLICE_X53Y104        FDRE                                         r  wi0/ep_dataout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.829     0.660    wi0/okHE[40]
    SLICE_X53Y104        FDRE                                         r  wi0/ep_dataout_reg[14]/C
                         clock pessimism              0.504     1.163    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.012     1.175    wi0/ep_dataout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 wi0/ep_datahold_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            wi0/ep_dataout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.972%)  route 0.228ns (64.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 0.900 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.562     0.900    wi0/okHE[40]
    SLICE_X47Y104        FDRE                                         r  wi0/ep_datahold_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.028 r  wi0/ep_datahold_reg[9]/Q
                         net (fo=1, routed)           0.228     1.256    wi0/ep_datahold[9]
    SLICE_X53Y104        FDRE                                         r  wi0/ep_dataout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.829     0.660    wi0/okHE[40]
    SLICE_X53Y104        FDRE                                         r  wi0/ep_dataout_reg[9]/C
                         clock pessimism              0.504     1.163    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.019     1.182    wi0/ep_dataout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.534ns  (logic 0.227ns (42.470%)  route 0.307ns (57.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X75Y147        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDRE (Prop_fdre_C_Q)         0.128     1.060 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=18, routed)          0.307     1.368    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X73Y152        LUT2 (Prop_lut2_I1_O)        0.099     1.467 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.467    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[7]
    SLICE_X73Y152        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.943     0.773    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X73Y152        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.504     1.277    
    SLICE_X73Y152        FDRE (Hold_fdre_C_D)         0.107     1.384    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.304%)  route 0.162ns (49.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 0.707 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( 0.906 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.568     0.906    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.162     1.232    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[8]
    RAMB18_X0Y26         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.877     0.707    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y26         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254     0.961    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.144    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.568ns  (logic 0.228ns (40.172%)  route 0.340ns (59.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 0.774 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X75Y147        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDRE (Prop_fdre_C_Q)         0.128     1.060 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.340     1.400    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X78Y151        LUT2 (Prop_lut2_I1_O)        0.100     1.500 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.500    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X78Y151        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.944     0.774    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X78Y151        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.504     1.278    
    SLICE_X78Y151        FDRE (Hold_fdre_C_D)         0.131     1.409    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.874%)  route 0.166ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 0.714 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 0.909 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.571     0.909    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y61          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.050 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[3]/Q
                         net (fo=1, routed)           0.166     1.217    okHI/core0/core0/a0/cb0/U0/din[3]
    RAMB18_X0Y24         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.884     0.714    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y24         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254     0.968    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.123    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.533ns  (logic 0.226ns (42.363%)  route 0.307ns (57.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X75Y147        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDRE (Prop_fdre_C_Q)         0.128     1.060 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=18, routed)          0.307     1.368    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X73Y152        LUT2 (Prop_lut2_I0_O)        0.098     1.466 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.466    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X73Y152        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.943     0.773    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X73Y152        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.504     1.277    
    SLICE_X73Y152        FDRE (Hold_fdre_C_D)         0.091     1.368    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y24     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y24     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X2Y25     adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X3Y24     adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X1Y24     adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X1Y25     adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X2Y22     adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X1Y31     adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X2Y29     adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X2Y37     adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y66      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y66      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y66      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y66      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y66      okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y66      okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y65      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y65      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y65      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y65      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y67      okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y66      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y66      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y5    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           20  Failing Endpoints,  Worst Slack       -0.322ns,  Total Violation       -2.125ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.262ns (27.280%)  route 3.364ns (72.720%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.848     5.286    adc7961_1/clk_sys_BUFG
    SLICE_X74Y161        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y161        FDRE (Prop_fdre_C_Q)         0.518     5.804 f  adc7961_1/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.542     6.346    adc7961_1/adc_tcyc_cnt_reg[10]
    SLICE_X74Y161        LUT4 (Prop_lut4_I0_O)        0.124     6.470 f  adc7961_1/serial_buffer[15]_i_7__0/O
                         net (fo=1, routed)           0.291     6.761    adc7961_1/serial_buffer[15]_i_7__0_n_0
    SLICE_X75Y162        LUT5 (Prop_lut5_I4_O)        0.124     6.885 f  adc7961_1/serial_buffer[15]_i_6__0/O
                         net (fo=4, routed)           0.188     7.074    adc7961_1/serial_buffer[15]_i_6__0_n_0
    SLICE_X75Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.198 f  adc7961_1/adc7961_1_fifo_i_2/O
                         net (fo=1, routed)           0.420     7.618    adc7961_1/adc7961_1_fifo_i_2_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I1_O)        0.124     7.742 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          1.023     8.765    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124     8.889 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.558     9.447    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA_I_0
    SLICE_X72Y142        LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341     9.912    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_15
    RAMB36_X2Y28         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.624     9.893    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y28         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.176    10.069    
                         clock uncertainty           -0.035    10.033    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.590    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.590    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.205ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.200ns (25.296%)  route 3.544ns (74.704%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 9.898 - 5.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.690     5.128    adc7961_0/clk_sys_BUFG
    SLICE_X81Y124        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.456     5.584 f  adc7961_0/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.719     6.303    adc7961_0/adc_tcyc_cnt_reg[10]
    SLICE_X79Y125        LUT4 (Prop_lut4_I0_O)        0.124     6.427 f  adc7961_0/serial_buffer[15]_i_7/O
                         net (fo=1, routed)           0.458     6.885    adc7961_0/serial_buffer[15]_i_7_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.009 f  adc7961_0/serial_buffer[15]_i_6/O
                         net (fo=4, routed)           0.175     7.184    adc7961_0/serial_buffer[15]_i_6_n_0
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  adc7961_0/adc7961_0_fifo_i_2/O
                         net (fo=2, routed)           0.443     7.751    adc7961_0/adc7961_0_fifo_i_2_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.439     8.314    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y124        LUT2 (Prop_lut2_I0_O)        0.124     8.438 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=6, routed)           0.968     9.405    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X80Y137        LUT2 (Prop_lut2_I1_O)        0.124     9.529 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.342     9.871    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X3Y27         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.629     9.898    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y27         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    10.145    
                         clock uncertainty           -0.035    10.110    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.667    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 -0.205    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.200ns (25.422%)  route 3.520ns (74.578%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 9.888 - 5.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.690     5.128    adc7961_0/clk_sys_BUFG
    SLICE_X81Y124        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.456     5.584 f  adc7961_0/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.719     6.303    adc7961_0/adc_tcyc_cnt_reg[10]
    SLICE_X79Y125        LUT4 (Prop_lut4_I0_O)        0.124     6.427 f  adc7961_0/serial_buffer[15]_i_7/O
                         net (fo=1, routed)           0.458     6.885    adc7961_0/serial_buffer[15]_i_7_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.009 f  adc7961_0/serial_buffer[15]_i_6/O
                         net (fo=4, routed)           0.175     7.184    adc7961_0/serial_buffer[15]_i_6_n_0
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  adc7961_0/adc7961_0_fifo_i_2/O
                         net (fo=2, routed)           0.443     7.751    adc7961_0/adc7961_0_fifo_i_2_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.605     8.480    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y123        LUT2 (Prop_lut2_I0_O)        0.124     8.604 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=6, routed)           0.779     9.383    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X73Y112        LUT2 (Prop_lut2_I1_O)        0.124     9.507 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.341     9.848    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.619     9.888    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    10.135    
                         clock uncertainty           -0.035    10.100    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.657    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.262ns (28.066%)  route 3.235ns (71.934%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 9.902 - 5.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.848     5.286    adc7961_1/clk_sys_BUFG
    SLICE_X74Y161        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y161        FDRE (Prop_fdre_C_Q)         0.518     5.804 f  adc7961_1/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.542     6.346    adc7961_1/adc_tcyc_cnt_reg[10]
    SLICE_X74Y161        LUT4 (Prop_lut4_I0_O)        0.124     6.470 f  adc7961_1/serial_buffer[15]_i_7__0/O
                         net (fo=1, routed)           0.291     6.761    adc7961_1/serial_buffer[15]_i_7__0_n_0
    SLICE_X75Y162        LUT5 (Prop_lut5_I4_O)        0.124     6.885 f  adc7961_1/serial_buffer[15]_i_6__0/O
                         net (fo=4, routed)           0.188     7.074    adc7961_1/serial_buffer[15]_i_6__0_n_0
    SLICE_X75Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.198 f  adc7961_1/adc7961_1_fifo_i_2/O
                         net (fo=1, routed)           0.420     7.618    adc7961_1/adc7961_1_fifo_i_2_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I1_O)        0.124     7.742 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.760     8.502    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X73Y155        LUT6 (Prop_lut6_I2_O)        0.124     8.626 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.264     8.890    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA_I_12
    SLICE_X73Y155        LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.768     9.783    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_13
    RAMB36_X3Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.633     9.902    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.176    10.078    
                         clock uncertainty           -0.035    10.042    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.599    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.262ns (28.183%)  route 3.216ns (71.817%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 9.894 - 5.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.848     5.286    adc7961_1/clk_sys_BUFG
    SLICE_X74Y161        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y161        FDRE (Prop_fdre_C_Q)         0.518     5.804 f  adc7961_1/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.542     6.346    adc7961_1/adc_tcyc_cnt_reg[10]
    SLICE_X74Y161        LUT4 (Prop_lut4_I0_O)        0.124     6.470 f  adc7961_1/serial_buffer[15]_i_7__0/O
                         net (fo=1, routed)           0.291     6.761    adc7961_1/serial_buffer[15]_i_7__0_n_0
    SLICE_X75Y162        LUT5 (Prop_lut5_I4_O)        0.124     6.885 f  adc7961_1/serial_buffer[15]_i_6__0/O
                         net (fo=4, routed)           0.188     7.074    adc7961_1/serial_buffer[15]_i_6__0_n_0
    SLICE_X75Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.198 f  adc7961_1/adc7961_1_fifo_i_2/O
                         net (fo=1, routed)           0.420     7.618    adc7961_1/adc7961_1_fifo_i_2_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I1_O)        0.124     7.742 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.837     8.579    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X75Y151        LUT6 (Prop_lut6_I3_O)        0.124     8.703 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.399     9.102    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I_10
    SLICE_X77Y151        LUT2 (Prop_lut2_I0_O)        0.124     9.226 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.538     9.764    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_12
    RAMB36_X2Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.625     9.894    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.176    10.070    
                         clock uncertainty           -0.035    10.034    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.591    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.200ns (25.580%)  route 3.491ns (74.420%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 9.881 - 5.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.690     5.128    adc7961_0/clk_sys_BUFG
    SLICE_X81Y124        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.456     5.584 f  adc7961_0/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.719     6.303    adc7961_0/adc_tcyc_cnt_reg[10]
    SLICE_X79Y125        LUT4 (Prop_lut4_I0_O)        0.124     6.427 f  adc7961_0/serial_buffer[15]_i_7/O
                         net (fo=1, routed)           0.458     6.885    adc7961_0/serial_buffer[15]_i_7_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.009 f  adc7961_0/serial_buffer[15]_i_6/O
                         net (fo=4, routed)           0.175     7.184    adc7961_0/serial_buffer[15]_i_6_n_0
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  adc7961_0/adc7961_0_fifo_i_2/O
                         net (fo=2, routed)           0.443     7.751    adc7961_0/adc7961_0_fifo_i_2_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.605     8.480    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y123        LUT2 (Prop_lut2_I0_O)        0.124     8.604 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=6, routed)           0.558     9.162    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X73Y127        LUT2 (Prop_lut2_I1_O)        0.124     9.286 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.533     9.819    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X2Y25         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.612     9.881    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y25         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    10.128    
                         clock uncertainty           -0.035    10.093    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.650    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.200ns (25.425%)  route 3.520ns (74.575%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 9.896 - 5.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.690     5.128    adc7961_0/clk_sys_BUFG
    SLICE_X81Y124        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.456     5.584 f  adc7961_0/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.719     6.303    adc7961_0/adc_tcyc_cnt_reg[10]
    SLICE_X79Y125        LUT4 (Prop_lut4_I0_O)        0.124     6.427 f  adc7961_0/serial_buffer[15]_i_7/O
                         net (fo=1, routed)           0.458     6.885    adc7961_0/serial_buffer[15]_i_7_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.009 f  adc7961_0/serial_buffer[15]_i_6/O
                         net (fo=4, routed)           0.175     7.184    adc7961_0/serial_buffer[15]_i_6_n_0
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  adc7961_0/adc7961_0_fifo_i_2/O
                         net (fo=2, routed)           0.443     7.751    adc7961_0/adc7961_0_fifo_i_2_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.732     8.607    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y118        LUT2 (Prop_lut2_I0_O)        0.124     8.731 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=3, routed)           0.651     9.381    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X81Y112        LUT2 (Prop_lut2_I1_O)        0.124     9.505 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.342     9.847    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X3Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.627     9.896    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    10.160    
                         clock uncertainty           -0.035    10.125    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.682    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.200ns (25.705%)  route 3.468ns (74.295%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.690     5.128    adc7961_0/clk_sys_BUFG
    SLICE_X81Y124        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.456     5.584 f  adc7961_0/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.719     6.303    adc7961_0/adc_tcyc_cnt_reg[10]
    SLICE_X79Y125        LUT4 (Prop_lut4_I0_O)        0.124     6.427 f  adc7961_0/serial_buffer[15]_i_7/O
                         net (fo=1, routed)           0.458     6.885    adc7961_0/serial_buffer[15]_i_7_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.009 f  adc7961_0/serial_buffer[15]_i_6/O
                         net (fo=4, routed)           0.175     7.184    adc7961_0/serial_buffer[15]_i_6_n_0
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  adc7961_0/adc7961_0_fifo_i_2/O
                         net (fo=2, routed)           0.443     7.751    adc7961_0/adc7961_0_fifo_i_2_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.602     8.476    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X76Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.600 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.574     9.175    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I_10
    SLICE_X72Y123        LUT2 (Prop_lut2_I0_O)        0.124     9.299 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.497     9.796    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y24         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.609     9.878    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y24         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    10.125    
                         clock uncertainty           -0.035    10.090    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.647    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.647    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.076ns (23.043%)  route 3.593ns (76.957%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 9.892 - 5.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.690     5.128    adc7961_0/clk_sys_BUFG
    SLICE_X81Y124        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.456     5.584 f  adc7961_0/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.719     6.303    adc7961_0/adc_tcyc_cnt_reg[10]
    SLICE_X79Y125        LUT4 (Prop_lut4_I0_O)        0.124     6.427 f  adc7961_0/serial_buffer[15]_i_7/O
                         net (fo=1, routed)           0.458     6.885    adc7961_0/serial_buffer[15]_i_7_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.009 f  adc7961_0/serial_buffer[15]_i_6/O
                         net (fo=4, routed)           0.175     7.184    adc7961_0/serial_buffer[15]_i_6_n_0
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  adc7961_0/adc7961_0_fifo_i_2/O
                         net (fo=2, routed)           0.443     7.751    adc7961_0/adc7961_0_fifo_i_2_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.587     8.462    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y125        LUT2 (Prop_lut2_I0_O)        0.124     8.586 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=3, routed)           1.211     9.797    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X2Y21         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.623     9.892    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    10.139    
                         clock uncertainty           -0.035    10.104    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.661    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.076ns (23.820%)  route 3.441ns (76.180%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 9.888 - 5.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.690     5.128    adc7961_0/clk_sys_BUFG
    SLICE_X81Y124        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.456     5.584 f  adc7961_0/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.719     6.303    adc7961_0/adc_tcyc_cnt_reg[10]
    SLICE_X79Y125        LUT4 (Prop_lut4_I0_O)        0.124     6.427 f  adc7961_0/serial_buffer[15]_i_7/O
                         net (fo=1, routed)           0.458     6.885    adc7961_0/serial_buffer[15]_i_7_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.009 f  adc7961_0/serial_buffer[15]_i_6/O
                         net (fo=4, routed)           0.175     7.184    adc7961_0/serial_buffer[15]_i_6_n_0
    SLICE_X79Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  adc7961_0/adc7961_0_fifo_i_2/O
                         net (fo=2, routed)           0.443     7.751    adc7961_0/adc7961_0_fifo_i_2_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124     7.875 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.605     8.480    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y123        LUT2 (Prop_lut2_I0_O)        0.124     8.604 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=6, routed)           1.041     9.645    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X2Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.619     9.888    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    10.135    
                         clock uncertainty           -0.035    10.100    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     9.568    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                 -0.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top/Wishbone_Master/o_rsp_word_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.361%)  route 0.264ns (61.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.561     1.825    top/Wishbone_Master/clk_sys_BUFG
    SLICE_X66Y112        FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_fdre_C_Q)         0.164     1.989 r  top/Wishbone_Master/o_rsp_word_reg[11]/Q
                         net (fo=2, routed)           0.264     2.253    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     2.197    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top/Wishbone_Master/o_rsp_word_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.573%)  route 0.272ns (62.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.563     1.827    top/Wishbone_Master/clk_sys_BUFG
    SLICE_X66Y108        FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.164     1.991 r  top/Wishbone_Master/o_rsp_word_reg[3]/Q
                         net (fo=2, routed)           0.272     2.264    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     2.197    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.068%)  route 0.220ns (60.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.556     1.820    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y119        FDRE                                         r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.141     1.961 r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.220     2.181    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[7][0]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.084    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 top/Wishbone_Master/o_rsp_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.313%)  route 0.314ns (65.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.562     1.826    top/Wishbone_Master/clk_sys_BUFG
    SLICE_X66Y110        FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDRE (Prop_fdre_C_Q)         0.164     1.990 r  top/Wishbone_Master/o_rsp_word_reg[12]/Q
                         net (fo=2, routed)           0.314     2.304    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.296     2.197    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top/Wishbone_Master/o_rsp_word_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.250%)  route 0.315ns (65.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.562     1.826    top/Wishbone_Master/clk_sys_BUFG
    SLICE_X66Y110        FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDRE (Prop_fdre_C_Q)         0.164     1.990 r  top/Wishbone_Master/o_rsp_word_reg[13]/Q
                         net (fo=2, routed)           0.315     2.305    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.296     2.197    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.238%)  route 0.168ns (56.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.557     1.821    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y118        FDRE                                         r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.128     1.949 r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=3, routed)           0.168     2.117    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[7][6]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.356     1.880    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     2.009    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.608%)  route 0.234ns (62.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.556     1.820    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y119        FDRE                                         r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.961 r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.234     2.195    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[7][3]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.084    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 top/Wishbone_Master/o_rsp_word_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (33.993%)  route 0.318ns (66.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.563     1.827    top/Wishbone_Master/clk_sys_BUFG
    SLICE_X66Y107        FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     1.991 r  top/Wishbone_Master/o_rsp_word_reg[8]/Q
                         net (fo=2, routed)           0.318     2.309    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     2.197    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top/Wishbone_Master/o_rsp_word_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.817%)  route 0.321ns (66.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.563     1.827    top/Wishbone_Master/clk_sys_BUFG
    SLICE_X66Y107        FDRE                                         r  top/Wishbone_Master/o_rsp_word_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     1.991 r  top/Wishbone_Master/o_rsp_word_reg[9]/Q
                         net (fo=2, routed)           0.321     2.312    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.870     2.235    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.335     1.901    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     2.197    top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.588     1.852    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y133        FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.049    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X75Y133        FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.859     2.224    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y133        FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.372     1.852    
    SLICE_X75Y133        FDRE (Hold_fdre_C_D)         0.076     1.928    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y25    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y24    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y24    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y25    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y22    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y31    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y29    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y37    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y35    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y28    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X84Y133   adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X80Y151   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X84Y133   adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X80Y151   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X84Y133   adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X84Y133   adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X80Y151   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X80Y151   adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X66Y118   top/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 adc7961_1/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.903ns (24.184%)  route 2.831ns (75.816%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.850     5.288    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y157        FDCE (Prop_fdce_C_Q)         0.478     5.766 r  adc7961_1/sclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.728     6.494    adc7961_1/sclk_cnt_reg__0[1]
    SLICE_X76Y157        LUT5 (Prop_lut5_I2_O)        0.301     6.795 r  adc7961_1/Clock_Out_ODDR_i_2__0/O
                         net (fo=2, routed)           0.768     7.563    adc7961_1/sclk_cnt1
    SLICE_X79Y162        LUT5 (Prop_lut5_I4_O)        0.124     7.687 r  adc7961_1/Clock_Out_ODDR_i_1/O
                         net (fo=1, routed)           1.334     9.022    adc7961_1/clk_s
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.578     9.847    adc7961_1/CLK
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/C
                         clock pessimism              0.176    10.023    
                         clock uncertainty           -0.060     9.962    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D1)      -0.834     9.128    adc7961_1/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 1.029ns (29.026%)  route 2.516ns (70.974%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.702     5.140    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.658 r  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.713    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT5 (Prop_lut5_I1_O)        0.156     6.869 r  adc7961_0/Clock_Out_ODDR_i_3/O
                         net (fo=2, routed)           0.650     7.518    adc7961_0/sclk_cnt1
    SLICE_X81Y128        LUT5 (Prop_lut5_I4_O)        0.355     7.873 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=1, routed)           0.811     8.685    adc7961_0/clk_s
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.570     9.839    adc7961_0/CLK
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/C
                         clock pessimism              0.247    10.086    
                         clock uncertainty           -0.060    10.026    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.834     9.192    adc7961_0/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 adc7961_1/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.381ns (36.275%)  route 2.426ns (63.725%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.850     5.288    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y157        FDCE (Prop_fdce_C_Q)         0.478     5.766 f  adc7961_1/sclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.728     6.494    adc7961_1/sclk_cnt_reg__0[1]
    SLICE_X76Y157        LUT5 (Prop_lut5_I2_O)        0.327     6.821 r  adc7961_1/serial_present_state[2]_i_5__0/O
                         net (fo=1, routed)           0.471     7.292    adc7961_1/serial_next_state1__0
    SLICE_X80Y157        LUT6 (Prop_lut6_I5_O)        0.328     7.620 r  adc7961_1/serial_present_state[2]_i_3__0/O
                         net (fo=1, routed)           0.741     8.360    adc7961_1/serial_next_state0
    SLICE_X78Y159        LUT6 (Prop_lut6_I3_O)        0.124     8.484 r  adc7961_1/serial_present_state[2]_i_2__0/O
                         net (fo=3, routed)           0.487     8.971    adc7961_1/serial_present_state[2]_i_2__0_n_0
    SLICE_X78Y159        LUT5 (Prop_lut5_I1_O)        0.124     9.095 r  adc7961_1/serial_present_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.095    adc7961_1/serial_present_state[1]_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[1]/C
                         clock pessimism              0.256    10.246    
                         clock uncertainty           -0.060    10.186    
    SLICE_X78Y159        FDRE (Setup_fdre_C_D)        0.081    10.267    adc7961_1/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 adc7961_1/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.381ns (36.380%)  route 2.415ns (63.620%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.850     5.288    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y157        FDCE (Prop_fdce_C_Q)         0.478     5.766 f  adc7961_1/sclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.728     6.494    adc7961_1/sclk_cnt_reg__0[1]
    SLICE_X76Y157        LUT5 (Prop_lut5_I2_O)        0.327     6.821 r  adc7961_1/serial_present_state[2]_i_5__0/O
                         net (fo=1, routed)           0.471     7.292    adc7961_1/serial_next_state1__0
    SLICE_X80Y157        LUT6 (Prop_lut6_I5_O)        0.328     7.620 r  adc7961_1/serial_present_state[2]_i_3__0/O
                         net (fo=1, routed)           0.741     8.360    adc7961_1/serial_next_state0
    SLICE_X78Y159        LUT6 (Prop_lut6_I3_O)        0.124     8.484 r  adc7961_1/serial_present_state[2]_i_2__0/O
                         net (fo=3, routed)           0.476     8.960    adc7961_1/serial_present_state[2]_i_2__0_n_0
    SLICE_X78Y159        LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  adc7961_1/serial_present_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.084    adc7961_1/serial_present_state[0]_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[0]/C
                         clock pessimism              0.256    10.246    
                         clock uncertainty           -0.060    10.186    
    SLICE_X78Y159        FDRE (Setup_fdre_C_D)        0.077    10.263    adc7961_1/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 adc7961_1/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.374ns (36.157%)  route 2.426ns (63.843%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.850     5.288    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y157        FDCE (Prop_fdce_C_Q)         0.478     5.766 f  adc7961_1/sclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.728     6.494    adc7961_1/sclk_cnt_reg__0[1]
    SLICE_X76Y157        LUT5 (Prop_lut5_I2_O)        0.327     6.821 r  adc7961_1/serial_present_state[2]_i_5__0/O
                         net (fo=1, routed)           0.471     7.292    adc7961_1/serial_next_state1__0
    SLICE_X80Y157        LUT6 (Prop_lut6_I5_O)        0.328     7.620 r  adc7961_1/serial_present_state[2]_i_3__0/O
                         net (fo=1, routed)           0.741     8.360    adc7961_1/serial_next_state0
    SLICE_X78Y159        LUT6 (Prop_lut6_I3_O)        0.124     8.484 r  adc7961_1/serial_present_state[2]_i_2__0/O
                         net (fo=3, routed)           0.487     8.971    adc7961_1/serial_present_state[2]_i_2__0_n_0
    SLICE_X78Y159        LUT5 (Prop_lut5_I1_O)        0.117     9.088 r  adc7961_1/serial_present_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.088    adc7961_1/serial_present_state[2]_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/C
                         clock pessimism              0.256    10.246    
                         clock uncertainty           -0.060    10.186    
    SLICE_X78Y159        FDRE (Setup_fdre_C_D)        0.118    10.304    adc7961_1/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.014ns (29.792%)  route 2.390ns (70.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.702     5.140    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.658 f  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.713    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT5 (Prop_lut5_I1_O)        0.124     6.837 r  adc7961_0/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.291     7.128    adc7961_0/serial_next_state1
    SLICE_X85Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  adc7961_0/serial_present_state[2]_i_3/O
                         net (fo=1, routed)           0.578     7.829    adc7961_0/serial_next_state0
    SLICE_X83Y127        LUT6 (Prop_lut6_I3_O)        0.124     7.953 r  adc7961_0/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.466     8.419    adc7961_0/serial_present_state[2]_i_2_n_0
    SLICE_X83Y127        LUT5 (Prop_lut5_I1_O)        0.124     8.543 r  adc7961_0/serial_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.543    adc7961_0/serial_present_state[1]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.583     9.852    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[1]/C
                         clock pessimism              0.263    10.115    
                         clock uncertainty           -0.060    10.054    
    SLICE_X83Y127        FDRE (Setup_fdre_C_D)        0.031    10.085    adc7961_0/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.085    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.014ns (29.827%)  route 2.386ns (70.173%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.702     5.140    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.658 f  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.713    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT5 (Prop_lut5_I1_O)        0.124     6.837 r  adc7961_0/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.291     7.128    adc7961_0/serial_next_state1
    SLICE_X85Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  adc7961_0/serial_present_state[2]_i_3/O
                         net (fo=1, routed)           0.578     7.829    adc7961_0/serial_next_state0
    SLICE_X83Y127        LUT6 (Prop_lut6_I3_O)        0.124     7.953 r  adc7961_0/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.462     8.415    adc7961_0/serial_present_state[2]_i_2_n_0
    SLICE_X83Y127        LUT5 (Prop_lut5_I1_O)        0.124     8.539 r  adc7961_0/serial_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.539    adc7961_0/serial_present_state[0]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.583     9.852    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[0]/C
                         clock pessimism              0.263    10.115    
                         clock uncertainty           -0.060    10.054    
    SLICE_X83Y127        FDRE (Setup_fdre_C_D)        0.029    10.083    adc7961_0/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.009ns (29.689%)  route 2.390ns (70.311%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.702     5.140    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.658 f  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.713    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT5 (Prop_lut5_I1_O)        0.124     6.837 r  adc7961_0/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.291     7.128    adc7961_0/serial_next_state1
    SLICE_X85Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.252 r  adc7961_0/serial_present_state[2]_i_3/O
                         net (fo=1, routed)           0.578     7.829    adc7961_0/serial_next_state0
    SLICE_X83Y127        LUT6 (Prop_lut6_I3_O)        0.124     7.953 r  adc7961_0/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.466     8.419    adc7961_0/serial_present_state[2]_i_2_n_0
    SLICE_X83Y127        LUT5 (Prop_lut5_I1_O)        0.119     8.538 r  adc7961_0/serial_present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.538    adc7961_0/serial_present_state[2]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.583     9.852    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[2]/C
                         clock pessimism              0.263    10.115    
                         clock uncertainty           -0.060    10.054    
    SLICE_X83Y127        FDRE (Setup_fdre_C_D)        0.075    10.129    adc7961_0/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.029ns (32.700%)  route 2.118ns (67.300%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.702     5.140    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.658 r  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.713    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT5 (Prop_lut5_I1_O)        0.156     6.869 r  adc7961_0/Clock_Out_ODDR_i_3/O
                         net (fo=2, routed)           0.583     7.451    adc7961_0/sclk_cnt1
    SLICE_X83Y128        LUT5 (Prop_lut5_I0_O)        0.355     7.806 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.480     8.287    adc7961_0/sclk_cnt0_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism              0.286    10.140    
                         clock uncertainty           -0.060    10.079    
    SLICE_X84Y128        FDCE (Setup_fdce_C_CE)      -0.169     9.910    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.029ns (32.700%)  route 2.118ns (67.300%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.702     5.140    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.658 r  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           1.055     6.713    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT5 (Prop_lut5_I1_O)        0.156     6.869 r  adc7961_0/Clock_Out_ODDR_i_3/O
                         net (fo=2, routed)           0.583     7.451    adc7961_0/sclk_cnt1
    SLICE_X83Y128        LUT5 (Prop_lut5_I0_O)        0.355     7.806 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.480     8.287    adc7961_0/sclk_cnt0_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism              0.286    10.140    
                         clock uncertainty           -0.060    10.079    
    SLICE_X84Y128        FDCE (Setup_fdce_C_CE)      -0.169     9.910    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X84Y128        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDPE (Prop_fdpe_C_Q)         0.164     2.020 r  adc7961_0/sclk_cnt_reg[4]/Q
                         net (fo=3, routed)           0.125     2.146    adc7961_0/sclk_cnt_reg__0[4]
    SLICE_X84Y128        LUT5 (Prop_lut5_I4_O)        0.045     2.191 r  adc7961_0/sclk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.191    adc7961_0/sclk_cnt[4]_i_2_n_0
    SLICE_X84Y128        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism             -0.371     1.856    
    SLICE_X84Y128        FDPE (Hold_fdpe_C_D)         0.121     1.977    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X76Y157        FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y157        FDPE (Prop_fdpe_C_Q)         0.164     2.094 r  adc7961_1/sclk_cnt_reg[4]/Q
                         net (fo=3, routed)           0.149     2.244    adc7961_1/sclk_cnt_reg__0[4]
    SLICE_X76Y157        LUT5 (Prop_lut5_I4_O)        0.045     2.289 r  adc7961_1/sclk_cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.289    adc7961_1/sclk_cnt[4]_i_2__0_n_0
    SLICE_X76Y157        FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
                         clock pessimism             -0.376     1.930    
    SLICE_X76Y157        FDPE (Hold_fdpe_C_D)         0.121     2.051    adc7961_1/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y157        FDCE (Prop_fdce_C_Q)         0.148     2.078 r  adc7961_1/sclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.216    adc7961_1/sclk_cnt_reg__0[1]
    SLICE_X76Y157        LUT4 (Prop_lut4_I0_O)        0.103     2.319 r  adc7961_1/sclk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.319    adc7961_1/sclk_cnt[3]_i_1__0_n_0
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/C
                         clock pessimism             -0.376     1.930    
    SLICE_X76Y157        FDCE (Hold_fdce_C_D)         0.131     2.061    adc7961_1/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adc7961_1/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y157        FDCE (Prop_fdce_C_Q)         0.148     2.078 r  adc7961_1/sclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.216    adc7961_1/sclk_cnt_reg__0[1]
    SLICE_X76Y157        LUT3 (Prop_lut3_I0_O)        0.099     2.315 r  adc7961_1/sclk_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.315    adc7961_1/sclk_cnt[2]_i_1__0_n_0
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/C
                         clock pessimism             -0.376     1.930    
    SLICE_X76Y157        FDCE (Hold_fdce_C_D)         0.121     2.051    adc7961_1/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     2.020 r  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.198     2.219    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     2.262 r  adc7961_0/sclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    adc7961_0/sclk_cnt[1]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism             -0.371     1.856    
    SLICE_X84Y128        FDCE (Hold_fdce_C_D)         0.131     1.987    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     2.020 r  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.198     2.219    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.262 r  adc7961_0/sclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.262    adc7961_0/sclk_cnt[3]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism             -0.371     1.856    
    SLICE_X84Y128        FDCE (Hold_fdce_C_D)         0.131     1.987    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     2.020 r  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.198     2.219    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT3 (Prop_lut3_I1_O)        0.045     2.264 r  adc7961_0/sclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.264    adc7961_0/sclk_cnt[2]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism             -0.371     1.856    
    SLICE_X84Y128        FDCE (Hold_fdce_C_D)         0.121     1.977    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adc7961_1/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.553%)  route 0.211ns (50.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.164     2.094 f  adc7961_1/serial_present_state_reg[0]/Q
                         net (fo=7, routed)           0.211     2.305    adc7961_1/serial_present_state[0]
    SLICE_X78Y159        LUT5 (Prop_lut5_I2_O)        0.043     2.348 r  adc7961_1/serial_present_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.348    adc7961_1/serial_present_state[2]_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.942     2.307    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/C
                         clock pessimism             -0.377     1.930    
    SLICE_X78Y159        FDRE (Hold_fdre_C_D)         0.131     2.061    adc7961_1/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adc7961_1/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.553%)  route 0.211ns (50.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.164     2.094 r  adc7961_1/serial_present_state_reg[0]/Q
                         net (fo=7, routed)           0.211     2.305    adc7961_1/serial_present_state[0]
    SLICE_X78Y159        LUT4 (Prop_lut4_I1_O)        0.043     2.348 r  adc7961_1/serial_read_done_s_i_1__0/O
                         net (fo=1, routed)           0.000     2.348    adc7961_1/serial_read_done_s_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.942     2.307    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
                         clock pessimism             -0.377     1.930    
    SLICE_X78Y159        FDRE (Hold_fdre_C_D)         0.131     2.061    adc7961_1/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adc7961_0/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     2.020 f  adc7961_0/sclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.198     2.219    adc7961_0/sclk_cnt_reg__0[0]
    SLICE_X84Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.264 r  adc7961_0/sclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    adc7961_0/sclk_cnt0[0]
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism             -0.371     1.856    
    SLICE_X84Y128        FDCE (Hold_fdce_C_D)         0.120     1.976    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adc_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   adc_pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y132   adc7961_0/Clock_Out_ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y148   adc7961_1/Clock_Out_ODDR/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X83Y127   adc7961_0/serial_present_state_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X76Y157   adc7961_1/sclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X76Y157   adc7961_1/sclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X76Y157   adc7961_1/sclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X76Y157   adc7961_1/sclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X76Y157   adc7961_1/sclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X78Y159   adc7961_1/serial_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X78Y159   adc7961_1/serial_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X78Y159   adc7961_1/serial_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X78Y159   adc7961_1/serial_read_done_s_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X83Y127   adc7961_0/serial_present_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y128   adc7961_0/sclk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adc_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4   adc_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  adc_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.730     0.225    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.730     0.225    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.730     0.225    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.729     0.224    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.729     0.224    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.729     0.224    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.728     0.223    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.728     0.223    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.728     0.223    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.728     0.223    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.596     0.934    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.595     0.933    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.594     0.932    okHI/iob_regs[31].regin0_0[0]
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.570     9.441    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.570     9.441    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.576     9.447    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.567     9.438    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.576     9.447    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.574     9.445    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    okHI/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.570     9.441    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.574     9.445    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.577     9.448    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  okHI/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    okHI/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.569     9.440    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    okHI/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.869    10.619    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.867    10.617    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.867    10.617    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    okHI/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.867    10.617    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    okHI/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.867    10.617    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.867    10.617    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.867    10.617    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.868    10.618    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.867    10.617    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.869    10.619    okHI/iob_regs[31].regin0_0[0]
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.021ns (26.548%)  route 2.825ns (73.452%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.849     5.287    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.478     5.765 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.903     6.668    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.295     6.963 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          1.023     7.985    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.558     8.668    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA_I_0
    SLICE_X72Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.792 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341     9.133    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_15
    RAMB36_X2Y28         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.624     9.893    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y28         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.062    
                         clock uncertainty           -0.150     9.912    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.469    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.021ns (27.472%)  route 2.695ns (72.528%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 9.902 - 5.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.849     5.287    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.478     5.765 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.903     6.668    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.295     6.963 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.760     7.723    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X73Y155        LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.264     8.111    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA_I_12
    SLICE_X73Y155        LUT2 (Prop_lut2_I0_O)        0.124     8.235 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.768     9.004    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_13
    RAMB36_X3Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.633     9.902    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.071    
                         clock uncertainty           -0.150     9.921    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.478    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.021ns (27.611%)  route 2.677ns (72.389%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 9.894 - 5.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.849     5.287    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.478     5.765 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.903     6.668    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.295     6.963 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.837     7.799    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X75Y151        LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.399     8.323    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I_10
    SLICE_X77Y151        LUT2 (Prop_lut2_I0_O)        0.124     8.447 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.538     8.985    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_12
    RAMB36_X2Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.625     9.894    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y29         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.063    
                         clock uncertainty           -0.150     9.913    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.470    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.021ns (27.126%)  route 2.743ns (72.874%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 9.984 - 5.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.849     5.287    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.478     5.765 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.903     6.668    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.295     6.963 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          1.068     8.031    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X62Y152        LUT6 (Prop_lut6_I3_O)        0.124     8.155 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.409     8.564    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENA_I_8
    SLICE_X65Y152        LUT2 (Prop_lut2_I0_O)        0.124     8.688 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.363     9.051    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_11
    RAMB36_X1Y30         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.715     9.984    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y30         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.152    
                         clock uncertainty           -0.150    10.002    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.559    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.966ns (25.326%)  route 2.848ns (74.674%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 9.898 - 5.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699     5.137    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.419     5.556 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           1.099     6.655    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I0_O)        0.299     6.954 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.439     7.393    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.517 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=6, routed)           0.968     8.485    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X80Y137        LUT2 (Prop_lut2_I1_O)        0.124     8.609 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.342     8.951    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X3Y27         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.629     9.898    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y27         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.067    
                         clock uncertainty           -0.150     9.917    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.474    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.021ns (27.247%)  route 2.726ns (72.753%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 9.983 - 5.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.849     5.287    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.478     5.765 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.903     6.668    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.295     6.963 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.592     7.555    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X75Y155        LUT2 (Prop_lut2_I0_O)        0.124     7.679 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=6, routed)           0.738     8.417    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X65Y156        LUT2 (Prop_lut2_I1_O)        0.124     8.541 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.494     9.034    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y31         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.714     9.983    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y31         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.151    
                         clock uncertainty           -0.150    10.001    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.558    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.558    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.897ns (23.664%)  route 2.894ns (76.336%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 10.035 - 5.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.849     5.287    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.478     5.765 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.903     6.668    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.295     6.963 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.859     7.821    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X75Y172        LUT2 (Prop_lut2_I0_O)        0.124     7.945 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=3, routed)           1.132     9.078    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X2Y38         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.766    10.035    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y38         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.203    
                         clock uncertainty           -0.150    10.053    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.610    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.966ns (25.483%)  route 2.825ns (74.517%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 9.888 - 5.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699     5.137    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.419     5.556 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           1.099     6.655    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I0_O)        0.299     6.954 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.605     7.559    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.683 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=6, routed)           0.779     8.462    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X73Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.586 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.341     8.927    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.619     9.888    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.057    
                         clock uncertainty           -0.150     9.907    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.464    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.966ns (25.486%)  route 2.824ns (74.514%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 9.896 - 5.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699     5.137    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.419     5.556 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           1.099     6.655    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I0_O)        0.299     6.954 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.732     7.686    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y118        LUT2 (Prop_lut2_I0_O)        0.124     7.810 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=3, routed)           0.651     8.460    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X81Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.342     8.927    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X3Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.627     9.896    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y22         RAMB36E1                                     r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.065    
                         clock uncertainty           -0.150     9.915    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.472    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.021ns (27.170%)  route 2.737ns (72.830%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.830     5.268    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.329 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.342    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.849     5.287    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.478     5.765 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.903     6.668    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.295     6.963 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.388     7.351    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X75Y161        LUT2 (Prop_lut2_I0_O)        0.124     7.475 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1/O
                         net (fo=6, routed)           0.940     8.415    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X75Y175        LUT2 (Prop_lut2_I1_O)        0.124     8.539 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.506     9.045    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_16
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.754    10.023    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y35         RAMB36E1                                     r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    10.191    
                         clock uncertainty           -0.150    10.041    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.598    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  0.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.291ns (29.795%)  route 0.686ns (70.205%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.148     2.078 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.316     2.394    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.098     2.492 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.370     2.862    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X76Y155        LUT4 (Prop_lut4_I1_O)        0.045     2.907 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     2.907    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X76Y155        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.942     2.307    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X76Y155        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X76Y155        FDRE (Hold_fdre_C_D)         0.121     2.478    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/data_converter_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.333ns (28.346%)  route 0.842ns (71.654%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.128     1.984 f  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.512     2.497    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I1_O)        0.098     2.595 r  adc7961_0/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.329     2.924    top/data_converter_0/FSM_sequential_state_reg[0]_0
    SLICE_X82Y121        LUT5 (Prop_lut5_I0_O)        0.107     3.031 r  top/data_converter_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.031    top/data_converter_0/nextstate[0]
    SLICE_X82Y121        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.861     2.227    top/data_converter_0/clk_sys_BUFG
    SLICE_X82Y121        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.101     2.126    
                         clock uncertainty            0.150     2.276    
    SLICE_X82Y121        FDRE (Hold_fdre_C_D)         0.092     2.368    top/data_converter_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/data_converter_0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.333ns (28.321%)  route 0.843ns (71.679%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.128     1.984 f  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.512     2.497    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I1_O)        0.098     2.595 r  adc7961_0/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.330     2.925    top/data_converter_0/FSM_sequential_state_reg[0]_0
    SLICE_X82Y121        LUT5 (Prop_lut5_I0_O)        0.107     3.032 r  top/data_converter_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.032    top/data_converter_0/nextstate[2]
    SLICE_X82Y121        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.861     2.227    top/data_converter_0/clk_sys_BUFG
    SLICE_X82Y121        FDRE                                         r  top/data_converter_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.101     2.126    
                         clock uncertainty            0.150     2.276    
    SLICE_X82Y121        FDRE (Hold_fdre_C_D)         0.091     2.367    top/data_converter_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.272ns (23.578%)  route 0.882ns (76.422%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.128     1.984 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.466     2.451    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I0_O)        0.099     2.550 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.264     2.814    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y124        LUT4 (Prop_lut4_I1_O)        0.045     2.859 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.151     3.010    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X79Y125        FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.851     2.217    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X79Y125        FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.101     2.116    
                         clock uncertainty            0.150     2.266    
    SLICE_X79Y125        FDRE (Hold_fdre_C_D)         0.066     2.332    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.291ns (24.879%)  route 0.879ns (75.121%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.148     2.078 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.316     2.394    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.098     2.492 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.370     2.862    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X76Y155        LUT4 (Prop_lut4_I1_O)        0.045     2.907 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.193     3.100    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X76Y155        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.942     2.307    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X76Y155        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X76Y155        FDRE (Hold_fdre_C_D)         0.059     2.416    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 adc7961_0/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.272ns (23.073%)  route 0.907ns (76.927%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     1.856    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.128     1.984 r  adc7961_0/serial_read_done_s_reg/Q
                         net (fo=2, routed)           0.466     2.451    adc7961_0/serial_read_done_s_reg_n_0
    SLICE_X80Y123        LUT3 (Prop_lut3_I0_O)        0.099     2.550 r  adc7961_0/adc7961_0_fifo_i_1/O
                         net (fo=17, routed)          0.264     2.814    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y124        LUT4 (Prop_lut4_I1_O)        0.045     2.859 r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.176     3.035    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X79Y125        FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.851     2.217    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X79Y125        FDRE                                         r  adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.101     2.116    
                         clock uncertainty            0.150     2.266    
    SLICE_X79Y125        FDRE (Hold_fdre_C_D)         0.070     2.336    adc7961_0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.291ns (25.746%)  route 0.839ns (74.254%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.148     2.078 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.316     2.394    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.098     2.492 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.375     2.867    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y156        LUT2 (Prop_lut2_I0_O)        0.045     2.912 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=45, routed)          0.148     3.061    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.942     2.307    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X76Y156        FDRE (Hold_fdre_C_CE)       -0.016     2.341    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.291ns (25.746%)  route 0.839ns (74.254%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.148     2.078 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.316     2.394    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.098     2.492 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.375     2.867    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y156        LUT2 (Prop_lut2_I0_O)        0.045     2.912 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=45, routed)          0.148     3.061    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.942     2.307    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X76Y156        FDRE (Hold_fdre_C_CE)       -0.016     2.341    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.291ns (25.746%)  route 0.839ns (74.254%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.148     2.078 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.316     2.394    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.098     2.492 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.375     2.867    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y156        LUT2 (Prop_lut2_I0_O)        0.045     2.912 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=45, routed)          0.148     3.061    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.942     2.307    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X76Y156        FDRE (Hold_fdre_C_CE)       -0.016     2.341    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 adc7961_1/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.291ns (25.746%)  route 0.839ns (74.254%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.627     1.892    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.576 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.238    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.264 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.666     1.930    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.148     2.078 r  adc7961_1/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.316     2.394    adc7961_1/serial_read_done_s_reg_n_0
    SLICE_X76Y162        LUT3 (Prop_lut3_I0_O)        0.098     2.492 r  adc7961_1/adc7961_1_fifo_i_1/O
                         net (fo=17, routed)          0.375     2.867    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y156        LUT2 (Prop_lut2_I0_O)        0.045     2.912 r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[14]_i_1/O
                         net (fo=45, routed)          0.148     3.061    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_20_out
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.942     2.307    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y156        FDRE                                         r  adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X76Y156        FDRE (Hold_fdre_C_CE)       -0.016     2.341    adc7961_1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.386ns,  Total Violation       -0.562ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.138ns (27.530%)  route 2.996ns (72.470%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.168     7.959    adc7961_1/buffer_reset_s
    SLICE_X79Y162        LUT5 (Prop_lut5_I3_O)        0.124     8.083 r  adc7961_1/Clock_Out_ODDR_i_1/O
                         net (fo=1, routed)           1.334     9.418    adc7961_1/clk_s
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.578     9.847    adc7961_1/CLK
    OLOGIC_X1Y148        ODDR                                         r  adc7961_1/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.016    
                         clock uncertainty           -0.150     9.866    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D1)      -0.834     9.032    adc7961_1/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/Clock_Out_ODDR/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.076ns (26.397%)  route 3.000ns (73.603%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.465     8.263    adc7961_0/buffer_reset_s
    SLICE_X81Y128        LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  adc7961_0/Clock_Out_ODDR_i_2/O
                         net (fo=1, routed)           0.811     9.199    adc7961_0/clk_s
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.570     9.839    adc7961_0/CLK
    OLOGIC_X1Y132        ODDR                                         r  adc7961_0/Clock_Out_ODDR/C
                         clock pessimism              0.169    10.008    
                         clock uncertainty           -0.150     9.858    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.834     9.024    adc7961_0/Clock_Out_ODDR
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.076ns (28.117%)  route 2.751ns (71.883%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.547     8.345    adc7961_0/buffer_reset_s
    SLICE_X83Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.469 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.480     8.950    adc7961_0/sclk_cnt0_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Setup_fdce_C_CE)      -0.169     9.703    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.076ns (28.117%)  route 2.751ns (71.883%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.547     8.345    adc7961_0/buffer_reset_s
    SLICE_X83Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.469 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.480     8.950    adc7961_0/sclk_cnt0_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Setup_fdce_C_CE)      -0.169     9.703    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.076ns (28.117%)  route 2.751ns (71.883%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.547     8.345    adc7961_0/buffer_reset_s
    SLICE_X83Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.469 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.480     8.950    adc7961_0/sclk_cnt0_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Setup_fdce_C_CE)      -0.169     9.703    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.076ns (28.117%)  route 2.751ns (71.883%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.547     8.345    adc7961_0/buffer_reset_s
    SLICE_X83Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.469 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.480     8.950    adc7961_0/sclk_cnt0_0
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Setup_fdce_C_CE)      -0.169     9.703    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.076ns (28.117%)  route 2.751ns (71.883%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.547     8.345    adc7961_0/buffer_reset_s
    SLICE_X83Y128        LUT5 (Prop_lut5_I1_O)        0.124     8.469 r  adc7961_0/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.480     8.950    adc7961_0/sclk_cnt0_0
    SLICE_X84Y128        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDPE (Setup_fdpe_C_CE)      -0.169     9.703    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.138ns (30.755%)  route 2.562ns (69.245%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.550     8.341    adc7961_1/buffer_reset_s
    SLICE_X77Y157        LUT5 (Prop_lut5_I1_O)        0.124     8.465 r  adc7961_1/sclk_cnt[4]_i_1__0/O
                         net (fo=5, routed)           0.519     8.984    adc7961_1/sclk_cnt0
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDCE (Setup_fdce_C_CE)      -0.169     9.840    adc7961_1/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.138ns (30.755%)  route 2.562ns (69.245%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.550     8.341    adc7961_1/buffer_reset_s
    SLICE_X77Y157        LUT5 (Prop_lut5_I1_O)        0.124     8.465 r  adc7961_1/sclk_cnt[4]_i_1__0/O
                         net (fo=5, routed)           0.519     8.984    adc7961_1/sclk_cnt0
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDCE (Setup_fdce_C_CE)      -0.169     9.840    adc7961_1/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.138ns (30.755%)  route 2.562ns (69.245%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.550     8.341    adc7961_1/buffer_reset_s
    SLICE_X77Y157        LUT5 (Prop_lut5_I1_O)        0.124     8.465 r  adc7961_1/sclk_cnt[4]_i_1__0/O
                         net (fo=5, routed)           0.519     8.984    adc7961_1/sclk_cnt0
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDCE (Setup_fdce_C_CE)      -0.169     9.840    adc7961_1/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sync_adc_rst_0/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.183ns (25.261%)  route 0.541ns (74.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.588     1.852    sync_adc_rst_0/clk_sys_BUFG
    SLICE_X81Y127        FDPE                                         r  sync_adc_rst_0/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.993 r  sync_adc_rst_0/s2_reg/Q
                         net (fo=5, routed)           0.541     2.534    adc7961_0/adc_sync_rst_0
    SLICE_X83Y127        LUT4 (Prop_lut4_I3_O)        0.042     2.576 r  adc7961_0/serial_read_done_s_i_1/O
                         net (fo=1, routed)           0.000     2.576    adc7961_0/serial_read_done_s_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     2.226    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_read_done_s_reg/C
                         clock pessimism             -0.101     2.125    
                         clock uncertainty            0.150     2.275    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.107     2.382    adc7961_0/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sync_adc_rst_0/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.184ns (25.294%)  route 0.543ns (74.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.588     1.852    sync_adc_rst_0/clk_sys_BUFG
    SLICE_X81Y127        FDPE                                         r  sync_adc_rst_0/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.993 r  sync_adc_rst_0/s2_reg/Q
                         net (fo=5, routed)           0.543     2.536    adc7961_0/adc_sync_rst_0
    SLICE_X83Y127        LUT5 (Prop_lut5_I4_O)        0.043     2.579 r  adc7961_0/serial_present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.579    adc7961_0/serial_present_state[2]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     2.226    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[2]/C
                         clock pessimism             -0.101     2.125    
                         clock uncertainty            0.150     2.275    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.107     2.382    adc7961_0/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sync_adc_rst_1/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.188ns (22.406%)  route 0.651ns (77.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.592     1.856    sync_adc_rst_1/clk_sys_BUFG
    SLICE_X72Y148        FDPE                                         r  sync_adc_rst_1/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.997 r  sync_adc_rst_1/s2_reg/Q
                         net (fo=5, routed)           0.651     2.648    adc7961_1/adc_sync_rst_1
    SLICE_X78Y159        LUT5 (Prop_lut5_I4_O)        0.047     2.695 r  adc7961_1/serial_present_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.695    adc7961_1/serial_present_state[2]_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.942     2.307    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[2]/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X78Y159        FDRE (Hold_fdre_C_D)         0.131     2.488    adc7961_1/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sync_adc_rst_1/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.187ns (22.287%)  route 0.652ns (77.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.592     1.856    sync_adc_rst_1/clk_sys_BUFG
    SLICE_X72Y148        FDPE                                         r  sync_adc_rst_1/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.997 r  sync_adc_rst_1/s2_reg/Q
                         net (fo=5, routed)           0.652     2.649    adc7961_1/adc_sync_rst_1
    SLICE_X78Y159        LUT4 (Prop_lut4_I3_O)        0.046     2.695 r  adc7961_1/serial_read_done_s_i_1__0/O
                         net (fo=1, routed)           0.000     2.695    adc7961_1/serial_read_done_s_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.942     2.307    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_read_done_s_reg/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X78Y159        FDRE (Hold_fdre_C_D)         0.131     2.488    adc7961_1/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sync_adc_rst_0/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.588     1.852    sync_adc_rst_0/clk_sys_BUFG
    SLICE_X81Y127        FDPE                                         r  sync_adc_rst_0/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.993 f  sync_adc_rst_0/s2_reg/Q
                         net (fo=5, routed)           0.541     2.534    adc7961_0/adc_sync_rst_0
    SLICE_X83Y127        LUT5 (Prop_lut5_I4_O)        0.045     2.579 r  adc7961_0/serial_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.579    adc7961_0/serial_present_state[0]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     2.226    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[0]/C
                         clock pessimism             -0.101     2.125    
                         clock uncertainty            0.150     2.275    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.091     2.366    adc7961_0/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sync_adc_rst_0/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.499%)  route 0.543ns (74.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.588     1.852    sync_adc_rst_0/clk_sys_BUFG
    SLICE_X81Y127        FDPE                                         r  sync_adc_rst_0/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.993 r  sync_adc_rst_0/s2_reg/Q
                         net (fo=5, routed)           0.543     2.536    adc7961_0/adc_sync_rst_0
    SLICE_X83Y127        LUT5 (Prop_lut5_I4_O)        0.045     2.581 r  adc7961_0/serial_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.581    adc7961_0/serial_present_state[1]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     2.226    adc7961_0/CLK
    SLICE_X83Y127        FDRE                                         r  adc7961_0/serial_present_state_reg[1]/C
                         clock pessimism             -0.101     2.125    
                         clock uncertainty            0.150     2.275    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.092     2.367    adc7961_0/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sync_adc_rst_1/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.221%)  route 0.651ns (77.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.592     1.856    sync_adc_rst_1/clk_sys_BUFG
    SLICE_X72Y148        FDPE                                         r  sync_adc_rst_1/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.997 r  sync_adc_rst_1/s2_reg/Q
                         net (fo=5, routed)           0.651     2.648    adc7961_1/adc_sync_rst_1
    SLICE_X78Y159        LUT5 (Prop_lut5_I4_O)        0.045     2.693 r  adc7961_1/serial_present_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.693    adc7961_1/serial_present_state[1]_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.942     2.307    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[1]/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X78Y159        FDRE (Hold_fdre_C_D)         0.121     2.478    adc7961_1/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sync_adc_rst_1/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.194%)  route 0.652ns (77.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.592     1.856    sync_adc_rst_1/clk_sys_BUFG
    SLICE_X72Y148        FDPE                                         r  sync_adc_rst_1/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.997 f  sync_adc_rst_1/s2_reg/Q
                         net (fo=5, routed)           0.652     2.649    adc7961_1/adc_sync_rst_1
    SLICE_X78Y159        LUT5 (Prop_lut5_I4_O)        0.045     2.694 r  adc7961_1/serial_present_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.694    adc7961_1/serial_present_state[0]_i_1__0_n_0
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.942     2.307    adc7961_1/CLK
    SLICE_X78Y159        FDRE                                         r  adc7961_1/serial_present_state_reg[0]/C
                         clock pessimism             -0.101     2.206    
                         clock uncertainty            0.150     2.357    
    SLICE_X78Y159        FDRE (Hold_fdre_C_D)         0.120     2.477    adc7961_1/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.231ns (22.242%)  route 0.808ns (77.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.666     1.930    adc7961_1/clk_sys_BUFG
    SLICE_X75Y159        FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDSE (Prop_fdse_C_Q)         0.141     2.071 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.397     2.469    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X79Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.514 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.241     2.755    adc7961_1/buffer_reset_s
    SLICE_X77Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.800 r  adc7961_1/sclk_cnt[4]_i_1__0/O
                         net (fo=5, routed)           0.169     2.969    adc7961_1/sclk_cnt0
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.205    
                         clock uncertainty            0.150     2.356    
    SLICE_X76Y157        FDCE (Hold_fdce_C_CE)       -0.016     2.340    adc7961_1/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.231ns (22.242%)  route 0.808ns (77.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.666     1.930    adc7961_1/clk_sys_BUFG
    SLICE_X75Y159        FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDSE (Prop_fdse_C_Q)         0.141     2.071 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.397     2.469    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X79Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.514 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.241     2.755    adc7961_1/buffer_reset_s
    SLICE_X77Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.800 r  adc7961_1/sclk_cnt[4]_i_1__0/O
                         net (fo=5, routed)           0.169     2.969    adc7961_1/sclk_cnt0
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.205    
                         clock uncertainty            0.150     2.356    
    SLICE_X76Y157        FDCE (Hold_fdce_C_CE)       -0.016     2.340    adc7961_1/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.952ns (27.875%)  route 2.463ns (72.126%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.740     8.538    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Recov_fdce_C_CLR)     -0.361     9.511    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.952ns (27.875%)  route 2.463ns (72.126%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.740     8.538    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Recov_fdce_C_CLR)     -0.361     9.511    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.952ns (27.875%)  route 2.463ns (72.126%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.740     8.538    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDPE                                         f  adc7961_0/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDPE (Recov_fdpe_C_PRE)     -0.361     9.511    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.952ns (27.875%)  route 2.463ns (72.126%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.740     8.538    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Recov_fdce_C_CLR)     -0.319     9.553    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.952ns (27.875%)  route 2.463ns (72.126%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 9.854 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.685     5.123    adc7961_0/clk_sys_BUFG
    SLICE_X77Y126        FDRE                                         r  adc7961_0/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  adc7961_0/adc_tcyc_cnt_reg[17]/Q
                         net (fo=3, routed)           0.605     6.184    adc7961_0/adc_tcyc_cnt_reg[17]
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124     6.308 r  adc7961_0/adc7961_0_fifo_i_6/O
                         net (fo=1, routed)           0.310     6.618    adc7961_0/adc7961_0_fifo_i_6_n_0
    SLICE_X76Y127        LUT5 (Prop_lut5_I4_O)        0.124     6.742 r  adc7961_0/adc7961_0_fifo_i_5/O
                         net (fo=1, routed)           0.165     6.907    adc7961_0/adc7961_0_fifo_i_5_n_0
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  adc7961_0/adc7961_0_fifo_i_3/O
                         net (fo=5, routed)           0.643     7.674    adc7961_0/adc7961_0_fifo_i_3_n_0
    SLICE_X81Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.798 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.740     8.538    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.585     9.854    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism              0.169    10.022    
                         clock uncertainty           -0.150     9.872    
    SLICE_X84Y128        FDCE (Recov_fdce_C_CLR)     -0.319     9.553    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.014ns (32.680%)  route 2.089ns (67.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.596     8.387    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDCE (Recov_fdce_C_CLR)     -0.361     9.648    adc7961_1/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.014ns (32.680%)  route 2.089ns (67.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.596     8.387    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDCE (Recov_fdce_C_CLR)     -0.361     9.648    adc7961_1/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.014ns (32.680%)  route 2.089ns (67.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.596     8.387    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDPE                                         f  adc7961_1/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDPE (Recov_fdpe_C_PRE)     -0.361     9.648    adc7961_1/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.014ns (32.680%)  route 2.089ns (67.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.596     8.387    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDCE (Recov_fdce_C_CLR)     -0.319     9.690    adc7961_1/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.014ns (32.680%)  route 2.089ns (67.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 9.990 - 5.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.846     5.284    adc7961_1/clk_sys_BUFG
    SLICE_X74Y163        FDRE                                         r  adc7961_1/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y163        FDRE (Prop_fdre_C_Q)         0.518     5.802 r  adc7961_1/adc_tcyc_cnt_reg[18]/Q
                         net (fo=3, routed)           0.550     6.353    adc7961_1/adc_tcyc_cnt_reg[18]
    SLICE_X74Y163        LUT4 (Prop_lut4_I0_O)        0.124     6.477 r  adc7961_1/adc7961_1_fifo_i_6/O
                         net (fo=1, routed)           0.295     6.772    adc7961_1/adc7961_1_fifo_i_6_n_0
    SLICE_X76Y163        LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  adc7961_1/adc7961_1_fifo_i_5/O
                         net (fo=1, routed)           0.302     7.198    adc7961_1/adc7961_1_fifo_i_5_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I5_O)        0.124     7.322 r  adc7961_1/adc7961_1_fifo_i_3/O
                         net (fo=4, routed)           0.346     7.667    adc7961_1/adc7961_1_fifo_i_3_n_0
    SLICE_X79Y162        LUT6 (Prop_lut6_I0_O)        0.124     7.791 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.596     8.387    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.702     9.971    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     6.260 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     8.178    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.269 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          1.721     9.990    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/C
                         clock pessimism              0.169    10.159    
                         clock uncertainty           -0.150    10.009    
    SLICE_X76Y157        FDCE (Recov_fdce_C_CLR)     -0.319     9.690    adc7961_1/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  1.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.298%)  route 0.648ns (77.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.666     1.930    adc7961_1/clk_sys_BUFG
    SLICE_X75Y159        FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDSE (Prop_fdse_C_Q)         0.141     2.071 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.397     2.469    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X79Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.514 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.251     2.765    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.205    
                         clock uncertainty            0.150     2.356    
    SLICE_X76Y157        FDCE (Remov_fdce_C_CLR)     -0.067     2.289    adc7961_1/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.298%)  route 0.648ns (77.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.666     1.930    adc7961_1/clk_sys_BUFG
    SLICE_X75Y159        FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDSE (Prop_fdse_C_Q)         0.141     2.071 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.397     2.469    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X79Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.514 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.251     2.765    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.205    
                         clock uncertainty            0.150     2.356    
    SLICE_X76Y157        FDCE (Remov_fdce_C_CLR)     -0.067     2.289    adc7961_1/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.298%)  route 0.648ns (77.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.666     1.930    adc7961_1/clk_sys_BUFG
    SLICE_X75Y159        FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDSE (Prop_fdse_C_Q)         0.141     2.071 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.397     2.469    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X79Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.514 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.251     2.765    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[2]/C
                         clock pessimism             -0.101     2.205    
                         clock uncertainty            0.150     2.356    
    SLICE_X76Y157        FDCE (Remov_fdce_C_CLR)     -0.067     2.289    adc7961_1/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.298%)  route 0.648ns (77.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.666     1.930    adc7961_1/clk_sys_BUFG
    SLICE_X75Y159        FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDSE (Prop_fdse_C_Q)         0.141     2.071 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.397     2.469    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X79Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.514 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.251     2.765    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDCE                                         f  adc7961_1/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDCE                                         r  adc7961_1/sclk_cnt_reg[3]/C
                         clock pessimism             -0.101     2.205    
                         clock uncertainty            0.150     2.356    
    SLICE_X76Y157        FDCE (Remov_fdce_C_CLR)     -0.067     2.289    adc7961_1/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 adc7961_1/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_1/sclk_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.298%)  route 0.648ns (77.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.666     1.930    adc7961_1/clk_sys_BUFG
    SLICE_X75Y159        FDSE                                         r  adc7961_1/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDSE (Prop_fdse_C_Q)         0.141     2.071 f  adc7961_1/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.397     2.469    adc7961_1/adc_tcyc_cnt_reg[1]
    SLICE_X79Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.514 f  adc7961_1/serial_buffer[15]_i_3__0/O
                         net (fo=28, routed)          0.251     2.765    adc7961_1/buffer_reset_s
    SLICE_X76Y157        FDPE                                         f  adc7961_1/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.941     2.306    adc7961_1/CLK
    SLICE_X76Y157        FDPE                                         r  adc7961_1/sclk_cnt_reg[4]/C
                         clock pessimism             -0.101     2.205    
                         clock uncertainty            0.150     2.356    
    SLICE_X76Y157        FDPE (Remov_fdpe_C_PRE)     -0.071     2.285    adc7961_1/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.165%)  route 0.785ns (80.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.583     1.847    adc7961_0/clk_sys_BUFG
    SLICE_X77Y122        FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDSE (Prop_fdse_C_Q)         0.141     1.988 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.439     2.427    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X81Y127        LUT6 (Prop_lut6_I3_O)        0.045     2.472 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.346     2.818    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[0]/C
                         clock pessimism             -0.101     2.126    
                         clock uncertainty            0.150     2.276    
    SLICE_X84Y128        FDCE (Remov_fdce_C_CLR)     -0.067     2.209    adc7961_0/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.165%)  route 0.785ns (80.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.583     1.847    adc7961_0/clk_sys_BUFG
    SLICE_X77Y122        FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDSE (Prop_fdse_C_Q)         0.141     1.988 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.439     2.427    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X81Y127        LUT6 (Prop_lut6_I3_O)        0.045     2.472 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.346     2.818    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[1]/C
                         clock pessimism             -0.101     2.126    
                         clock uncertainty            0.150     2.276    
    SLICE_X84Y128        FDCE (Remov_fdce_C_CLR)     -0.067     2.209    adc7961_0/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.165%)  route 0.785ns (80.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.583     1.847    adc7961_0/clk_sys_BUFG
    SLICE_X77Y122        FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDSE (Prop_fdse_C_Q)         0.141     1.988 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.439     2.427    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X81Y127        LUT6 (Prop_lut6_I3_O)        0.045     2.472 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.346     2.818    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[2]/C
                         clock pessimism             -0.101     2.126    
                         clock uncertainty            0.150     2.276    
    SLICE_X84Y128        FDCE (Remov_fdce_C_CLR)     -0.067     2.209    adc7961_0/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.165%)  route 0.785ns (80.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.583     1.847    adc7961_0/clk_sys_BUFG
    SLICE_X77Y122        FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDSE (Prop_fdse_C_Q)         0.141     1.988 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.439     2.427    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X81Y127        LUT6 (Prop_lut6_I3_O)        0.045     2.472 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.346     2.818    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDCE                                         f  adc7961_0/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDCE                                         r  adc7961_0/sclk_cnt_reg[3]/C
                         clock pessimism             -0.101     2.126    
                         clock uncertainty            0.150     2.276    
    SLICE_X84Y128        FDCE (Remov_fdce_C_CLR)     -0.067     2.209    adc7961_0/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 adc7961_0/adc_tcyc_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc7961_0/sclk_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.165%)  route 0.785ns (80.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.583     1.847    adc7961_0/clk_sys_BUFG
    SLICE_X77Y122        FDSE                                         r  adc7961_0/adc_tcyc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDSE (Prop_fdse_C_Q)         0.141     1.988 f  adc7961_0/adc_tcyc_cnt_reg[1]/Q
                         net (fo=6, routed)           0.439     2.427    adc7961_0/adc_tcyc_cnt_reg[1]
    SLICE_X81Y127        LUT6 (Prop_lut6_I3_O)        0.045     2.472 f  adc7961_0/serial_buffer[15]_i_3/O
                         net (fo=28, routed)          0.346     2.818    adc7961_0/buffer_reset_s
    SLICE_X84Y128        FDPE                                         f  adc7961_0/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.901     2.266    adc_pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.620 r  adc_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.336    adc_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.365 r  adc_pll/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861     2.227    adc7961_0/CLK
    SLICE_X84Y128        FDPE                                         r  adc7961_0/sclk_cnt_reg[4]/C
                         clock pessimism             -0.101     2.126    
                         clock uncertainty            0.150     2.276    
    SLICE_X84Y128        FDPE (Remov_fdpe_C_PRE)     -0.071     2.205    adc7961_0/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.612    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.273ns  (logic 0.715ns (21.846%)  route 2.558ns (78.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 9.379 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.292     3.400    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y72          FDCE                                         f  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.507     9.379    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y72          FDCE                                         r  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism              0.624    10.003    
                         clock uncertainty           -0.073     9.930    
    SLICE_X9Y72          FDCE (Recov_fdce_C_CLR)     -0.405     9.525    okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.241ns  (logic 0.715ns (22.059%)  route 2.526ns (77.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.261     3.368    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y73          FDCE                                         f  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.506     9.378    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y73          FDCE                                         r  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/C
                         clock pessimism              0.624    10.002    
                         clock uncertainty           -0.073     9.929    
    SLICE_X9Y73          FDCE (Recov_fdce_C_CLR)     -0.405     9.524    okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.273ns  (logic 0.715ns (21.846%)  route 2.558ns (78.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 9.379 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.292     3.400    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y72          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.507     9.379    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y72          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.624    10.003    
                         clock uncertainty           -0.073     9.930    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.361     9.569    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.273ns  (logic 0.715ns (21.846%)  route 2.558ns (78.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 9.379 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.292     3.400    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y72          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.507     9.379    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y72          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.624    10.003    
                         clock uncertainty           -0.073     9.930    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.361     9.569    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.241ns  (logic 0.715ns (22.059%)  route 2.526ns (77.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.261     3.368    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y73          FDPE                                         f  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.506     9.378    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y73          FDPE                                         r  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.624    10.002    
                         clock uncertainty           -0.073     9.929    
    SLICE_X9Y73          FDPE (Recov_fdpe_C_PRE)     -0.359     9.570    okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.273ns  (logic 0.715ns (21.846%)  route 2.558ns (78.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 9.379 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.292     3.400    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y72          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.507     9.379    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y72          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.624    10.003    
                         clock uncertainty           -0.073     9.930    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.319     9.611    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.273ns  (logic 0.715ns (21.846%)  route 2.558ns (78.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 9.379 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.292     3.400    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y72          FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.507     9.379    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y72          FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.624    10.003    
                         clock uncertainty           -0.073     9.930    
    SLICE_X8Y72          FDCE (Recov_fdce_C_CLR)     -0.319     9.611    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.159ns  (logic 0.715ns (22.635%)  route 2.444ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 9.381 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.178     3.286    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y71          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.509     9.381    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y71          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.624    10.005    
                         clock uncertainty           -0.073     9.932    
    SLICE_X8Y71          FDPE (Recov_fdpe_C_PRE)     -0.361     9.571    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.159ns  (logic 0.715ns (22.635%)  route 2.444ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 9.381 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.178     3.286    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y71          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.509     9.381    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y71          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.624    10.005    
                         clock uncertainty           -0.073     9.932    
    SLICE_X8Y71          FDPE (Recov_fdpe_C_PRE)     -0.361     9.571    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.159ns  (logic 0.715ns (22.635%)  route 2.444ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 9.381 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.361ns = ( 0.127 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     0.546 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.266     0.812    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.296     1.108 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.178     3.286    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y71          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        1.509     9.381    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y71          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/C
                         clock pessimism              0.624    10.005    
                         clock uncertainty           -0.073     9.932    
    SLICE_X9Y71          FDPE (Recov_fdpe_C_PRE)     -0.359     9.573    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  6.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.562%)  route 0.204ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 0.907 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.569     0.907    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y63         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDPE (Prop_fdpe_C_Q)         0.128     1.035 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.204     1.239    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y62         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.840     0.670    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y62         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.254     0.923    
    SLICE_X10Y62         FDPE (Remov_fdpe_C_PRE)     -0.125     0.798    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.562%)  route 0.204ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 0.907 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.569     0.907    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y63         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDPE (Prop_fdpe_C_Q)         0.128     1.035 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.204     1.239    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y62         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.840     0.670    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y62         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.254     0.923    
    SLICE_X10Y62         FDPE (Remov_fdpe_C_PRE)     -0.125     0.798    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.562%)  route 0.204ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 0.670 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 0.907 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.569     0.907    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y63         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDPE (Prop_fdpe_C_Q)         0.128     1.035 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.204     1.239    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y62         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.840     0.670    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y62         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.254     0.923    
    SLICE_X10Y62         FDPE (Remov_fdpe_C_PRE)     -0.125     0.798    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.045%)  route 0.188ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.570     0.908    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y62         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.244    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X10Y61         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.842     0.672    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y61         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254     0.925    
    SLICE_X10Y61         FDPE (Remov_fdpe_C_PRE)     -0.124     0.801    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.045%)  route 0.188ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 0.672 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 0.908 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.570     0.908    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y62         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.244    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X10Y61         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.842     0.672    okHI/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y61         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.254     0.925    
    SLICE_X10Y61         FDPE (Remov_fdpe_C_PRE)     -0.124     0.801    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.571%)  route 0.447ns (66.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 0.690 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.086     1.115    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.098     1.213 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.362     1.574    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y78          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.860     0.690    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y78          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.275     0.964    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.092     0.872    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.571%)  route 0.447ns (66.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 0.690 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.086     1.115    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.098     1.213 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.362     1.574    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y78          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.860     0.690    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y78          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.275     0.964    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.092     0.872    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.571%)  route 0.447ns (66.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 0.690 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.086     1.115    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.098     1.213 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.362     1.574    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y78          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.860     0.690    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y78          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/C
                         clock pessimism              0.275     0.964    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.092     0.872    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.571%)  route 0.447ns (66.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 0.690 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.086     1.115    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.098     1.213 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.362     1.574    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y78          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.860     0.690    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y78          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/C
                         clock pessimism              0.275     0.964    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.092     0.872    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.738ns  (logic 0.226ns (30.642%)  route 0.512ns (69.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 0.689 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 0.901 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.563     0.901    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y78         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.086     1.115    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.098     1.213 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.426     1.639    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y77          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1351, routed)        0.859     0.689    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y77          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.275     0.963    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.092     0.871    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.456ns (11.565%)  route 3.487ns (88.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 9.861 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.487     8.983    top/i_spi_top_0/shift/O11
    SLICE_X86Y116        FDCE                                         f  top/i_spi_top_0/shift/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.592     9.861    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X86Y116        FDCE                                         r  top/i_spi_top_0/shift/data_reg[13]/C
                         clock pessimism              0.247    10.108    
                         clock uncertainty           -0.035    10.072    
    SLICE_X86Y116        FDCE (Recov_fdce_C_CLR)     -0.405     9.667    top/i_spi_top_0/shift/data_reg[13]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.456ns (11.578%)  route 3.482ns (88.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 9.861 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.482     8.979    top/i_spi_top_0/shift/O11
    SLICE_X87Y116        FDCE                                         f  top/i_spi_top_0/shift/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.592     9.861    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X87Y116        FDCE                                         r  top/i_spi_top_0/shift/cnt_reg[1]/C
                         clock pessimism              0.247    10.108    
                         clock uncertainty           -0.035    10.072    
    SLICE_X87Y116        FDCE (Recov_fdce_C_CLR)     -0.405     9.667    top/i_spi_top_0/shift/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/wb_ack_o_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.456ns (11.602%)  route 3.474ns (88.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 9.855 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.474     8.971    top/i_spi_top_0/O11
    SLICE_X83Y120        FDCE                                         f  top/i_spi_top_0/wb_ack_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.586     9.855    top/i_spi_top_0/clk_sys_BUFG
    SLICE_X83Y120        FDCE                                         r  top/i_spi_top_0/wb_ack_o_reg/C
                         clock pessimism              0.247    10.102    
                         clock uncertainty           -0.035    10.066    
    SLICE_X83Y120        FDCE (Recov_fdce_C_CLR)     -0.405     9.661    top/i_spi_top_0/wb_ack_o_reg
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.456ns (11.791%)  route 3.411ns (88.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.411     8.908    top/i_spi_top_0/shift/O11
    SLICE_X82Y116        FDCE                                         f  top/i_spi_top_0/shift/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X82Y116        FDCE                                         r  top/i_spi_top_0/shift/data_reg[10]/C
                         clock pessimism              0.247    10.106    
                         clock uncertainty           -0.035    10.070    
    SLICE_X82Y116        FDCE (Recov_fdce_C_CLR)     -0.405     9.665    top/i_spi_top_0/shift/data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.456ns (11.804%)  route 3.407ns (88.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.407     8.904    top/i_spi_top_0/shift/O11
    SLICE_X83Y116        FDCE                                         f  top/i_spi_top_0/shift/data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X83Y116        FDCE                                         r  top/i_spi_top_0/shift/data_reg[21]/C
                         clock pessimism              0.247    10.106    
                         clock uncertainty           -0.035    10.070    
    SLICE_X83Y116        FDCE (Recov_fdce_C_CLR)     -0.405     9.665    top/i_spi_top_0/shift/data_reg[21]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.456ns (11.804%)  route 3.407ns (88.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.407     8.904    top/i_spi_top_0/shift/O11
    SLICE_X83Y116        FDCE                                         f  top/i_spi_top_0/shift/data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X83Y116        FDCE                                         r  top/i_spi_top_0/shift/data_reg[22]/C
                         clock pessimism              0.247    10.106    
                         clock uncertainty           -0.035    10.070    
    SLICE_X83Y116        FDCE (Recov_fdce_C_CLR)     -0.405     9.665    top/i_spi_top_0/shift/data_reg[22]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.456ns (11.804%)  route 3.407ns (88.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.407     8.904    top/i_spi_top_0/shift/O11
    SLICE_X83Y116        FDCE                                         f  top/i_spi_top_0/shift/data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X83Y116        FDCE                                         r  top/i_spi_top_0/shift/data_reg[29]/C
                         clock pessimism              0.247    10.106    
                         clock uncertainty           -0.035    10.070    
    SLICE_X83Y116        FDCE (Recov_fdce_C_CLR)     -0.405     9.665    top/i_spi_top_0/shift/data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top_0/shift/data_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.456ns (11.804%)  route 3.407ns (88.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.407     8.904    top/i_spi_top_0/shift/O11
    SLICE_X83Y116        FDCE                                         f  top/i_spi_top_0/shift/data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.590     9.859    top/i_spi_top_0/shift/clk_sys_BUFG
    SLICE_X83Y116        FDCE                                         r  top/i_spi_top_0/shift/data_reg[30]/C
                         clock pessimism              0.247    10.106    
                         clock uncertainty           -0.035    10.070    
    SLICE_X83Y116        FDCE (Recov_fdce_C_CLR)     -0.405     9.665    top/i_spi_top_0/shift/data_reg[30]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/divider_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.456ns (12.235%)  route 3.271ns (87.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 9.766 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.271     8.768    top/i_spi_top/O11
    SLICE_X68Y110        FDCE                                         f  top/i_spi_top/divider_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.497     9.766    top/i_spi_top/clk_sys_BUFG
    SLICE_X68Y110        FDCE                                         r  top/i_spi_top/divider_reg[12]/C
                         clock pessimism              0.247    10.013    
                         clock uncertainty           -0.035     9.977    
    SLICE_X68Y110        FDCE (Recov_fdce_C_CLR)     -0.405     9.572    top/i_spi_top/divider_reg[12]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/divider_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.456ns (12.235%)  route 3.271ns (87.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 9.766 - 5.000 ) 
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.603     5.041    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.456     5.497 f  top/s2_reg/Q
                         net (fo=317, routed)         3.271     8.768    top/i_spi_top/O11
    SLICE_X68Y110        FDCE                                         f  top/i_spi_top/divider_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         1.497     9.766    top/i_spi_top/clk_sys_BUFG
    SLICE_X68Y110        FDCE                                         r  top/i_spi_top/divider_reg[1]/C
                         clock pessimism              0.247    10.013    
                         clock uncertainty           -0.035     9.977    
    SLICE_X68Y110        FDCE (Recov_fdce_C_CLR)     -0.405     9.572    top/i_spi_top/divider_reg[1]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_0/s1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.006%)  route 0.279ns (62.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.589     1.853    trigIn40/ep_clk
    SLICE_X78Y118        FDCE                                         r  trigIn40/ep_trigger_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDCE (Prop_fdce_C_Q)         0.164     2.017 f  trigIn40/ep_trigger_reg[4]/Q
                         net (fo=2, routed)           0.279     2.296    sync_adc_fifo_rst_0/ep_trigger[0]
    SLICE_X78Y121        FDPE                                         f  sync_adc_fifo_rst_0/s1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.855     2.221    sync_adc_fifo_rst_0/clk_sys_BUFG
    SLICE_X78Y121        FDPE                                         r  sync_adc_fifo_rst_0/s1_reg/C
                         clock pessimism             -0.357     1.864    
    SLICE_X78Y121        FDPE (Remov_fdpe_C_PRE)     -0.071     1.793    sync_adc_fifo_rst_0/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 trigIn40/ep_trigger_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sync_adc_fifo_rst_0/s2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.006%)  route 0.279ns (62.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.589     1.853    trigIn40/ep_clk
    SLICE_X78Y118        FDCE                                         r  trigIn40/ep_trigger_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDCE (Prop_fdce_C_Q)         0.164     2.017 f  trigIn40/ep_trigger_reg[4]/Q
                         net (fo=2, routed)           0.279     2.296    sync_adc_fifo_rst_0/ep_trigger[0]
    SLICE_X78Y121        FDPE                                         f  sync_adc_fifo_rst_0/s2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.855     2.221    sync_adc_fifo_rst_0/clk_sys_BUFG
    SLICE_X78Y121        FDPE                                         r  sync_adc_fifo_rst_0/s2_reg/C
                         clock pessimism             -0.357     1.864    
    SLICE_X78Y121        FDPE (Remov_fdpe_C_PRE)     -0.071     1.793    sync_adc_fifo_rst_0/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.901%)  route 0.475ns (77.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.475     2.435    top/i_spi_top/O11
    SLICE_X70Y116        FDCE                                         f  top/i_spi_top/wb_dat_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.829     2.194    top/i_spi_top/clk_sys_BUFG
    SLICE_X70Y116        FDCE                                         r  top/i_spi_top/wb_dat_o_reg[5]/C
                         clock pessimism             -0.335     1.859    
    SLICE_X70Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.792    top/i_spi_top/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.216%)  route 0.494ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.494     2.454    top/i_spi_top/O11
    SLICE_X66Y115        FDCE                                         f  top/i_spi_top/wb_dat_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.830     2.195    top/i_spi_top/clk_sys_BUFG
    SLICE_X66Y115        FDCE                                         r  top/i_spi_top/wb_dat_o_reg[16]/C
                         clock pessimism             -0.335     1.860    
    SLICE_X66Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.793    top/i_spi_top/wb_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.216%)  route 0.494ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.494     2.454    top/i_spi_top/O11
    SLICE_X66Y115        FDCE                                         f  top/i_spi_top/wb_dat_o_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.830     2.195    top/i_spi_top/clk_sys_BUFG
    SLICE_X66Y115        FDCE                                         r  top/i_spi_top/wb_dat_o_reg[19]/C
                         clock pessimism             -0.335     1.860    
    SLICE_X66Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.793    top/i_spi_top/wb_dat_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.216%)  route 0.494ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.494     2.454    top/i_spi_top/O11
    SLICE_X66Y115        FDCE                                         f  top/i_spi_top/wb_dat_o_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.830     2.195    top/i_spi_top/clk_sys_BUFG
    SLICE_X66Y115        FDCE                                         r  top/i_spi_top/wb_dat_o_reg[20]/C
                         clock pessimism             -0.335     1.860    
    SLICE_X66Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.793    top/i_spi_top/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.216%)  route 0.494ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.494     2.454    top/i_spi_top/O11
    SLICE_X66Y115        FDCE                                         f  top/i_spi_top/wb_dat_o_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.830     2.195    top/i_spi_top/clk_sys_BUFG
    SLICE_X66Y115        FDCE                                         r  top/i_spi_top/wb_dat_o_reg[21]/C
                         clock pessimism             -0.335     1.860    
    SLICE_X66Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.793    top/i_spi_top/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.216%)  route 0.494ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.494     2.454    top/i_spi_top/O11
    SLICE_X66Y115        FDCE                                         f  top/i_spi_top/wb_dat_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.830     2.195    top/i_spi_top/clk_sys_BUFG
    SLICE_X66Y115        FDCE                                         r  top/i_spi_top/wb_dat_o_reg[28]/C
                         clock pessimism             -0.335     1.860    
    SLICE_X66Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.793    top/i_spi_top/wb_dat_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/wb_dat_o_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.216%)  route 0.494ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.494     2.454    top/i_spi_top/O11
    SLICE_X66Y115        FDCE                                         f  top/i_spi_top/wb_dat_o_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.830     2.195    top/i_spi_top/clk_sys_BUFG
    SLICE_X66Y115        FDCE                                         r  top/i_spi_top/wb_dat_o_reg[31]/C
                         clock pessimism             -0.335     1.860    
    SLICE_X66Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.793    top/i_spi_top/wb_dat_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 top/s2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top/i_spi_top/shift/data_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.710%)  route 0.508ns (78.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.555     1.819    top/clk_sys_BUFG
    SLICE_X52Y116        FDPE                                         r  top/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.960 f  top/s2_reg/Q
                         net (fo=317, routed)         0.508     2.469    top/i_spi_top/shift/O11
    SLICE_X68Y115        FDCE                                         f  top/i_spi_top/shift/data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk_sys
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_sys_BUFG_inst/O
                         net (fo=833, routed)         0.830     2.195    top/i_spi_top/shift/clk_sys_BUFG
    SLICE_X68Y115        FDCE                                         r  top/i_spi_top/shift/data_reg[30]/C
                         clock pessimism             -0.335     1.860    
    SLICE_X68Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.768    top/i_spi_top/shift/data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.700    





