// Seed: 1972561815
`timescale 1ps / 1ps
`define pp_3 (  pp_4  ,  pp_5  )  0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  always id_2 <= 1'b0;
endmodule
