GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v'
Analyzing Verilog file 'C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\div_clk.v'
Analyzing Verilog file 'C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\seq_control.v'
Analyzing Verilog file 'C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v'
Compiling module 'top_ult'("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":3)
Compiling module 'cnt'("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":23)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":53)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":55)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":63)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":65)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":67)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":79)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":81)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":83)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":89)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":91)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":93)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":99)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":101)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":103)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":109)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":111)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":113)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":119)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":121)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\cnt.v":123)
Compiling module 'div_clk'("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\div_clk.v":3)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\div_clk.v":13)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\div_clk.v":15)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\div_clk.v":22)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\div_clk.v":24)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":55)
Compiling module 'seq_control'("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\seq_control.v":3)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":103)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":105)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":107)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":109)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":116)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":118)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":120)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":122)
NOTE  (EX0101) : Current top module is "top_ult"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "seq_control" instantiated to "seq_control_0" is swept in optimizing("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":64)
WARN  (NL0002) : The module "seq_control" instantiated to "seq_control_1" is swept in optimizing("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":75)
WARN  (NL0002) : The module "seq_control" instantiated to "seq_control_2" is swept in optimizing("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":86)
WARN  (NL0002) : The module "seq_control" instantiated to "seq_control_3" is swept in optimizing("C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\src\top_ult.v":97)
[95%] Generate netlist file "C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\impl\gwsynthesis\ult.vg" completed
[100%] Generate report file "C:\Users\Jerry\Desktop\3X\046.FPGA\002.Project\03.Ultrasonic\ult\ult\ult\impl\gwsynthesis\ult_syn.rpt.html" completed
GowinSynthesis finish
