-------------------------------------------------------------------------------
Questa PropCheck Version 10.5 linux_x86_64 23 Jul 2016
-------------------------------------------------------------------------------
Report Generated               : Sun Jan 22 21:41:24 2017
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \
	-od Output_Results \
	-tool prove \
	-init test.init \
	-rtl_init_values \
	-simulation_semantics \
	-effort unlimited \
	-timeout 2h \
	-import_db Output_Results/formal_compile.db  \
	-netcache /scratch0/esingh/questa/small_tests/Output_Results/qcache/FORMAL/NET \
	-mode master 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk : P


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock clk
$default_input_value 0 -undriven_wire
$default_initial_value 0 
$dump after_init

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (1)
-------------------------------------------------------------------------------
A_test
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (13)
-------------------------------------------------------------------------------
C_test
C_test3
C_test_c12
C_test_c12_1misr
C_test_c32
C_test_c33
C_test_c33_1misr
C_test_c63
C_test_c63_1misr
C_test_c82
C_test_c82_1misr
C_test_fault
C_test_none
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 4 in sequential fanin of properties)
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 4 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                    6
  DUT Input Bits                      0
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  6
  Modeling Bits                       0
State Bits                           85
  Counter State Bits                  0
  RAM State Bits                      0
  Register State Bits                15
  Property State Bits                70
Logic Gates                         182
  Design Gates                       74
  Property Gates                    108
---------------------------------------


-------------------------------------------------------------------------------
Targets Covered (9)
-------------------------------------------------------------------------------
C_test
C_test3
C_test_c12_1misr
C_test_c32
C_test_c33_1misr
C_test_c63
C_test_c63_1misr
C_test_c82_1misr
C_test_fault
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Uncoverable (4)
-------------------------------------------------------------------------------
C_test_c12
C_test_c33
C_test_c82
C_test_none
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (9)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
           90    9  C_test
           50    5  C_test3
           60    6  C_test_c12_1misr
           60    6  C_test_c32
           60    6  C_test_c33_1misr
           60    6  C_test_c63
           60    6  C_test_c63_1misr
           60    6  C_test_c82_1misr
          140   14  C_test_fault
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  5 cycles                            1
  6 cycles                            6
  9 cycles                            1
 14 cycles                            1
---------------------------------------
Total                                 9
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        7 |       4        0       0       0 |       9        0       0       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               1
Covered                               9
Inconclusive                          0
Uncoverable                           4
---------------------------------------
Total                                14
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       4 s 
-------- Orchestration Process --------
------- rsg3.stanford.edu:24796 -------
CPU Time                           0 s 
Peak Memory                      0.2 GB
---------- Engine Processes -----------
------- rsg3.stanford.edu:24840 -------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                      0 % 
------- rsg3.stanford.edu:24849 -------
CPU Time                           2 s 
Peak Memory                      0.3 GB
CPU Utilization                    100 % 
------- rsg3.stanford.edu:24861 -------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                      0 % 
------- rsg3.stanford.edu:24870 -------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                      0 % 
---------------------------------------

