`timescale 1ns / 1ps

module dacram_testbench;
    //gonna come back to this once I've made a module to mimic the AXI DDR4 memory block    

endmodule