Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Oct 26 20:58:14 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[IMM_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[IMM_SEL]/CK (SDFFR_X1)          0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[IMM_SEL]/Q (SDFFR_X1)           0.08       0.08 r
  U_CU/CTRL_WORD[IMM_SEL] (CU)                            0.00       0.08 r
  U_DATAPATH/CTRL_WORD[IMM_SEL] (DATAPATH)                0.00       0.08 r
  U_DATAPATH/U21/Z (CLKBUF_X1)                            0.07       0.15 r
  U_DATAPATH/U205/Z (MUX2_X1)                             0.09       0.25 f
  U_DATAPATH/U_ALU/B[12] (ALU_DATA_W32)                   0.00       0.25 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/AMOUNT[12] (T2_SHIFTER_DATA_W32)
                                                          0.00       0.25 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/AMOUNT[9] (COARSE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       0.25 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U85/ZN (OR4_X2)
                                                          0.13       0.37 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U83/ZN (NOR3_X1)
                                                          0.05       0.42 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U45/ZN (AND4_X1)
                                                          0.08       0.50 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U51/ZN (NAND2_X1)
                                                          0.05       0.54 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U68/ZN (INV_X1)
                                                          0.04       0.58 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U67/Z (BUF_X1)
                                                          0.05       0.63 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U31/Z (BUF_X1)
                                                          0.05       0.68 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U104/ZN (AND2_X1)
                                                          0.05       0.73 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U105/ZN (NOR3_X1)
                                                          0.03       0.75 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U193/ZN (NAND2_X1)
                                                          0.03       0.78 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/S[11] (COARSE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       0.78 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/A[11] (FINE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       0.78 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U82/ZN (INV_X1)
                                                          0.02       0.81 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U78/Z (MUX2_X1)
                                                          0.07       0.88 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U4/Z (MUX2_X1)
                                                          0.07       0.95 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U73/ZN (INV_X1)
                                                          0.03       0.98 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U1/Z (MUX2_X1)
                                                          0.05       1.02 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/S[5] (FINE_SHIFT_DATA_W32_MASK_SIZE41)
                                                          0.00       1.02 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/S[5] (T2_SHIFTER_DATA_W32)
                                                          0.00       1.02 r
  U_DATAPATH/U_ALU/U126/ZN (NAND2_X1)                     0.03       1.05 f
  U_DATAPATH/U_ALU/U125/ZN (NAND2_X1)                     0.03       1.09 r
  U_DATAPATH/U_ALU/RES[5] (ALU_DATA_W32)                  0.00       1.09 r
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[5] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       1.09 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U65/ZN (INV_X1)             0.02       1.11 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U51/ZN (OAI22_X1)           0.04       1.15 r
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[5]/D (DFFR_X2)
                                                          0.01       1.16 r
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[5]/CK (DFFR_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


1
