# vsim work.CCR_Top_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ccr_top_tb(tb)
# Loading ieee.numeric_std(body)
# Loading work.ccr_top(structural)
# Loading work.ccr_reg(rtl)
# Loading work.ccr_reserved(rtl)
add wave -position insertpoint sim:/ccr_top_tb/*
add wave *
run 200 ns
# ** Failure: ALL CCR TESTS PASSED SUCCESSFULLY
#    Time: 100 ns  Iteration: 0  Process: /ccr_top_tb/stim_proc File: ./ASSEMBLER/CCR_TOP_tb.vhd
# Break in Process stim_proc at ./ASSEMBLER/CCR_TOP_tb.vhd line 140
