# source compile_and_run_dual_master_ip_RISCV.tcl 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Faling_Edge_Detc
# 
# Top level modules:
# 	Faling_Edge_Detc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Raising_Edge_Det
# 
# Top level modules:
# 	Raising_Edge_Det
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AW_HandShake_Checker
# 
# Top level modules:
# 	AW_HandShake_Checker
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WD_HandShake
# 
# Top level modules:
# 	WD_HandShake
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WR_HandShake
# 
# Top level modules:
# 	WR_HandShake
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AW_MUX_2_1
# 
# Top level modules:
# 	AW_MUX_2_1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BReady_MUX_2_1
# 
# Top level modules:
# 	BReady_MUX_2_1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux_2x1
# 
# Top level modules:
# 	Mux_2x1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux_2x1_en
# 
# Top level modules:
# 	Mux_2x1_en
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux_4x1
# 
# Top level modules:
# 	Mux_4x1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WD_MUX_2_1
# 
# Top level modules:
# 	WD_MUX_2_1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1x2
# 
# Top level modules:
# 	Demux_1x2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1x2_en
# 
# Top level modules:
# 	Demux_1x2_en
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1x4
# 
# Top level modules:
# 	Demux_1x4
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Demux_1_2
# 
# Top level modules:
# 	Demux_1_2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Queue
# 
# Top level modules:
# 	Queue
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Resp_Queue
# 
# Top level modules:
# 	Resp_Queue
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Qos_Arbiter
# 
# Top level modules:
# 	Qos_Arbiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Read_Arbiter
# 
# Top level modules:
# 	Read_Arbiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Arbiter
# 
# Top level modules:
# 	Write_Arbiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Arbiter_RR
# 
# Top level modules:
# 	Write_Arbiter_RR
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Read_Addr_Channel_Dec
# 
# Top level modules:
# 	Read_Addr_Channel_Dec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Addr_Channel_Dec
# 
# Top level modules:
# 	Write_Addr_Channel_Dec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Resp_Channel_Arb
# 
# Top level modules:
# 	Write_Resp_Channel_Arb
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Write_Resp_Channel_Dec
# 
# Top level modules:
# 	Write_Resp_Channel_Dec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AW_Channel_Controller_Top
# 
# Top level modules:
# 	AW_Channel_Controller_Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BR_Channel_Controller_Top
# 
# Top level modules:
# 	BR_Channel_Controller_Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WD_Channel_Controller_Top
# 
# Top level modules:
# 	WD_Channel_Controller_Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AR_Channel_Controller_Top
# 
# Top level modules:
# 	AR_Channel_Controller_Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AXI_Interconnect
# 
# Top level modules:
# 	AXI_Interconnect
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AXI_Interconnect_2S_RDONLY
# 
# Top level modules:
# 	AXI_Interconnect_2S_RDONLY
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AXI_Interconnect_Full
# 
# Top level modules:
# 	AXI_Interconnect_Full
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_state
# 
# Top level modules:
# 	serv_state
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_immdec
# 
# Top level modules:
# 	serv_immdec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_compdec
# 
# Top level modules:
# 	serv_compdec
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_decode
# 
# Top level modules:
# 	serv_decode
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_alu
# 
# Top level modules:
# 	serv_alu
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_ctrl
# 
# Top level modules:
# 	serv_ctrl
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_csr
# 
# Top level modules:
# 	serv_csr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_bufreg
# 
# Top level modules:
# 	serv_bufreg
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_bufreg2
# 
# Top level modules:
# 	serv_bufreg2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_aligner
# 
# Top level modules:
# 	serv_aligner
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_mem_if
# 
# Top level modules:
# 	serv_mem_if
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_rf_if
# 
# Top level modules:
# 	serv_rf_if
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_rf_ram_if
# 
# Top level modules:
# 	serv_rf_ram_if
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_rf_ram
# 
# Top level modules:
# 	serv_rf_ram
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_rf_top
# 
# Top level modules:
# 	serv_rf_top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_top
# 
# Top level modules:
# 	serv_top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_axi_wrapper
# 
# Top level modules:
# 	serv_axi_wrapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module wb2axi_read
# 
# Top level modules:
# 	wb2axi_read
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module wb2axi_write
# 
# Top level modules:
# 	wb2axi_write
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module serv_axi_wrapper
# 
# Top level modules:
# 	serv_axi_wrapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_Core
# 
# Top level modules:
# 	ALU_Core
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU_Controller
# 
# Top level modules:
# 	CPU_Controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU_ALU_Master
# 
# Top level modules:
# 	CPU_ALU_Master
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module axi_memory_slave
# 
# Top level modules:
# 	axi_memory_slave
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module axi_rom_slave
# 
# Top level modules:
# 	axi_rom_slave
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Simple_Memory_Slave
# 
# Top level modules:
# 	Simple_Memory_Slave
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dual_master_system_ip
# 
# Top level modules:
# 	dual_master_system_ip
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dual_master_system_ip_tb_RISC_V
# 
# Top level modules:
# 	dual_master_system_ip_tb_RISC_V
# vsim -voptargs=+acc -t ps work.dual_master_system_ip_tb_RISC_V 
# Loading work.dual_master_system_ip_tb_RISC_V
# Loading work.dual_master_system_ip
# Loading work.serv_axi_wrapper
# Loading work.serv_rf_top
# Loading work.serv_rf_ram_if
# Loading work.serv_rf_ram
# Loading work.serv_top
# Loading work.serv_state
# Loading work.serv_decode
# Loading work.serv_immdec
# Loading work.serv_bufreg
# Loading work.serv_bufreg2
# Loading work.serv_ctrl
# Loading work.serv_alu
# Loading work.serv_rf_if
# Loading work.serv_mem_if
# Loading work.wb2axi_read
# Loading work.wb2axi_write
# Loading work.CPU_ALU_Master
# Loading work.ALU_Core
# Loading work.CPU_Controller
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# Loading work.axi_memory_slave
# Loading work.serv_csr
# ** Warning: (vsim-8607) D:/AXI/src/cores/serv/rtl/serv_csr.v(93): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# (vish-4014) No objects found matching '/dual_master_system_ip_tb_RISC_V/pass_count'.
#  run -all 
# ============================================================================
# Dual Master System IP Testbench (SERV program driven)
# ----------------------------------------------------------------------------
# SERV executes firmware from Instruction RAM, performs load/store via AXI,
# and reports status through Data RAM flags.
# ============================================================================
# [100000] Reset released
# [200000] System ready
# [200000] Instruction Memory Ready: 0
# [200000] Data Memory Ready: x
# [200000] ALU Memory Ready: 0
# [200000] Reserved Memory Ready: 0
# AXI Slave Address Map:
#   Slave0 (Instruction) : 0x00000000 - 0x3fffffff
#   Slave1 (Data)        : 0x40000000 - 0x7fffffff
#   Slave2 (ALU)         : 0x80000000 - 0xbfffffff
#   Slave3 (Reserved)    : 0xc0000000 - 0xffffffff
# 
# [200000] SERV firmware executing from Instruction RAM...
# [435000] READ_DEC: addr=0x00000000 base_addr=00 -> Slave0
# [465000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_inst_mem] READ: addr=0 data=0x400000b7 (from memory[0])
# [475000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_inst_mem] READ: addr=0 data=0x400000b7 (from memory[0])
# [1165000] READ_DEC: addr=0x00000004 base_addr=00 -> Slave0
# [1195000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_inst_mem] READ: addr=1 data=0x02a00113 (from memory[1])
# [1205000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_inst_mem] READ: addr=1 data=0x02a00113 (from memory[1])
# [1895000] READ_DEC: addr=0x00000008 base_addr=00 -> Slave0
# [1925000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_inst_mem] READ: addr=2 data=0x0020a023 (from memory[2])
# [1935000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_inst_mem] READ: addr=2 data=0x0020a023 (from memory[2])
# [2295000] SERV WB WRITE: addr=0x40000000 data=0x0000002a sel=0xf ack=0
# [2305000] SERV WB WRITE: addr=0x40000000 data=0x0000002a sel=0xf ack=0
# [2315000] SERV WB WRITE: addr=0x40000000 data=0x0000002a sel=0xf ack=0
# [2325000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_data_mem] WRITE_DEBUG: wr_addr_current=0x40000000 word_addr=0 S_AXI_wdata=0x0000002a
# [2325000] MEM_SLAVE[dual_master_system_ip_tb_RISC_V.u_dut.u_data_mem] WRITE: addr=0 data=0x0000002a (to memory[0])
# [2325000] SERV WB WRITE: addr=0x40000000 data=0x0000002a sel=0xf ack=0
# [2335000] SERV WB WRITE: addr=0x40000000 data=0x0000002a sel=0xf ack=0
# [2345000] SERV WB WRITE: addr=0x40000000 data=0x0000002a sel=0xf ack=1
# ** Fatal: Timeout waiting for SERV firmware PASS/FAIL flag (>5000000 cycles)
#    Time: 50000195 ns  Scope: dual_master_system_ip_tb_RISC_V.wait_for_serv_result File: D:/AXI/tb/wrapper_tb/testbenches/dual_master/dual_master_system_ip_tb_RISC_V.v Line: 200
# ** Note: $finish    : D:/AXI/tb/wrapper_tb/testbenches/dual_master/dual_master_system_ip_tb_RISC_V.v(200)
#    Time: 50000195 ns  Iteration: 1  Instance: /dual_master_system_ip_tb_RISC_V
