Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 18 11:12:37 2024
| Host         : DESKTOP-49RGDTP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SUPER_TOP_timing_summary_routed.rpt -pb SUPER_TOP_timing_summary_routed.pb -rpx SUPER_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SUPER_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  254         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (254)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (429)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (254)
--------------------------
 There are 251 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/clock_divider_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (429)
--------------------------------------------------
 There are 429 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  444          inf        0.000                      0                  444           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           444 Endpoints
Min Delay           444 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/u_FSM/selector_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.833ns  (logic 5.577ns (35.224%)  route 10.256ns (64.776%))
  Logic Levels:           8  (FDPE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE                         0.000     0.000 r  U1/u_FSM/selector_reg[2]/C
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U1/u_FSM/selector_reg[2]/Q
                         net (fo=61, routed)          2.498     3.016    U1/u_FSM/selector_reg[2]_0[0]
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.150     3.166 r  U1/u_FSM/main.UH[3]_i_4/O
                         net (fo=8, routed)           1.262     4.427    U1/u_FSM/main.UH[3]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     4.753 r  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=1, routed)           0.795     5.548    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.152     5.700 r  U1/u_FSM/main.UH[3]_i_3/O
                         net (fo=3, routed)           1.176     6.876    U1/u_FSM/main.UMS_reg[3]_i_4[22]
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.348     7.224 r  U1/u_FSM/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.224    U1/u_FSM/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     7.433 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.436     8.869    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.297     9.166 r  U1/u_FSM/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.090    12.256    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.833 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.833    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/selector_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.638ns  (logic 5.555ns (35.526%)  route 10.082ns (64.474%))
  Logic Levels:           8  (FDPE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE                         0.000     0.000 r  U1/u_FSM/selector_reg[2]/C
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U1/u_FSM/selector_reg[2]/Q
                         net (fo=61, routed)          2.498     3.016    U1/u_FSM/selector_reg[2]_0[0]
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.150     3.166 r  U1/u_FSM/main.UH[3]_i_4/O
                         net (fo=8, routed)           1.262     4.427    U1/u_FSM/main.UH[3]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     4.753 r  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=1, routed)           0.795     5.548    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.152     5.700 r  U1/u_FSM/main.UH[3]_i_3/O
                         net (fo=3, routed)           1.176     6.876    U1/u_FSM/main.UMS_reg[3]_i_4[22]
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.348     7.224 r  U1/u_FSM/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.224    U1/u_FSM/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     7.433 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.439     8.872    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.297     9.169 r  U1/u_FSM/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.914    12.082    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.638 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.638    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/selector_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.125ns  (logic 5.551ns (36.700%)  route 9.574ns (63.300%))
  Logic Levels:           8  (FDPE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE                         0.000     0.000 r  U1/u_FSM/selector_reg[2]/C
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  U1/u_FSM/selector_reg[2]/Q
                         net (fo=61, routed)          2.891     3.409    U1/u_FSM/selector_reg[2]_0[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     3.561 r  U1/u_FSM/main.US[1]_i_7/O
                         net (fo=1, routed)           0.806     4.367    U1/u_FSM/main.US[1]_i_7_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.326     4.693 r  U1/u_FSM/main.US[1]_i_6/O
                         net (fo=1, routed)           0.656     5.349    U1/u_FSM/main.US[1]_i_6_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.501 r  U1/u_FSM/main.US[1]_i_4/O
                         net (fo=3, routed)           1.182     6.683    U1/u_FSM/main.UMS_reg[3]_i_4[6]
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.326     7.009 r  U1/u_FSM/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.009    U1/u_FSM/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     7.226 r  U1/u_FSM/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.351     8.577    U1/u_FSM/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.299     8.876 r  U1/u_FSM/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.688    11.564    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.125 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.125    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/selector_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.788ns  (logic 5.524ns (37.352%)  route 9.264ns (62.648%))
  Logic Levels:           8  (FDPE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE                         0.000     0.000 r  U1/u_FSM/selector_reg[2]/C
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  U1/u_FSM/selector_reg[2]/Q
                         net (fo=61, routed)          2.891     3.409    U1/u_FSM/selector_reg[2]_0[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     3.561 r  U1/u_FSM/main.US[1]_i_7/O
                         net (fo=1, routed)           0.806     4.367    U1/u_FSM/main.US[1]_i_7_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.326     4.693 r  U1/u_FSM/main.US[1]_i_6/O
                         net (fo=1, routed)           0.656     5.349    U1/u_FSM/main.US[1]_i_6_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.501 r  U1/u_FSM/main.US[1]_i_4/O
                         net (fo=3, routed)           1.182     6.683    U1/u_FSM/main.UMS_reg[3]_i_4[6]
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.326     7.009 r  U1/u_FSM/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.009    U1/u_FSM/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     7.226 r  U1/u_FSM/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.581     8.808    U1/u_FSM/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.299     9.107 r  U1/u_FSM/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.148    11.254    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.788 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.788    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/selector_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.713ns  (logic 5.540ns (37.655%)  route 9.173ns (62.345%))
  Logic Levels:           8  (FDPE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE                         0.000     0.000 r  U1/u_FSM/selector_reg[2]/C
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  U1/u_FSM/selector_reg[2]/Q
                         net (fo=61, routed)          2.891     3.409    U1/u_FSM/selector_reg[2]_0[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     3.561 r  U1/u_FSM/main.US[1]_i_7/O
                         net (fo=1, routed)           0.806     4.367    U1/u_FSM/main.US[1]_i_7_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.326     4.693 r  U1/u_FSM/main.US[1]_i_6/O
                         net (fo=1, routed)           0.656     5.349    U1/u_FSM/main.US[1]_i_6_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.501 r  U1/u_FSM/main.US[1]_i_4/O
                         net (fo=3, routed)           1.182     6.683    U1/u_FSM/main.UMS_reg[3]_i_4[6]
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.326     7.009 r  U1/u_FSM/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.009    U1/u_FSM/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     7.226 r  U1/u_FSM/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.179     8.405    U1/u_FSM/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.299     8.704 r  U1/u_FSM/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.458    11.163    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.713 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.713    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/selector_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.951ns  (logic 5.537ns (39.692%)  route 8.413ns (60.308%))
  Logic Levels:           8  (FDPE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE                         0.000     0.000 r  U1/u_FSM/selector_reg[2]/C
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  U1/u_FSM/selector_reg[2]/Q
                         net (fo=61, routed)          2.498     3.016    U1/u_FSM/selector_reg[2]_0[0]
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.150     3.166 f  U1/u_FSM/main.UH[3]_i_4/O
                         net (fo=8, routed)           1.262     4.427    U1/u_FSM/main.UH[3]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     4.753 f  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=1, routed)           0.795     5.548    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.152     5.700 f  U1/u_FSM/main.UH[3]_i_3/O
                         net (fo=3, routed)           1.176     6.876    U1/u_FSM/main.UMS_reg[3]_i_4[22]
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.348     7.224 f  U1/u_FSM/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.224    U1/u_FSM/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     7.433 f  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.016     8.449    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.297     8.746 r  U1/u_FSM/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668    10.413    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.951 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.951    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/selector_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.794ns  (logic 5.493ns (39.822%)  route 8.301ns (60.178%))
  Logic Levels:           8  (FDPE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDPE                         0.000     0.000 r  U1/u_FSM/selector_reg[2]/C
    SLICE_X2Y89          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U1/u_FSM/selector_reg[2]/Q
                         net (fo=61, routed)          2.498     3.016    U1/u_FSM/selector_reg[2]_0[0]
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.150     3.166 r  U1/u_FSM/main.UH[3]_i_4/O
                         net (fo=8, routed)           1.262     4.427    U1/u_FSM/main.UH[3]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     4.753 r  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=1, routed)           0.795     5.548    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.152     5.700 r  U1/u_FSM/main.UH[3]_i_3/O
                         net (fo=3, routed)           1.176     6.876    U1/u_FSM/main.UMS_reg[3]_i_4[22]
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.348     7.224 r  U1/u_FSM/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.224    U1/u_FSM/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I0_O)      0.209     7.433 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.672     8.105    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.297     8.402 r  U1/u_FSM/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.899    10.301    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.794 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.794    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.987ns  (logic 4.469ns (44.742%)  route 5.519ns (55.258%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[2]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/contador_inst/counter_reg[2]/Q
                         net (fo=19, routed)          0.882     1.301    U2/contador_inst/counter_reg[2]_0
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.325     1.626 r  U2/contador_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.637     6.263    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725     9.987 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.987    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 4.498ns (53.573%)  route 3.898ns (46.427%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[2]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/contador_inst/counter_reg[2]/Q
                         net (fo=19, routed)          0.922     1.341    U2/contador_inst/counter_reg[2]_0
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.324     1.665 r  U2/contador_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.977     4.641    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.397 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.397    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 4.382ns (53.168%)  route 3.860ns (46.832%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U2/contador_inst/counter_reg[0]/Q
                         net (fo=19, routed)          0.883     1.339    U2/contador_inst/counter_reg[0]_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     1.489 r  U2/contador_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.977     4.466    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.243 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.243    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/Inst_counterums/aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/Inst_counterums/f_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.853%)  route 0.088ns (32.147%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  U3/Inst_counterums/aux_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/Inst_counterums/aux_reg[1]/Q
                         net (fo=7, routed)           0.088     0.229    U3/Inst_counterums/aux_reg_n_0_[1]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.274 r  U3/Inst_counterums/f_s_i_1/O
                         net (fo=1, routed)           0.000     0.274    U3/Inst_counterums/f_s_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  U3/Inst_counterums/f_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/u_DIGIT_FLASH/f_divider_inst/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.582%)  route 0.121ns (42.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/u_FSM/current_state_reg/Q
                         net (fo=142, routed)         0.121     0.285    U1/u_DIGIT_FLASH/f_divider_inst/count_reg[0]_0
    SLICE_X1Y83          FDPE                                         r  U1/u_DIGIT_FLASH/f_divider_inst/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/u_DIGIT_FLASH/f_divider_inst/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.582%)  route 0.121ns (42.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/u_FSM/current_state_reg/Q
                         net (fo=142, routed)         0.121     0.285    U1/u_DIGIT_FLASH/f_divider_inst/count_reg[0]_0
    SLICE_X1Y83          FDPE                                         r  U1/u_DIGIT_FLASH/f_divider_inst/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/u_DIGIT_FLASH/f_divider_inst/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.582%)  route 0.121ns (42.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/u_FSM/current_state_reg/Q
                         net (fo=142, routed)         0.121     0.285    U1/u_DIGIT_FLASH/f_divider_inst/count_reg[0]_0
    SLICE_X1Y83          FDPE                                         r  U1/u_DIGIT_FLASH/f_divider_inst/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/u_DIGIT_FLASH/f_divider_inst/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.582%)  route 0.121ns (42.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/u_FSM/current_state_reg/Q
                         net (fo=142, routed)         0.121     0.285    U1/u_DIGIT_FLASH/f_divider_inst/count_reg[0]_0
    SLICE_X1Y83          FDPE                                         r  U1/u_DIGIT_FLASH/f_divider_inst/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.DM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.233%)  route 0.104ns (35.767%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.DM_reg[3]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U1/u_TIME_ADDER/main.DM_reg[3]/Q
                         net (fo=8, routed)           0.104     0.245    U1/u_TIME_ADDER/main.DM_reg[3]_0[2]
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[20]_i_1/O
                         net (fo=1, routed)           0.000     0.290    U1/u_TIME_ADDER/IO_BCD_tristate_oe[20]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.DM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.978%)  route 0.105ns (36.022%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.DM_reg[3]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_TIME_ADDER/main.DM_reg[3]/Q
                         net (fo=8, routed)           0.105     0.246    U1/u_TIME_ADDER/main.DM_reg[3]_0[2]
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.045     0.291 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[21]_i_1/O
                         net (fo=1, routed)           0.000     0.291    U1/u_TIME_ADDER/IO_BCD_tristate_oe[21]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.UMS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.UMS_reg[1]/C
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/u_TIME_ADDER/main.UMS_reg[1]/Q
                         net (fo=11, routed)          0.083     0.247    U1/u_TIME_ADDER/UMS[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.045     0.292 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    U1/u_TIME_ADDER/IO_BCD_tristate_oe[3]_i_1_n_0
    SLICE_X7Y96          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_U/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_U/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_U/sreg_reg[0]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_U/sreg_reg[0]/Q
                         net (fo=1, routed)           0.153     0.294    U1/u_SYNCHRNZR_U/sreg_reg_n_0_[0]
    SLICE_X2Y91          SRL16E                                       r  U1/u_SYNCHRNZR_U/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_R/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_R/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.085%)  route 0.158ns (52.915%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_R/sreg_reg[0]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_R/sreg_reg[0]/Q
                         net (fo=1, routed)           0.158     0.299    U1/u_SYNCHRNZR_R/sreg_reg_n_0_[0]
    SLICE_X2Y78          SRL16E                                       r  U1/u_SYNCHRNZR_R/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------





