Analysis & Synthesis report for finalProject
Mon Dec 03 10:06:19 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Project|control:C0|current_state
 11. State Machine - |Project|Strike:s1|current_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component|altsyncram_5so1:auto_generated
 18. Source assignments for datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated
 19. Source assignments for datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component|altsyncram_65p1:auto_generated
 20. Source assignments for datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated
 21. Source assignments for datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated
 22. Source assignments for datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated
 23. Source assignments for datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated
 24. Source assignments for datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated
 25. Source assignments for datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated
 26. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated
 27. Parameter Settings for User Entity Instance: datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: datapath:D0|renderBackground:U1|vga_address_translator:V0
 29. Parameter Settings for User Entity Instance: datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: datapath:D0|renderStart:U2|vga_address_translator:V0
 31. Parameter Settings for User Entity Instance: datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA
 39. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 40. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 41. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 43. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 44. altsyncram Parameter Settings by Entity Instance
 45. altpll Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 47. Port Connectivity Checks: "vga_adapter:VGA"
 48. Port Connectivity Checks: "datapath:D0|renderScore:U3|out:RI"
 49. Port Connectivity Checks: "datapath:D0|renderScore:U3|six:R6"
 50. Port Connectivity Checks: "datapath:D0|renderScore:U3|four:R4"
 51. Port Connectivity Checks: "datapath:D0|renderScore:U3|two:R2"
 52. Port Connectivity Checks: "datapath:D0|renderScore:U3|oneram:R1"
 53. Port Connectivity Checks: "datapath:D0|renderScore:U3|zeroram:R0"
 54. Port Connectivity Checks: "datapath:D0|renderScore:U3|score_address_translator:V1"
 55. Port Connectivity Checks: "datapath:D0|renderStart:U2|startscreen:R2"
 56. Port Connectivity Checks: "datapath:D0|renderBackground:U1|backgroundram:R0"
 57. Port Connectivity Checks: "datapath:D0|renderSprite:U0|spriteram:R1"
 58. Port Connectivity Checks: "datapath:D0"
 59. Port Connectivity Checks: "signalSender:ss1"
 60. Port Connectivity Checks: "GameAnalyzer:g1|hexDecoder:runsh3"
 61. Port Connectivity Checks: "GameAnalyzer:g1|ScoreKeeper:sk1"
 62. Port Connectivity Checks: "GameAnalyzer:g1"
 63. Port Connectivity Checks: "Strike:s1"
 64. Port Connectivity Checks: "AI:A0|throwRanges:tr1"
 65. Port Connectivity Checks: "AI:A0|randomNumGen:rng1"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 03 10:06:19 2018           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; finalProject                                    ;
; Top-level Entity Name           ; Project                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 372                                             ;
; Total pins                      ; 89                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,775,216                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Project            ; finalProject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; startscreen.mif                    ; yes             ; User Memory Initialization File        ; W:/ECE241/Project-rev5/startscreen.mif                                  ;         ;
; startscreen.v                      ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/startscreen.v                                    ;         ;
; Strikemodule(Final)(Debug).v       ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/Strikemodule(Final)(Debug).v                     ;         ;
; signalSender(Final)(Debug).v       ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/signalSender(Final)(Debug).v                     ;         ;
; AImodule(Final(Debug).v            ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/AImodule(Final(Debug).v                          ;         ;
; GameAnalyzermodule(Final)(Debug).v ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v               ;         ;
; finalProject(new).v                ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/finalProject(new).v                              ;         ;
; touchcricketLQ.mif                 ; yes             ; User Memory Initialization File        ; W:/ECE241/Project-rev5/touchcricketLQ.mif                               ;         ;
; ballSprite.mif                     ; yes             ; User Memory Initialization File        ; W:/ECE241/Project-rev5/ballSprite.mif                                   ;         ;
; vga_pll.v                          ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/vga_pll.v                                        ;         ;
; vga_controller.v                   ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/vga_controller.v                                 ;         ;
; vga_address_translator.v           ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/vga_address_translator.v                         ;         ;
; vga_adapter.v                      ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/vga_adapter.v                                    ;         ;
; backgroundram.v                    ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/backgroundram.v                                  ;         ;
; spriteram.v                        ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/spriteram.v                                      ;         ;
; sprite_address_translator.v        ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/sprite_address_translator.v                      ;         ;
; zeroram.v                          ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/zeroram.v                                        ;         ;
; oneram.v                           ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/oneram.v                                         ;         ;
; two.v                              ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/two.v                                            ;         ;
; four.v                             ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/four.v                                           ;         ;
; six.v                              ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/six.v                                            ;         ;
; score_address_translator.v         ; yes             ; User Verilog HDL File                  ; W:/ECE241/Project-rev5/score_address_translator.v                       ;         ;
; out.v                              ; yes             ; User Wizard-Generated File             ; W:/ECE241/Project-rev5/out.v                                            ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_5so1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_5so1.tdf                           ;         ;
; db/altsyncram_tep1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_tep1.tdf                           ;         ;
; db/decode_nma.tdf                  ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/decode_nma.tdf                                ;         ;
; db/decode_g2a.tdf                  ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/decode_g2a.tdf                                ;         ;
; db/mux_iib.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/mux_iib.tdf                                   ;         ;
; db/altsyncram_65p1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_65p1.tdf                           ;         ;
; db/altsyncram_h0o1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf                           ;         ;
; 0.mif                              ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241/Project-rev5/0.mif                                            ;         ;
; db/decode_5la.tdf                  ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/decode_5la.tdf                                ;         ;
; db/decode_u0a.tdf                  ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/decode_u0a.tdf                                ;         ;
; db/mux_0hb.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/mux_0hb.tdf                                   ;         ;
; db/altsyncram_i0o1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf                           ;         ;
; 1.mif                              ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241/Project-rev5/1.mif                                            ;         ;
; db/altsyncram_j0o1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf                           ;         ;
; 2.mif                              ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241/Project-rev5/2.mif                                            ;         ;
; db/altsyncram_l0o1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf                           ;         ;
; 4.mif                              ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241/Project-rev5/4.mif                                            ;         ;
; db/altsyncram_n0o1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf                           ;         ;
; 6.mif                              ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241/Project-rev5/6.mif                                            ;         ;
; db/altsyncram_p9o1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf                           ;         ;
; out.mif                            ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241/Project-rev5/out.mif                                          ;         ;
; db/altsyncram_tvm1.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altsyncram_tvm1.tdf                           ;         ;
; altpll.tdf                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                  ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/Project-rev5/db/altpll_80u.tdf                                ;         ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 438            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 680            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 185            ;
;     -- 5 input functions                    ; 91             ;
;     -- 4 input functions                    ; 109            ;
;     -- <=3 input functions                  ; 295            ;
;                                             ;                ;
; Dedicated logic registers                   ; 372            ;
;                                             ;                ;
; I/O pins                                    ; 89             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2775216        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 783            ;
; Total fan-out                               ; 12290          ;
; Average fan-out                             ; 7.34           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name               ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |Project                                                ; 680 (71)            ; 372 (58)                  ; 2775216           ; 0          ; 89   ; 0            ; |Project                                                                                                                                        ; Project                   ; work         ;
;    |AI:A0|                                              ; 2 (0)               ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|AI:A0                                                                                                                                  ; AI                        ; work         ;
;       |randomNumGen:rng1|                               ; 2 (2)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|AI:A0|randomNumGen:rng1                                                                                                                ; randomNumGen              ; work         ;
;    |GameAnalyzer:g1|                                    ; 104 (0)             ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1                                                                                                                        ; GameAnalyzer              ; work         ;
;       |BallCount:bc1|                                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|BallCount:bc1                                                                                                          ; BallCount                 ; work         ;
;       |OverCount:oc1|                                   ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|OverCount:oc1                                                                                                          ; OverCount                 ; work         ;
;       |ScoreKeeper:sk1|                                 ; 32 (32)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|ScoreKeeper:sk1                                                                                                        ; ScoreKeeper               ; work         ;
;       |hexDecoder:ballcounth4|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|hexDecoder:ballcounth4                                                                                                 ; hexDecoder                ; work         ;
;       |hexDecoder:overcounth5|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|hexDecoder:overcounth5                                                                                                 ; hexDecoder                ; work         ;
;       |hexDecoder:scoreh0|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|hexDecoder:scoreh0                                                                                                     ; hexDecoder                ; work         ;
;       |hexDecoder:scoreh1|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|hexDecoder:scoreh1                                                                                                     ; hexDecoder                ; work         ;
;       |hexDecoder:scoreh2|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|hexDecoder:scoreh2                                                                                                     ; hexDecoder                ; work         ;
;       |runDetector:r1|                                  ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|GameAnalyzer:g1|runDetector:r1                                                                                                         ; runDetector               ; work         ;
;    |Strike:s1|                                          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Strike:s1                                                                                                                              ; Strike                    ; work         ;
;    |control:C0|                                         ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|control:C0                                                                                                                             ; control                   ; work         ;
;    |datapath:D0|                                        ; 354 (123)           ; 220 (49)                  ; 1853616           ; 0          ; 0    ; 0            ; |Project|datapath:D0                                                                                                                            ; datapath                  ; work         ;
;       |renderBackground:U1|                             ; 60 (27)             ; 40 (36)                   ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderBackground:U1                                                                                                        ; renderBackground          ; work         ;
;          |backgroundram:R0|                             ; 22 (0)              ; 4 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderBackground:U1|backgroundram:R0                                                                                       ; backgroundram             ; work         ;
;             |altsyncram:altsyncram_component|           ; 22 (0)              ; 4 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;                |altsyncram_tep1:auto_generated|         ; 22 (0)              ; 4 (4)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated                        ; altsyncram_tep1           ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated|decode_g2a:rden_decode ; decode_g2a                ; work         ;
;                   |mux_iib:mux2|                        ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated|mux_iib:mux2           ; mux_iib                   ; work         ;
;          |vga_address_translator:V0|                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderBackground:U1|vga_address_translator:V0                                                                              ; vga_address_translator    ; work         ;
;       |renderScore:U3|                                  ; 74 (68)             ; 47 (47)                   ; 9216              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3                                                                                                             ; renderScore               ; work         ;
;          |four:R4|                                      ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|four:R4                                                                                                     ; four                      ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component                                                                     ; altsyncram                ; work         ;
;                |altsyncram_l0o1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated                                      ; altsyncram_l0o1           ; work         ;
;          |oneram:R1|                                    ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|oneram:R1                                                                                                   ; oneram                    ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component                                                                   ; altsyncram                ; work         ;
;                |altsyncram_i0o1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated                                    ; altsyncram_i0o1           ; work         ;
;          |out:RI|                                       ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|out:RI                                                                                                      ; out                       ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component                                                                      ; altsyncram                ; work         ;
;                |altsyncram_p9o1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated                                       ; altsyncram_p9o1           ; work         ;
;          |score_address_translator:V1|                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|score_address_translator:V1                                                                                 ; score_address_translator  ; work         ;
;          |six:R6|                                       ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|six:R6                                                                                                      ; six                       ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component                                                                      ; altsyncram                ; work         ;
;                |altsyncram_n0o1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated                                       ; altsyncram_n0o1           ; work         ;
;          |two:R2|                                       ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|two:R2                                                                                                      ; two                       ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component                                                                      ; altsyncram                ; work         ;
;                |altsyncram_j0o1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated                                       ; altsyncram_j0o1           ; work         ;
;          |zeroram:R0|                                   ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|zeroram:R0                                                                                                  ; zeroram                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component                                                                  ; altsyncram                ; work         ;
;                |altsyncram_h0o1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated                                   ; altsyncram_h0o1           ; work         ;
;       |renderSprite:U0|                                 ; 37 (31)             ; 44 (44)                   ; 1200              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderSprite:U0                                                                                                            ; renderSprite              ; work         ;
;          |sprite_address_translator:V1|                 ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderSprite:U0|sprite_address_translator:V1                                                                               ; sprite_address_translator ; work         ;
;          |spriteram:R1|                                 ; 0 (0)               ; 0 (0)                     ; 1200              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderSprite:U0|spriteram:R1                                                                                               ; spriteram                 ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1200              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component                                                               ; altsyncram                ; work         ;
;                |altsyncram_5so1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1200              ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component|altsyncram_5so1:auto_generated                                ; altsyncram_5so1           ; work         ;
;       |renderStart:U2|                                  ; 60 (27)             ; 40 (36)                   ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderStart:U2                                                                                                             ; renderStart               ; work         ;
;          |startscreen:R2|                               ; 22 (0)              ; 4 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderStart:U2|startscreen:R2                                                                                              ; startscreen               ; work         ;
;             |altsyncram:altsyncram_component|           ; 22 (0)              ; 4 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component                                                              ; altsyncram                ; work         ;
;                |altsyncram_65p1:auto_generated|         ; 22 (0)              ; 4 (4)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component|altsyncram_65p1:auto_generated                               ; altsyncram_65p1           ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component|altsyncram_65p1:auto_generated|decode_g2a:rden_decode        ; decode_g2a                ; work         ;
;                   |mux_iib:mux2|                        ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component|altsyncram_65p1:auto_generated|mux_iib:mux2                  ; mux_iib                   ; work         ;
;          |vga_address_translator:V0|                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|datapath:D0|renderStart:U2|vga_address_translator:V0                                                                                   ; vga_address_translator    ; work         ;
;    |signalSender:ss1|                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|signalSender:ss1                                                                                                                       ; signalSender              ; work         ;
;    |vga_adapter:VGA|                                    ; 124 (2)             ; 34 (0)                    ; 921600            ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA                                                                                                                        ; vga_adapter               ; work         ;
;       |altsyncram:VideoMemory|                          ; 68 (0)              ; 8 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                 ; altsyncram                ; work         ;
;          |altsyncram_tvm1:auto_generated|               ; 68 (0)              ; 8 (8)                     ; 921600            ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated                                                                  ; altsyncram_tvm1           ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated|decode_g2a:rden_decode_b                                         ; decode_g2a                ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated|decode_nma:decode2                                               ; decode_nma                ; work         ;
;             |mux_iib:mux3|                              ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated|mux_iib:mux3                                                     ; mux_iib                   ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                           ; vga_address_translator    ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_controller:controller                                                                                              ; vga_controller            ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                 ; vga_address_translator    ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_pll:mypll                                                                                                          ; vga_pll                   ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                  ; altpll                    ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                        ; altpll_80u                ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 76800        ; 12           ; --           ; --           ; 921600 ; touchcricketLQ.mif ;
; datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port      ; 10000        ; 12           ; --           ; --           ; 120000 ; 4.mif              ;
; datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 10000        ; 12           ; --           ; --           ; 120000 ; 1.mif              ;
; datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ALTSYNCRAM                ; AUTO ; Single Port      ; 10000        ; 12           ; --           ; --           ; 120000 ; out.mif            ;
; datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ALTSYNCRAM                ; AUTO ; Single Port      ; 10000        ; 12           ; --           ; --           ; 120000 ; 6.mif              ;
; datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ALTSYNCRAM                ; AUTO ; Single Port      ; 10000        ; 12           ; --           ; --           ; 120000 ; 2.mif              ;
; datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port      ; 10000        ; 12           ; --           ; --           ; 120000 ; 0.mif              ;
; datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component|altsyncram_5so1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; 100          ; 12           ; --           ; --           ; 1200   ; ballSprite.mif     ;
; datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component|altsyncram_65p1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port      ; 76800        ; 12           ; --           ; --           ; 921600 ; startscreen.mif    ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 76800        ; 12           ; 76800        ; 12           ; 921600 ; startscreen.mif    ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderSprite:U0|spriteram:R1         ; spriteram.v     ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderBackground:U1|backgroundram:R0 ; backgroundram.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderStart:U2|startscreen:R2        ; startscreen.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderScore:U3|zeroram:R0            ; zeroram.v       ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderScore:U3|oneram:R1             ; oneram.v        ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderScore:U3|two:R2                ; two.v           ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderScore:U3|four:R4               ; four.v          ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderScore:U3|six:R6                ; six.v           ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project|datapath:D0|renderScore:U3|out:RI                ; out.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project|control:C0|current_state                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+---------------------------+-----------------------+----------------------+-------------------------+----------------------+------------------------+---------------------------+--------------------------+---------------------------+---------------------------+-------------------------+--------------------------------+-----------------------+
; Name                           ; current_state.S_ScoreWait ; current_state.S_Score ; current_state.S_Over ; current_state.S_Initial ; current_state.S_Done ; current_state.S_Delete ; current_state.S_PrintWait ; current_state.S_PrintNew ; current_state.S_ShiftLeft ; current_state.S_ShiftDown ; current_state.S_ShiftUp ; current_state.S_StartAnimation ; current_state.S_Reset ;
+--------------------------------+---------------------------+-----------------------+----------------------+-------------------------+----------------------+------------------------+---------------------------+--------------------------+---------------------------+---------------------------+-------------------------+--------------------------------+-----------------------+
; current_state.S_Reset          ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 0                     ;
; current_state.S_StartAnimation ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 1                              ; 1                     ;
; current_state.S_ShiftUp        ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 1                       ; 0                              ; 1                     ;
; current_state.S_ShiftDown      ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 1                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_ShiftLeft      ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 1                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_PrintNew       ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 1                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_PrintWait      ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 1                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_Delete         ; 0                         ; 0                     ; 0                    ; 0                       ; 0                    ; 1                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_Done           ; 0                         ; 0                     ; 0                    ; 0                       ; 1                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_Initial        ; 0                         ; 0                     ; 0                    ; 1                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_Over           ; 0                         ; 0                     ; 1                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_Score          ; 0                         ; 1                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
; current_state.S_ScoreWait      ; 1                         ; 0                     ; 0                    ; 0                       ; 0                    ; 0                      ; 0                         ; 0                        ; 0                         ; 0                         ; 0                       ; 0                              ; 1                     ;
+--------------------------------+---------------------------+-----------------------+----------------------+-------------------------+----------------------+------------------------+---------------------------+--------------------------+---------------------------+---------------------------+-------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Project|Strike:s1|current_state                                                    ;
+--------------------------+-------------------------+---------------------+--------------------------+
; Name                     ; current_state.S_Default ; current_state.S_Hit ; current_state.S_Hit_wait ;
+--------------------------+-------------------------+---------------------+--------------------------+
; current_state.S_Default  ; 0                       ; 0                   ; 0                        ;
; current_state.S_Hit_wait ; 1                       ; 0                   ; 1                        ;
; current_state.S_Hit      ; 1                       ; 1                   ; 0                        ;
+--------------------------+-------------------------+---------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; AI:A0|randomNumGen:rng1|num[0]                     ; control:C0|load_Reset ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                         ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; datapath:D0|renderScore:U3|y_start[0]                                                                                 ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|y_start[1..3]                                                                              ; Stuck at VCC due to stuck port data_in ;
; datapath:D0|renderScore:U3|y_start[4]                                                                                 ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|y_start[5,6]                                                                               ; Stuck at VCC due to stuck port data_in ;
; datapath:D0|renderScore:U3|y_start[7]                                                                                 ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|x_start[0]                                                                                 ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|x_start[1]                                                                                 ; Stuck at VCC due to stuck port data_in ;
; datapath:D0|renderScore:U3|x_start[2]                                                                                 ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|x_start[3]                                                                                 ; Stuck at VCC due to stuck port data_in ;
; datapath:D0|renderScore:U3|x_start[4..8]                                                                              ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|address_reg_a[0]     ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|address_reg_a[0]     ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|address_reg_a[0]    ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|address_reg_a[0]     ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|address_reg_a[0]  ; Stuck at GND due to stuck port data_in ;
; datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|address_reg_a[0] ; Stuck at GND due to stuck port data_in ;
; control:C0|current_state~2                                                                                            ; Lost fanout                            ;
; control:C0|current_state~3                                                                                            ; Lost fanout                            ;
; control:C0|current_state~4                                                                                            ; Lost fanout                            ;
; control:C0|current_state~5                                                                                            ; Lost fanout                            ;
; control:C0|current_state~6                                                                                            ; Lost fanout                            ;
; control:C0|current_state~7                                                                                            ; Lost fanout                            ;
; Strike:s1|current_state~4                                                                                             ; Lost fanout                            ;
; Strike:s1|current_state~5                                                                                             ; Lost fanout                            ;
; Strike:s1|current_state~6                                                                                             ; Lost fanout                            ;
; Strike:s1|current_state~7                                                                                             ; Lost fanout                            ;
; Strike:s1|current_state.S_Default                                                                                     ; Lost fanout                            ;
; Total Number of Removed Registers = 34                                                                                ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 372   ;
; Number of registers using Synchronous Clear  ; 150   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 19    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 227   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; AI:A0|randomNumGen:rng1|rand[0]         ; 3       ;
; AI:A0|randomNumGen:rng1|rand[18]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[5]         ; 2       ;
; AI:A0|randomNumGen:rng1|rand[1]         ; 2       ;
; AI:A0|randomNumGen:rng1|rand[17]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[4]         ; 1       ;
; AI:A0|randomNumGen:rng1|rand[16]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[3]         ; 1       ;
; AI:A0|randomNumGen:rng1|rand[15]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[2]         ; 1       ;
; AI:A0|randomNumGen:rng1|rand[14]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[13]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[12]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[11]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[10]        ; 1       ;
; AI:A0|randomNumGen:rng1|rand[9]         ; 1       ;
; AI:A0|randomNumGen:rng1|rand[8]         ; 1       ;
; AI:A0|randomNumGen:rng1|rand[7]         ; 1       ;
; AI:A0|randomNumGen:rng1|rand[6]         ; 1       ;
; Total number of inverted registers = 19 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project|datapath:D0|x_reg[8]                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project|datapath:D0|x_reg[0]                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Project|datapath:D0|y_reg[2]                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project|datapath:D0|y_reg[3]                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project|GameAnalyzer:g1|OverCount:oc1|over[2]                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Project|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project|GameAnalyzer:g1|ScoreKeeper:sk1|scorehundreds[0]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project|GameAnalyzer:g1|ScoreKeeper:sk1|scoreones[3]                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project|GameAnalyzer:g1|ScoreKeeper:sk1|scoretens[1]                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project|datapath:D0|renderSprite:U0|counterX[3]                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project|datapath:D0|renderSprite:U0|counterY[3]                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Project|datapath:D0|renderBackground:U1|counterX[8]                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project|datapath:D0|renderBackground:U1|counterY[3]                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Project|datapath:D0|renderStart:U2|counterX[6]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project|datapath:D0|renderStart:U2|counterY[7]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project|datapath:D0|renderScore:U3|counterX[6]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project|datapath:D0|renderScore:U3|counterY[0]                                                                  ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Project|datapath:D0|Y[1]                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Project|GameAnalyzer:g1|BallCount:bc1|ball[2]                                                                   ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Project|datapath:D0|renderScore:U3|colourOut[4]                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |Project|GameAnalyzer:g1|ScoreKeeper:sk1|count[2]                                                                ;
; 21:1               ; 12 bits   ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; Yes        ; |Project|datapath:D0|colour[3]                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Project|control:C0|current_state                                                                                ;
; 9:1                ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated|mux_iib:mux3|l4_w4_n0_mux_dataout ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Project|GameAnalyzer:g1|runDetector:r1|out                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component|altsyncram_5so1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component|altsyncram_65p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 12                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 100                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ballSprite.mif       ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_5so1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderBackground:U1|vga_address_translator:V0 ;
+----------------+---------+-----------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                        ;
+----------------+---------+-----------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                      ;
+----------------+---------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; touchcricketLQ.mif   ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_tep1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderStart:U2|vga_address_translator:V0 ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                 ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; startscreen.mif      ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_65p1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; 0.mif                ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_h0o1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; 1.mif                ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_i0o1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 12                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; 2.mif                ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_j0o1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; 4.mif                ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_l0o1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 12                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; 6.mif                ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_n0o1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 12                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; out.mif              ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_p9o1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------------+------------------+
; Parameter Name          ; Value           ; Type             ;
+-------------------------+-----------------+------------------+
; BITS_PER_COLOUR_CHANNEL ; 4               ; Signed Integer   ;
; MONOCHROME              ; FALSE           ; String           ;
; RESOLUTION              ; 320x240         ; String           ;
; BACKGROUND_IMAGE        ; startscreen.mif ; String           ;
+-------------------------+-----------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 12                   ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 12                   ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; startscreen.mif      ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_tvm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 4          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                               ;
; Entity Instance                           ; datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 100                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 76800                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 76800                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 10000                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 10000                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 10000                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 10000                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 10000                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 10000                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 76800                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 12                                                                               ;
;     -- NUMWORDS_B                         ; 76800                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; resetn ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderScore:U3|out:RI"                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..7]" will be connected to GND. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderScore:U3|six:R6"                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..7]" will be connected to GND. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderScore:U3|four:R4"                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..7]" will be connected to GND. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderScore:U3|two:R2"                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..7]" will be connected to GND. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderScore:U3|oneram:R1"                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..7]" will be connected to GND. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderScore:U3|zeroram:R0"                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..7]" will be connected to GND. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderScore:U3|score_address_translator:V1"                                                                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x           ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y           ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mem_address ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (7 bits) it drives; bit(s) "mem_address[14..7]" have no fanouts                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderStart:U2|startscreen:R2" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                ;
; wren ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderBackground:U1|backgroundram:R0" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0|renderSprite:U0|spriteram:R1" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                               ;
; wren ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:D0"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "signalSender:ss1"                                                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                         ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; xpixel ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "xpixel[9..9]" will be connected to GND. ;
; ypixel ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "ypixel[8..8]" will be connected to GND.  ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameAnalyzer:g1|hexDecoder:runsh3"                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "B[3..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameAnalyzer:g1|ScoreKeeper:sk1"                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; count ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "count[3..1]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "GameAnalyzer:g1"          ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; counter ; Output ; Info     ; Explicitly unconnected ;
; hex3    ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Strike:s1"             ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Explicitly unconnected ;
+-------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AI:A0|throwRanges:tr1"                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel  ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AI:A0|randomNumGen:rng1"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 372                         ;
;     CLR               ; 19                          ;
;     ENA               ; 122                         ;
;     ENA SCLR          ; 76                          ;
;     ENA SLD           ; 29                          ;
;     SCLR              ; 74                          ;
;     SLD               ; 3                           ;
;     plain             ; 49                          ;
; arriav_lcell_comb     ; 711                         ;
;     arith             ; 179                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 151                         ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 2                           ;
;     normal            ; 479                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 91                          ;
;         6 data inputs ; 185                         ;
;     shared            ; 53                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 4                           ;
; boundary_port         ; 89                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 444                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Dec 03 10:05:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file startscreen.v
    Info (12023): Found entity 1: startscreen File: W:/ECE241/Project-rev5/startscreen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file strikemodule(final)(debug).v
    Info (12023): Found entity 1: Strike File: W:/ECE241/Project-rev5/Strikemodule(Final)(Debug).v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signalsender(final)(debug).v
    Info (12023): Found entity 1: signalSender File: W:/ECE241/Project-rev5/signalSender(Final)(Debug).v Line: 1
Warning (10463): Verilog HDL Declaration warning at AImodule(Final(Debug).v(21): "rand" is SystemVerilog-2005 keyword File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file aimodule(final(debug).v
    Info (12023): Found entity 1: AI File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 1
    Info (12023): Found entity 2: randomNumGen File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 17
    Info (12023): Found entity 3: throwRanges File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 60
Info (12021): Found 6 design units, including 6 entities, in source file gameanalyzermodule(final)(debug).v
    Info (12023): Found entity 1: GameAnalyzer File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 1
    Info (12023): Found entity 2: runDetector File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 89
    Info (12023): Found entity 3: ScoreKeeper File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 192
    Info (12023): Found entity 4: BallCount File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 290
    Info (12023): Found entity 5: OverCount File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 331
    Info (12023): Found entity 6: hexDecoder File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 362
Info (12021): Found 7 design units, including 7 entities, in source file finalproject(new).v
    Info (12023): Found entity 1: Project File: W:/ECE241/Project-rev5/finalProject(new).v Line: 1
    Info (12023): Found entity 2: control File: W:/ECE241/Project-rev5/finalProject(new).v Line: 161
    Info (12023): Found entity 3: datapath File: W:/ECE241/Project-rev5/finalProject(new).v Line: 483
    Info (12023): Found entity 4: renderBackground File: W:/ECE241/Project-rev5/finalProject(new).v Line: 593
    Info (12023): Found entity 5: renderSprite File: W:/ECE241/Project-rev5/finalProject(new).v Line: 653
    Info (12023): Found entity 6: renderStart File: W:/ECE241/Project-rev5/finalProject(new).v Line: 712
    Info (12023): Found entity 7: renderScore File: W:/ECE241/Project-rev5/finalProject(new).v Line: 772
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/ECE241/Project-rev5/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/ECE241/Project-rev5/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/ECE241/Project-rev5/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/ECE241/Project-rev5/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file backgroundram.v
    Info (12023): Found entity 1: backgroundram File: W:/ECE241/Project-rev5/backgroundram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file spriteram.v
    Info (12023): Found entity 1: spriteram File: W:/ECE241/Project-rev5/spriteram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite_address_translator.v
    Info (12023): Found entity 1: sprite_address_translator File: W:/ECE241/Project-rev5/sprite_address_translator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zeroram.v
    Info (12023): Found entity 1: zeroram File: W:/ECE241/Project-rev5/zeroram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file oneram.v
    Info (12023): Found entity 1: oneram File: W:/ECE241/Project-rev5/oneram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file two.v
    Info (12023): Found entity 1: two File: W:/ECE241/Project-rev5/two.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file four.v
    Info (12023): Found entity 1: four File: W:/ECE241/Project-rev5/four.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file six.v
    Info (12023): Found entity 1: six File: W:/ECE241/Project-rev5/six.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file score_address_translator.v
    Info (12023): Found entity 1: score_address_translator File: W:/ECE241/Project-rev5/score_address_translator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file out.v
    Info (12023): Found entity 1: out File: W:/ECE241/Project-rev5/out.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at finalProject(new).v(126): created implicit net for "doneScore" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 126
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at finalProject(new).v(44): object "reset_AI" assigned a value but never read File: W:/ECE241/Project-rev5/finalProject(new).v Line: 44
Warning (10034): Output port "LEDR[6..1]" at finalProject(new).v(28) has no driver File: W:/ECE241/Project-rev5/finalProject(new).v Line: 28
Info (12128): Elaborating entity "AI" for hierarchy "AI:A0" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 94
Warning (10230): Verilog HDL assignment warning at AImodule(Final(Debug).v(9): truncated value with size 32 to match size of target (1) File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 9
Info (12128): Elaborating entity "randomNumGen" for hierarchy "AI:A0|randomNumGen:rng1" File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 5
Warning (10235): Verilog HDL Always Construct warning at AImodule(Final(Debug).v(50): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 50
Warning (10240): Verilog HDL Always Construct warning at AImodule(Final(Debug).v(48): inferring latch(es) for variable "num", which holds its previous value in one or more paths through the always construct File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 48
Info (10041): Inferred latch for "num[0]" at AImodule(Final(Debug).v(50) File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 50
Info (10041): Inferred latch for "num[1]" at AImodule(Final(Debug).v(50) File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 50
Info (10041): Inferred latch for "num[2]" at AImodule(Final(Debug).v(50) File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 50
Info (10041): Inferred latch for "num[3]" at AImodule(Final(Debug).v(50) File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 50
Info (12128): Elaborating entity "throwRanges" for hierarchy "AI:A0|throwRanges:tr1" File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 6
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(68): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 68
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(69): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 69
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(70): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 70
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(71): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 71
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(72): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 72
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(73): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 73
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(74): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 74
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(75): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 75
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(76): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 76
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(77): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 77
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(78): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 78
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(79): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 79
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(80): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 80
Warning (10199): Verilog HDL Case Statement warning at AImodule(Final(Debug).v(81): case item expression never matches the case expression File: W:/ECE241/Project-rev5/AImodule(Final(Debug).v Line: 81
Info (12128): Elaborating entity "Strike" for hierarchy "Strike:s1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 96
Info (12128): Elaborating entity "GameAnalyzer" for hierarchy "GameAnalyzer:g1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 118
Warning (10034): Output port "counter" at GameAnalyzermodule(Final)(Debug).v(8) has no driver File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 8
Info (12128): Elaborating entity "runDetector" for hierarchy "GameAnalyzer:g1|runDetector:r1" File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 56
Info (12128): Elaborating entity "ScoreKeeper" for hierarchy "GameAnalyzer:g1|ScoreKeeper:sk1" File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 72
Warning (10230): Verilog HDL assignment warning at GameAnalyzermodule(Final)(Debug).v(254): truncated value with size 32 to match size of target (4) File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 254
Info (12128): Elaborating entity "OverCount" for hierarchy "GameAnalyzer:g1|OverCount:oc1" File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 74
Warning (10230): Verilog HDL assignment warning at GameAnalyzermodule(Final)(Debug).v(346): truncated value with size 32 to match size of target (4) File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 346
Info (12128): Elaborating entity "BallCount" for hierarchy "GameAnalyzer:g1|BallCount:bc1" File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 76
Warning (10230): Verilog HDL assignment warning at GameAnalyzermodule(Final)(Debug).v(311): truncated value with size 32 to match size of target (4) File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 311
Info (12128): Elaborating entity "hexDecoder" for hierarchy "GameAnalyzer:g1|hexDecoder:scoreh0" File: W:/ECE241/Project-rev5/GameAnalyzermodule(Final)(Debug).v Line: 78
Info (12128): Elaborating entity "signalSender" for hierarchy "signalSender:ss1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 120
Info (12128): Elaborating entity "control" for hierarchy "control:C0" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 126
Info (10264): Verilog HDL Case Statement information at finalProject(new).v(267): all case item expressions in this case statement are onehot File: W:/ECE241/Project-rev5/finalProject(new).v Line: 267
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:D0" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 133
Warning (10858): Verilog HDL warning at finalProject(new).v(505): object busy_over used but never assigned File: W:/ECE241/Project-rev5/finalProject(new).v Line: 505
Warning (10030): Net "busy_over" at finalProject(new).v(505) has no driver or initial value, using a default initial value '0' File: W:/ECE241/Project-rev5/finalProject(new).v Line: 505
Info (12128): Elaborating entity "renderSprite" for hierarchy "datapath:D0|renderSprite:U0" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 514
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(694): truncated value with size 32 to match size of target (4) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 694
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(699): truncated value with size 32 to match size of target (4) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 699
Info (12128): Elaborating entity "sprite_address_translator" for hierarchy "datapath:D0|renderSprite:U0|sprite_address_translator:V1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 668
Warning (10230): Verilog HDL assignment warning at sprite_address_translator.v(5): truncated value with size 8 to match size of target (7) File: W:/ECE241/Project-rev5/sprite_address_translator.v Line: 5
Info (12128): Elaborating entity "spriteram" for hierarchy "datapath:D0|renderSprite:U0|spriteram:R1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 669
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/spriteram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/spriteram.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/spriteram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ballSprite.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "100"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5so1.tdf
    Info (12023): Found entity 1: altsyncram_5so1 File: W:/ECE241/Project-rev5/db/altsyncram_5so1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5so1" for hierarchy "datapath:D0|renderSprite:U0|spriteram:R1|altsyncram:altsyncram_component|altsyncram_5so1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "renderBackground" for hierarchy "datapath:D0|renderBackground:U1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 517
Warning (10036): Verilog HDL or VHDL warning at finalProject(new).v(597): object "x_start" assigned a value but never read File: W:/ECE241/Project-rev5/finalProject(new).v Line: 597
Warning (10036): Verilog HDL or VHDL warning at finalProject(new).v(598): object "y_start" assigned a value but never read File: W:/ECE241/Project-rev5/finalProject(new).v Line: 598
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(634): truncated value with size 32 to match size of target (9) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 634
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(639): truncated value with size 32 to match size of target (8) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 639
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "datapath:D0|renderBackground:U1|vga_address_translator:V0" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 608
Info (12128): Elaborating entity "backgroundram" for hierarchy "datapath:D0|renderBackground:U1|backgroundram:R0" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 609
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/backgroundram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/backgroundram.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/backgroundram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "touchcricketLQ.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tep1.tdf
    Info (12023): Found entity 1: altsyncram_tep1 File: W:/ECE241/Project-rev5/db/altsyncram_tep1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_tep1" for hierarchy "datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/ECE241/Project-rev5/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated|decode_nma:decode3" File: W:/ECE241/Project-rev5/db/altsyncram_tep1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/ECE241/Project-rev5/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated|decode_g2a:rden_decode" File: W:/ECE241/Project-rev5/db/altsyncram_tep1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iib.tdf
    Info (12023): Found entity 1: mux_iib File: W:/ECE241/Project-rev5/db/mux_iib.tdf Line: 22
Info (12128): Elaborating entity "mux_iib" for hierarchy "datapath:D0|renderBackground:U1|backgroundram:R0|altsyncram:altsyncram_component|altsyncram_tep1:auto_generated|mux_iib:mux2" File: W:/ECE241/Project-rev5/db/altsyncram_tep1.tdf Line: 45
Info (12128): Elaborating entity "renderStart" for hierarchy "datapath:D0|renderStart:U2" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 520
Warning (10036): Verilog HDL or VHDL warning at finalProject(new).v(716): object "x_start" assigned a value but never read File: W:/ECE241/Project-rev5/finalProject(new).v Line: 716
Warning (10036): Verilog HDL or VHDL warning at finalProject(new).v(717): object "y_start" assigned a value but never read File: W:/ECE241/Project-rev5/finalProject(new).v Line: 717
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(753): truncated value with size 32 to match size of target (9) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 753
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(758): truncated value with size 32 to match size of target (8) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 758
Info (12128): Elaborating entity "startscreen" for hierarchy "datapath:D0|renderStart:U2|startscreen:R2" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 728
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/startscreen.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/startscreen.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/startscreen.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "startscreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_65p1.tdf
    Info (12023): Found entity 1: altsyncram_65p1 File: W:/ECE241/Project-rev5/db/altsyncram_65p1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_65p1" for hierarchy "datapath:D0|renderStart:U2|startscreen:R2|altsyncram:altsyncram_component|altsyncram_65p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "renderScore" for hierarchy "datapath:D0|renderScore:U3" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 524
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(821): truncated value with size 32 to match size of target (8) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 821
Warning (10230): Verilog HDL assignment warning at finalProject(new).v(826): truncated value with size 32 to match size of target (8) File: W:/ECE241/Project-rev5/finalProject(new).v Line: 826
Info (12128): Elaborating entity "score_address_translator" for hierarchy "datapath:D0|renderScore:U3|score_address_translator:V1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 790
Info (12128): Elaborating entity "zeroram" for hierarchy "datapath:D0|renderScore:U3|zeroram:R0" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/zeroram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/zeroram.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/zeroram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0o1.tdf
    Info (12023): Found entity 1: altsyncram_h0o1 File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_h0o1" for hierarchy "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: W:/ECE241/Project-rev5/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|decode_5la:decode3" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: W:/ECE241/Project-rev5/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|decode_u0a:rden_decode" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0hb.tdf
    Info (12023): Found entity 1: mux_0hb File: W:/ECE241/Project-rev5/db/mux_0hb.tdf Line: 22
Info (12128): Elaborating entity "mux_0hb" for hierarchy "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|mux_0hb:mux2" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 45
Info (12128): Elaborating entity "oneram" for hierarchy "datapath:D0|renderScore:U3|oneram:R1" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/oneram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/oneram.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/oneram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0o1.tdf
    Info (12023): Found entity 1: altsyncram_i0o1 File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_i0o1" for hierarchy "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "two" for hierarchy "datapath:D0|renderScore:U3|two:R2" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 793
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/two.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/two.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/two.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0o1.tdf
    Info (12023): Found entity 1: altsyncram_j0o1 File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_j0o1" for hierarchy "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "four" for hierarchy "datapath:D0|renderScore:U3|four:R4" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 794
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/four.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/four.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/four.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l0o1.tdf
    Info (12023): Found entity 1: altsyncram_l0o1 File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_l0o1" for hierarchy "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "six" for hierarchy "datapath:D0|renderScore:U3|six:R6" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 795
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/six.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/six.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/six.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n0o1.tdf
    Info (12023): Found entity 1: altsyncram_n0o1 File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_n0o1" for hierarchy "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "out" for hierarchy "datapath:D0|renderScore:U3|out:RI" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 796
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/out.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component" File: W:/ECE241/Project-rev5/out.v Line: 85
Info (12133): Instantiated megafunction "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/Project-rev5/out.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "out.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9o1.tdf
    Info (12023): Found entity 1: altsyncram_p9o1 File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_p9o1" for hierarchy "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/ECE241/Project-rev5/finalProject(new).v Line: 153
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ECE241/Project-rev5/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ECE241/Project-rev5/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/ECE241/Project-rev5/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "startscreen.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tvm1.tdf
    Info (12023): Found entity 1: altsyncram_tvm1 File: W:/ECE241/Project-rev5/db/altsyncram_tvm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_tvm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tvm1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/ECE241/Project-rev5/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ECE241/Project-rev5/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ECE241/Project-rev5/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/ECE241/Project-rev5/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/ECE241/Project-rev5/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/ECE241/Project-rev5/vga_adapter.v Line: 262
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a12" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 334
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a13" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 358
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a14" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 382
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a15" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 406
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a16" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 430
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a17" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 454
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a18" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 478
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a19" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 502
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a20" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 526
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a21" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 550
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a22" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 574
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ram_block1a23" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 598
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a12" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 334
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a13" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 358
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a14" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 382
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a15" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 406
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a16" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 430
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a17" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 454
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a18" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 478
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a19" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 502
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a20" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 526
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a21" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 550
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a22" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 574
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ram_block1a23" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 598
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a12" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 334
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a13" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 358
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a14" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 382
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a15" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 406
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a16" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 430
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a17" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 454
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a18" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 478
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a19" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 502
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a20" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 526
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a21" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 550
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a22" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 574
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ram_block1a23" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 598
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a12" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 334
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a13" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 358
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a14" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 382
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a15" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 406
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a16" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 430
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a17" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 454
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a18" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 478
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a19" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 502
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a20" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 526
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a21" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 550
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a22" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 574
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ram_block1a23" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 598
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a12" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 334
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a13" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 358
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a14" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 382
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a15" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 406
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a16" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 430
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a17" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 454
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a18" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 478
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a19" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 502
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a20" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 526
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a21" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 550
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a22" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 574
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ram_block1a23" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 598
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a12" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 334
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a13" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 358
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a14" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 382
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a15" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 406
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a16" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 430
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a17" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 454
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a18" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 478
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a19" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 502
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a20" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 526
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a21" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 550
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a22" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 574
        Warning (14320): Synthesized away node "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ram_block1a23" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 598
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: W:/ECE241/Project-rev5/finalProject(new).v Line: 28
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: W:/ECE241/Project-rev5/finalProject(new).v Line: 28
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: W:/ECE241/Project-rev5/finalProject(new).v Line: 28
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: W:/ECE241/Project-rev5/finalProject(new).v Line: 28
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: W:/ECE241/Project-rev5/finalProject(new).v Line: 28
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/ECE241/Project-rev5/finalProject(new).v Line: 28
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/ECE241/Project-rev5/finalProject(new).v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "datapath:D0|renderScore:U3|out:RI|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ALTSYNCRAM" File: W:/ECE241/Project-rev5/db/altsyncram_p9o1.tdf Line: 238
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "datapath:D0|renderScore:U3|two:R2|altsyncram:altsyncram_component|altsyncram_j0o1:auto_generated|ALTSYNCRAM" File: W:/ECE241/Project-rev5/db/altsyncram_j0o1.tdf Line: 238
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "datapath:D0|renderScore:U3|four:R4|altsyncram:altsyncram_component|altsyncram_l0o1:auto_generated|ALTSYNCRAM" File: W:/ECE241/Project-rev5/db/altsyncram_l0o1.tdf Line: 238
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "datapath:D0|renderScore:U3|zeroram:R0|altsyncram:altsyncram_component|altsyncram_h0o1:auto_generated|ALTSYNCRAM" File: W:/ECE241/Project-rev5/db/altsyncram_h0o1.tdf Line: 238
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "datapath:D0|renderScore:U3|six:R6|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ALTSYNCRAM" File: W:/ECE241/Project-rev5/db/altsyncram_n0o1.tdf Line: 238
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "datapath:D0|renderScore:U3|oneram:R1|altsyncram:altsyncram_component|altsyncram_i0o1:auto_generated|ALTSYNCRAM" File: W:/ECE241/Project-rev5/db/altsyncram_i0o1.tdf Line: 238
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/ECE241/Project-rev5/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 1308 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 74 output pins
    Info (21061): Implemented 774 logic cells
    Info (21064): Implemented 444 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 524 warnings
    Info: Peak virtual memory: 798 megabytes
    Info: Processing ended: Mon Dec 03 10:06:20 2018
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:00:39


