Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jun 15 12:15:21 2020
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file axi_algorithm_timing_summary_routed.rpt -rpx axi_algorithm_timing_summary_routed.rpx
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.467        0.000                      0                 4149        0.035        0.000                      0                 4149        3.750        0.000                       0                  1652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.467        0.000                      0                 4149        0.035        0.000                      0                 4149        3.750        0.000                       0                  1652  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.272ns (18.383%)  route 5.648ns (81.617%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.666     1.666    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y41         FDRE                                         r  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     2.122 f  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/Q
                         net (fo=38, routed)          1.260     3.382    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/tmp_7_i_reg_1291_reg[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.506 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i_reg_284[9]_i_2/O
                         net (fo=154, routed)         1.694     5.200    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ind_i_reg_271_reg[0]
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.116     5.316 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_reg_1106[6]_i_1/O
                         net (fo=5, routed)           0.816     6.132    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_fu_549_p1[5]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.328     6.460 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59/O
                         net (fo=2, routed)           0.341     6.801    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59_n_6
    SLICE_X34Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.925 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_33/O
                         net (fo=2, routed)           0.593     7.518    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_33_n_6
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           0.943     8.586    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_5_n_6
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.538    11.538    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.653    
                         clock uncertainty           -0.035    11.618    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.052    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 4.161ns (65.228%)  route 2.218ns (34.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.759     1.759    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      4.009     5.768 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/P[39]
                         net (fo=2, routed)           1.509     7.277    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p_n_72
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.152     7.429 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ram_reg_1_i_3/O
                         net (fo=1, routed)           0.709     8.138    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/d0[39]
    RAMB18_X2Y12         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.530    11.530    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.645    
                         clock uncertainty           -0.035    11.610    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.945    10.665    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 1.272ns (18.712%)  route 5.526ns (81.288%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.666     1.666    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y41         FDRE                                         r  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     2.122 f  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/Q
                         net (fo=38, routed)          1.260     3.382    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/tmp_7_i_reg_1291_reg[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.506 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i_reg_284[9]_i_2/O
                         net (fo=154, routed)         1.616     5.122    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ind_i_reg_271_reg[0]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.116     5.238 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_reg_1106[5]_i_1/O
                         net (fo=6, routed)           0.865     6.103    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_fu_549_p1[4]
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.328     6.431 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_63/O
                         net (fo=2, routed)           0.416     6.847    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_63_n_6
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_42/O
                         net (fo=1, routed)           0.422     7.393    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_42_n_6
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.517 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_8/O
                         net (fo=2, routed)           0.947     8.464    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_8_n_6
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.538    11.538    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.653    
                         clock uncertainty           -0.035    11.618    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    11.052    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 4.162ns (65.829%)  route 2.160ns (34.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.759     1.759    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      4.009     5.768 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/P[38]
                         net (fo=2, routed)           1.361     7.129    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p_n_73
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.153     7.282 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ram_reg_1_i_4/O
                         net (fo=1, routed)           0.799     8.081    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/d0[38]
    RAMB18_X2Y12         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.530    11.530    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.645    
                         clock uncertainty           -0.035    11.610    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.940    10.670    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.272ns (18.752%)  route 5.511ns (81.248%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.666     1.666    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y41         FDRE                                         r  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     2.122 f  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/Q
                         net (fo=38, routed)          1.260     3.382    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/tmp_7_i_reg_1291_reg[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.506 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i_reg_284[9]_i_2/O
                         net (fo=154, routed)         1.694     5.200    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ind_i_reg_271_reg[0]
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.116     5.316 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_reg_1106[6]_i_1/O
                         net (fo=5, routed)           0.816     6.132    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_fu_549_p1[5]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.328     6.460 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59/O
                         net (fo=2, routed)           0.341     6.801    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59_n_6
    SLICE_X34Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.925 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_33/O
                         net (fo=2, routed)           0.593     7.518    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_33_n_6
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           0.807     8.449    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_5_n_6
    RAMB36_X2Y8          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.537    11.537    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.115    11.652    
                         clock uncertainty           -0.035    11.617    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.051    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.272ns (18.845%)  route 5.478ns (81.155%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.666     1.666    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y41         FDRE                                         r  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     2.122 f  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/Q
                         net (fo=38, routed)          1.260     3.382    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/tmp_7_i_reg_1291_reg[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.506 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i_reg_284[9]_i_2/O
                         net (fo=154, routed)         1.694     5.200    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ind_i_reg_271_reg[0]
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.116     5.316 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_reg_1106[6]_i_1/O
                         net (fo=5, routed)           0.816     6.132    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_fu_549_p1[5]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.328     6.460 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59/O
                         net (fo=2, routed)           0.478     6.938    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59_n_6
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_40/O
                         net (fo=1, routed)           0.171     7.233    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_40_n_6
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_7/O
                         net (fo=2, routed)           1.058     8.416    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_7_n_6
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.538    11.538    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.653    
                         clock uncertainty           -0.035    11.618    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    11.052    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/i_2_i_reg_461_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.437ns (37.052%)  route 4.140ns (62.948%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.722     1.722    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X62Y32         FDRE                                         r  sweep_algorithm_DECM_U0/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.518     2.240 r  sweep_algorithm_DECM_U0/contador_reg[0]/Q
                         net (fo=3, routed)           0.618     2.858    sweep_algorithm_DECM_U0/contador[0]
    SLICE_X63Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.438 r  sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.438    sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[4]_i_1_n_6
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.552 r  sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.552    sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[8]_i_1_n_6
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.666 r  sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[12]_i_1_n_6
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[16]_i_1_n_6
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[20]_i_1_n_6
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.223 f  sweep_algorithm_DECM_U0/contador_new_i_reg_483_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.799     5.022    sweep_algorithm_DECM_U0/tmp_8_i_fu_1003_p2[24]
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.306     5.328 f  sweep_algorithm_DECM_U0/ap_CS_fsm[36]_i_7/O
                         net (fo=1, routed)           0.452     5.780    sweep_algorithm_DECM_U0/ap_CS_fsm[36]_i_7_n_6
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     5.904 r  sweep_algorithm_DECM_U0/ap_CS_fsm[36]_i_3/O
                         net (fo=4, routed)           0.614     6.517    sweep_algorithm_DECM_U0/ap_CS_fsm[36]_i_3_n_6
    SLICE_X61Y35         LUT5 (Prop_lut5_I3_O)        0.124     6.641 r  sweep_algorithm_DECM_U0/i_2_i_reg_461[10]_i_1/O
                         net (fo=11, routed)          1.658     8.299    sweep_algorithm_DECM_U0/ap_NS_fsm1
    SLICE_X32Y34         FDRE                                         r  sweep_algorithm_DECM_U0/i_2_i_reg_461_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.489    11.489    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X32Y34         FDRE                                         r  sweep_algorithm_DECM_U0/i_2_i_reg_461_reg[0]/C
                         clock pessimism              0.013    11.502    
                         clock uncertainty           -0.035    11.467    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.524    10.943    sweep_algorithm_DECM_U0/i_2_i_reg_461_reg[0]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 4.158ns (66.464%)  route 2.098ns (33.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.759     1.759    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      4.009     5.768 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/P[36]
                         net (fo=2, routed)           1.229     6.997    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p_n_75
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.149     7.146 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ram_reg_1_i_6/O
                         net (fo=1, routed)           0.869     8.015    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/d0[36]
    RAMB18_X2Y12         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.530    11.530    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.645    
                         clock uncertainty           -0.035    11.610    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.945    10.665    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 4.159ns (66.569%)  route 2.089ns (33.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.759     1.759    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      4.009     5.768 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/P[34]
                         net (fo=2, routed)           1.553     7.321    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p_n_77
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.150     7.471 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ram_reg_0_i_55__0/O
                         net (fo=1, routed)           0.536     8.006    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/d0[34]
    RAMB36_X2Y7          RAMB36E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.534    11.534    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.115    11.649    
                         clock uncertainty           -0.035    11.614    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.945    10.669    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/aux_array_V_load_5_reg_199_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 3.544ns (48.383%)  route 3.781ns (51.617%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.662     1.662    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/ap_clk
    SLICE_X48Y35         FDRE                                         r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/aux_array_V_load_5_reg_199_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.419     2.081 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/aux_array_V_load_5_reg_199_reg[6]/Q
                         net (fo=3, routed)           1.005     3.086    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/aux_array_V_load_5_reg_199[6]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.328     3.414 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__0_i_1/O
                         net (fo=2, routed)           0.690     4.104    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__0_i_1_n_6
    SLICE_X44Y36         LUT4 (Prop_lut4_I3_O)        0.327     4.431 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.431    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__0_i_5_n_6
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.832 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.832    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__0_n_6
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.166 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__1/O[1]
                         net (fo=3, routed)           0.854     6.020    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__97_carry__1_n_12
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.303     6.323 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1_i_10/O
                         net (fo=2, routed)           0.655     6.978    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1_i_10_n_6
    SLICE_X47Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.102 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1_i_2/O
                         net (fo=2, routed)           0.577     7.679    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1_i_2_n_6
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.803    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1_i_6_n_6
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.183 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.183    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__1_n_6
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.300    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__2_n_6
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.417    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__3_n_6
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.534    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__4_n_6
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.651    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__5_n_6
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.768    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__6_n_6
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.987 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_fu_137_p2__196_carry__7/O[0]
                         net (fo=1, routed)           0.000     8.987    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_0_in[31]
    SLICE_X46Y43         FDRE                                         r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.494    11.494    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/ap_clk
    SLICE_X46Y43         FDRE                                         r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[31]/C
                         clock pessimism              0.115    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.109    11.683    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[31]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  2.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.297ns (69.338%)  route 0.131ns (30.662%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.556     0.556    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y36         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/Q
                         net (fo=2, routed)           0.131     0.815    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/vector_V_0_reg[31][4]
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.099     0.914 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325[7]_i_5/O
                         net (fo=1, routed)           0.000     0.914    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325[7]_i_5_n_6
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.984 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.984    sweep_algorithm_DECM_U0/p_Val2_i_i_fu_888_p20_out[4]
    SLICE_X50Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.820     0.820    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X50Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.134     0.949    sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 read_data_U0/input_data_V_0_payload_A_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_data_U0/ap_return_preg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.674%)  route 0.229ns (52.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.556     0.556    read_data_U0/ap_clk
    SLICE_X36Y50         FDRE                                         r  read_data_U0/input_data_V_0_payload_A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  read_data_U0/input_data_V_0_payload_A_reg[16]/Q
                         net (fo=2, routed)           0.229     0.949    read_data_U0/input_data_V_0_payload_A[16]
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.994 r  read_data_U0/ap_return_preg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.994    read_data_U0/ap_return_preg[16]_i_1_n_6
    SLICE_X36Y49         FDRE                                         r  read_data_U0/ap_return_preg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.829     0.829    read_data_U0/ap_clk
    SLICE_X36Y49         FDRE                                         r  read_data_U0/ap_return_preg_reg[16]/C
                         clock pessimism              0.000     0.829    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.121     0.950    read_data_U0/ap_return_preg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i_i3_reg_1336_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.297ns (70.157%)  route 0.126ns (29.843%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.556     0.556    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y36         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/Q
                         net (fo=2, routed)           0.126     0.810    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/vector_V_0_reg[31][4]
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.099     0.909 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i3_reg_1336[7]_i_5/O
                         net (fo=1, routed)           0.000     0.909    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i3_reg_1336[7]_i_5_n_6
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.979 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i3_reg_1336_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.979    sweep_algorithm_DECM_U0/p_Val2_i_i3_fu_949_p21_out[4]
    SLICE_X51Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i3_reg_1336_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.820     0.820    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X51Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i3_reg_1336_reg[4]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.105     0.920    sweep_algorithm_DECM_U0/p_Val2_i_i3_reg_1336_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.332ns (71.655%)  route 0.131ns (28.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.556     0.556    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y36         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/Q
                         net (fo=2, routed)           0.131     0.815    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/vector_V_0_reg[31][4]
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.099     0.914 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325[7]_i_5/O
                         net (fo=1, routed)           0.000     0.914    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325[7]_i_5_n_6
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.019 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.019    sweep_algorithm_DECM_U0/p_Val2_i_i_fu_888_p20_out[5]
    SLICE_X50Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.820     0.820    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X50Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[5]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.134     0.949    sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/vector_V_0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.171%)  route 0.234ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.560     0.560    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/ap_clk
    SLICE_X46Y40         FDRE                                         r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[20]/Q
                         net (fo=5, routed)           0.234     0.958    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494_ap_return[20]
    SLICE_X52Y40         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.823     0.823    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X52Y40         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[20]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.070     0.888    sweep_algorithm_DECM_U0/vector_V_0_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.348ns (73.408%)  route 0.126ns (26.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.585     0.585    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X60Y49         FDRE                                         r  sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365_reg[28]/Q
                         net (fo=2, routed)           0.125     0.851    sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365[28]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.005 r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[28]_i_1_n_6
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.059 r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.059    sweep_algorithm_DECM_U0/contNuevo_0_op_1_i_fu_786_p2[29]
    SLICE_X58Y50         FDRE                                         r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.847     0.847    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X58Y50         FDRE                                         r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[29]/C
                         clock pessimism              0.000     0.847    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.134     0.981    sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/vector_V_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.147%)  route 0.255ns (60.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.560     0.560    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/ap_clk
    SLICE_X46Y42         FDRE                                         r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[30]/Q
                         net (fo=5, routed)           0.255     0.979    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494_ap_return[30]
    SLICE_X51Y43         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.825     0.825    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X51Y43         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[30]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.076     0.896    sweep_algorithm_DECM_U0/vector_V_0_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/vector_V_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.147%)  route 0.255ns (60.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.560     0.560    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/ap_clk
    SLICE_X46Y42         FDRE                                         r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/y_0_V_write_assign_reg_205_reg[28]/Q
                         net (fo=5, routed)           0.255     0.979    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494_ap_return[28]
    SLICE_X51Y43         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.825     0.825    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X51Y43         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[28]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.075     0.895    sweep_algorithm_DECM_U0/vector_V_0_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/this_assign_0_i_be_reg_400_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/this_assign_0_i_reg_331_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.442%)  route 0.268ns (65.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.577     0.577    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X56Y50         FDRE                                         r  sweep_algorithm_DECM_U0/this_assign_0_i_be_reg_400_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  sweep_algorithm_DECM_U0/this_assign_0_i_be_reg_400_reg[28]/Q
                         net (fo=2, routed)           0.268     0.986    sweep_algorithm_DECM_U0/this_assign_0_i_be_reg_400[28]
    SLICE_X53Y49         FDRE                                         r  sweep_algorithm_DECM_U0/this_assign_0_i_reg_331_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.825     0.825    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X53Y49         FDRE                                         r  sweep_algorithm_DECM_U0/this_assign_0_i_reg_331_reg[28]/C
                         clock pessimism              0.000     0.825    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.075     0.900    sweep_algorithm_DECM_U0/this_assign_0_i_reg_331_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.361ns (74.118%)  route 0.126ns (25.882%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.585     0.585    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X60Y49         FDRE                                         r  sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365_reg[28]/Q
                         net (fo=2, routed)           0.125     0.851    sweep_algorithm_DECM_U0/contNuevo_1_i_reg_365[28]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.005 r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[28]_i_1_n_6
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.072 r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.072    sweep_algorithm_DECM_U0/contNuevo_0_op_1_i_fu_786_p2[31]
    SLICE_X58Y50         FDRE                                         r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.847     0.847    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X58Y50         FDRE                                         r  sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[31]/C
                         clock pessimism              0.000     0.847    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.134     0.981    sweep_algorithm_DECM_U0/ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y16   sweep_algorithm_DECM_U0/p_Val2_10_i_reg_1215_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y14   sweep_algorithm_DECM_U0/p_Val2_10_1_i_reg_1300_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/aux_array_V_U/meanFilterInTime_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/aux_array_V_U/meanFilterInTime_bkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_24_24/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_24_24/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_25_25/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_25_25/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_26_26/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_26_26/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_27_27/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_27_27/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_28_28/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_28_28/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_17_17/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_17_17/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_18_18/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_19_19/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_19_19/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_31_31/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_31_31/SP/CLK



