//Write enable signals
`define RL1_W 15
`define RT4_W 14
`define RR_W 13
`define PC_W 12
`define IR_W 11
`define AR_W 10
`define DR_W 9
`define RP_W 8
`define RT_W 7
`define RM1_W 6
`define RK1_W 5
`define RN1_W 4
`define RC1_W 3
`define RC2_W 2
`define RC3_W 1
`define AC_W 0

//register increment signals
`define RL2_INC 6
`define PC_INC 5
`define RM2_INC 4
`define RK2_INC 3
`define RN2_INC 2
`define RC2_INC 1
`define RC3_INC 0

//register reset signals
`define RL2_RST 5
`define RT_RST 4
`define RM2_RST 3
`define RK2_RST 2
`define RN2_RST 1
`define AC_RST 0

