package cpu.port

import chisel3._
import chisel3.util._

import cpu.base._

class RegCSRIO extends Bundle with ConfigIO {
}
