/******************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only
* intended for use with Renesas products. No other uses are authorized. This
* software is owned by Renesas Electronics Corporation and is protected under
* all applicable laws, including copyright laws.
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software
* and to discontinue the availability of this software. By using this software,
* you agree to the additional terms and conditions found by accessing the
* following link:
* http://www.renesas.com/disclaimer
*
* Copyright (C) 2017 Renesas Electronics Corporation. All rights reserved.
******************************************************************************/

/*
**  Reg_RCarV3M.h
**
**  Device header file
**  (C) Copyright by Renesas Electronics Europe GmbH
**
**  Revisions:
**  2016/11/14  ME  WORK IN PROGRESS!
**  2016/11/16  ME  Derived from H3, not verified!
**
****************************************************************************/

/*
 *  Continental Automotive
 *  update from 2017-03-15_SampleCodes.zip (SHA256 f9a61192b27e5125c329e30e5a5533f097e66130f8314ba0f567d2c65560b161)
 *  file \2017-03-15_SampleCodes\2017-03-15_DUdemo_VIN_V1\Eagle_TM_V0.10\reg_rcarv3m.h
 */

/// @file  GLOB/GLOB_RCARV3H/Reg_RCarV3H.h
/// @brief Please refer the comments for register description

#ifndef RCARV3MSFRS_H
#define RCARV3MSFRS_H

// 2021-04-27; uie23485
// Summary: Message(3:1020) Avoid Macros
//                    Message(3:1025) Macro may be used as literal
//                    Message(3:1026) Macros may be used as const expression
//                    Message(3:1030) Enclose macro arguments in parenthesis
// Reason:  QACPP issues, this is permitted
// PRQA S 1020,1025,1026,1030 EOF

// *** 6. PFC, Pin Function Controller **************************************************************************************************************
#ifdef MFC525_BL

#define PFC_BASE                        0xE6060000U
#define PFC_PMMR                        ( PFC_BASE + 0x000U)        // R/W  32  LSI Multiplexed Pin Setting Mask register
#define PFC_GPSR0                       ( PFC_BASE + 0x100U)        // R/W  32  GPIO/Peripheral Function Select register 0
#define PFC_GPSR1                       ( PFC_BASE + 0x104U)        // R/W  32  GPIO/Peripheral Function Select register 1
#define PFC_GPSR2                       ( PFC_BASE + 0x108U)        // R/W  32  GPIO/Peripheral_Function Select register 2
#define PFC_GPSR3                       ( PFC_BASE + 0x10CU)        // R/W  32  GPIO/Peripheral Function Select register 3
#define PFC_GPSR4                       ( PFC_BASE + 0x110U)        // R/W  32  GPIO/Peripheral Function Select register 4
#define PFC_GPSR5                       ( PFC_BASE + 0x114U)        // R/W  32  GPIO/Peripheral Function Select register 5
#define PFC_IPSR0                       ( PFC_BASE + 0x200U)        // R/W  32  Peripheral Function Select register 0
#define PFC_IPSR1                       ( PFC_BASE + 0x204U)        // R/W  32  Peripheral Function Select register 1
#define PFC_IPSR2                       ( PFC_BASE + 0x208U)        // R/W  32  Peripheral Function Select register 2
#define PFC_IPSR3                       ( PFC_BASE + 0x20CU)        // R/W  32  Peripheral Function Select register 3
#define PFC_IPSR4                       ( PFC_BASE + 0x210U)        // R/W  32  Peripheral Function Select register 4
#define PFC_IPSR5                       ( PFC_BASE + 0x214U)        // R/W  32  Peripheral Function Select register 5
#define PFC_IPSR6                       ( PFC_BASE + 0x218U)        // R/W  32  Peripheral Function Select register 6
#define PFC_IPSR7                       ( PFC_BASE + 0x21CU)        // R/W  32  Peripheral Function Select register 7
#define PFC_IPSR8                       ( PFC_BASE + 0x220U)        // R/W  32  Peripheral Function Select register 8
#define PFC_IPSR9                       ( PFC_BASE + 0x224U)        // R/W  32  Peripheral Function Select register 8
#define PFC_IPSR10                      ( PFC_BASE + 0x228U)        // R/W  32  Peripheral Function Select register 8
#define PFC_POCCTRL0                    ( PFC_BASE + 0x380U)        // R/W  32  POC control register 0
#define PFC_POCCTRL1                    ( PFC_BASE + 0x384U)        // R/W  32  POC control register 1
#define PFC_POCCTRL2                    ( PFC_BASE + 0x388U)        // R/W  32  POC control register 2
#define PFC_POCCTRL3                    ( PFC_BASE + 0x38CU)        // R/W  32  POC control register 3
#define PFC_TDSELCTRL0                  ( PFC_BASE + 0x3C0U)        // R/W  32  TDSEL control register 0
#define PFC_FUSEMON0                    ( PFC_BASE + 0x3E4U)        // R    32  Fuse Monitor register 0
#define PFC_FUSEMON1                    ( PFC_BASE + 0x3E8U)        // R    32  Fuse Monitor register 1
#define PFC_FUSEMON2                    ( PFC_BASE + 0x3ECU)        // R    32  Fuse Monitor register 2
#define PFC_FUSEMON3                    ( PFC_BASE + 0x3F0U)        // R    32  Fuse Monitor register 3
#define PFC_PUEN0                       ( PFC_BASE + 0x400U)        // R/W  32  LSI pin pull-enable register 0
#define PFC_PUEN1                       ( PFC_BASE + 0x404U)        // R/W  32  LSI pin pull-enable register 1
#define PFC_PUEN2                       ( PFC_BASE + 0x408U)        // R/W  32  LSI pin pull-enable register 2
#define PFC_PUEN3                       ( PFC_BASE + 0x40CU)        // R/W  32  LSI pin pull-enable register 3
#define PFC_PUEN4                       ( PFC_BASE + 0x410U)        // R/W  32  LSI pin pull-enable register 3
#define PFC_PUD0                        ( PFC_BASE + 0x440U)        // R/W  32  LSI pin pull-up/down control register 0
#define PFC_PUD1                        ( PFC_BASE + 0x444U)        // R/W  32  LSI pin pull-up/down control register 1
#define PFC_PUD2                        ( PFC_BASE + 0x448U)        // R/W  32  LSI pin pull-up/down control register 2
#define PFC_PUD3                        ( PFC_BASE + 0x44CU)        // R/W  32  LSI pin pull-up/down control register 3
#define PFC_PUD4                        ( PFC_BASE + 0x450U)        // R/W  32  LSI pin pull-up/down control register 3
#define PFC_MOD_SEL0                    ( PFC_BASE + 0x500U)        // R/W  32  Module select register 0

#define PFC_GPSR(   n)                  ( PFC_GPSR0 + ( n << 2U ) ) // n=0..5 R/W 32  GPIO/peripheral function select registers
#define PFC_IPSR(   n)                  ( PFC_IPSR0 + ( n << 2U ) ) // n=0..8 R/W 32  Peripheral function select registers
#define PFC_PUEN(   n)                  ( PFC_PUEN0 + ( n << 2U ) ) // n=0..3 R/W 32  LSI pin pull-enable registers
#define PFC_PUD(    n)                  ( PFC_PUD0  + ( n << 2U ) ) // n=0..3 R/W 32  LSI pin pull-up/down control registers

#else
    
#define PFC_BASE                        0xE6060000
#define PFC_PMMR                        ( PFC_BASE + 0x000 )        // R/W  32  LSI Multiplexed Pin Setting Mask register
#define PFC_GPSR0                       ( PFC_BASE + 0x100 )        // R/W  32  GPIO/Peripheral Function Select register 0
#define PFC_GPSR1                       ( PFC_BASE + 0x104 )        // R/W  32  GPIO/Peripheral Function Select register 1
#define PFC_GPSR2                       ( PFC_BASE + 0x108 )        // R/W  32  GPIO/Peripheral_Function Select register 2
#define PFC_GPSR3                       ( PFC_BASE + 0x10C )        // R/W  32  GPIO/Peripheral Function Select register 3
#define PFC_GPSR4                       ( PFC_BASE + 0x110 )        // R/W  32  GPIO/Peripheral Function Select register 4
#define PFC_GPSR5                       ( PFC_BASE + 0x114 )        // R/W  32  GPIO/Peripheral Function Select register 5
#define PFC_IPSR0                       ( PFC_BASE + 0x200 )        // R/W  32  Peripheral Function Select register 0
#define PFC_IPSR1                       ( PFC_BASE + 0x204 )        // R/W  32  Peripheral Function Select register 1
#define PFC_IPSR2                       ( PFC_BASE + 0x208 )        // R/W  32  Peripheral Function Select register 2
#define PFC_IPSR3                       ( PFC_BASE + 0x20C )        // R/W  32  Peripheral Function Select register 3
#define PFC_IPSR4                       ( PFC_BASE + 0x210 )        // R/W  32  Peripheral Function Select register 4
#define PFC_IPSR5                       ( PFC_BASE + 0x214 )        // R/W  32  Peripheral Function Select register 5
#define PFC_IPSR6                       ( PFC_BASE + 0x218 )        // R/W  32  Peripheral Function Select register 6
#define PFC_IPSR7                       ( PFC_BASE + 0x21C )        // R/W  32  Peripheral Function Select register 7
#define PFC_IPSR8                       ( PFC_BASE + 0x220 )        // R/W  32  Peripheral Function Select register 8
#define PFC_IPSR9                       ( PFC_BASE + 0x224 )        // R/W  32  Peripheral Function Select register 8
#define PFC_IPSR10                      ( PFC_BASE + 0x228 )        // R/W  32  Peripheral Function Select register 8
#define PFC_POCCTRL0                    ( PFC_BASE + 0x380 )        // R/W  32  POC control register 0
#define PFC_POCCTRL1                    ( PFC_BASE + 0x384 )        // R/W  32  POC control register 1
#define PFC_POCCTRL2                    ( PFC_BASE + 0x388 )        // R/W  32  POC control register 2
#define PFC_POCCTRL3                    ( PFC_BASE + 0x38C )        // R/W  32  POC control register 3
#define PFC_TDSELCTRL0                  ( PFC_BASE + 0x3C0 )        // R/W  32  TDSEL control register 0
#define PFC_FUSEMON0                    ( PFC_BASE + 0x3E4 )        // R    32  Fuse Monitor register 0
#define PFC_FUSEMON1                    ( PFC_BASE + 0x3E8 )        // R    32  Fuse Monitor register 1
#define PFC_FUSEMON2                    ( PFC_BASE + 0x3EC )        // R    32  Fuse Monitor register 2
#define PFC_FUSEMON3                    ( PFC_BASE + 0x3F0 )        // R    32  Fuse Monitor register 3
#define PFC_PUEN0                       ( PFC_BASE + 0x400U)        // R/W  32  LSI pin pull-enable register 0
#define PFC_PUEN1                       ( PFC_BASE + 0x404U)        // R/W  32  LSI pin pull-enable register 1
#define PFC_PUEN2                       ( PFC_BASE + 0x408U)        // R/W  32  LSI pin pull-enable register 2
#define PFC_PUEN3                       ( PFC_BASE + 0x40CU)        // R/W  32  LSI pin pull-enable register 3
#define PFC_PUD0                        ( PFC_BASE + 0x440U)        // R/W  32  LSI pin pull-up/down control register 0
#define PFC_PUD1                        ( PFC_BASE + 0x444U)        // R/W  32  LSI pin pull-up/down control register 1
#define PFC_PUD2                        ( PFC_BASE + 0x448U)        // R/W  32  LSI pin pull-up/down control register 2
#define PFC_PUD3                        ( PFC_BASE + 0x44CU)        // R/W  32  LSI pin pull-up/down control register 3
#define PFC_MOD_SEL0                    ( PFC_BASE + 0x500U)        // R/W  32  Module select register 0

#define PFC_GPSR(   n)                  ( PFC_GPSR0 + ( n << 2 ) )  // n=0..5 R/W 32  GPIO/peripheral function select registers
#define PFC_IPSR(   n)                  ( PFC_IPSR0 + ( n << 2 ) )  // n=0..8 R/W 32  Peripheral function select registers
#define PFC_PUEN(   n)                  ( PFC_PUEN0 + ( n << 2 ) )  // n=0..3 R/W 32  LSI pin pull-enable registers
#define PFC_PUD(    n)                  ( PFC_PUD0  + ( n << 2 ) )  // n=0..3 R/W 32  LSI pin pull-up/down control registers
    
#endif


// *** 7. GPIO, General-Purpose Input/Output Ports **************************************************************************************************

#define GPIO_BASE     0xE6050000U
#define GPIO_IOINTSEL0                  ( GPIO_BASE + 0x0000U )     // R/W  32  General IO/interrupt switching register 0
#define GPIO_INOUTSEL0                  ( GPIO_BASE + 0x0004U )     // R/W  32  General input/output switching register 0
#define GPIO_OUTDT0                     ( GPIO_BASE + 0x0008U )     // R/W  32  General output register 0
#define GPIO_INDT0                      ( GPIO_BASE + 0x000CU )     // R    32  General input register 0
#define GPIO_INTDT0                     ( GPIO_BASE + 0x0010U )     // R    32  Interrupt display register 0
#define GPIO_INTCLR0                    ( GPIO_BASE + 0x0014U )     // R/W  32  Interrupt clear register 0
#define GPIO_INTMSK0                    ( GPIO_BASE + 0x0018U )     // R/W  32  Interrupt mask register 0
#define GPIO_MSKCLR0                    ( GPIO_BASE + 0x001CU )     // R/W  32  Interrupt mask clear register 0
#define GPIO_POSNEG0                    ( GPIO_BASE + 0x0020U )     // R/W  32  Positive/negative logic select register 0
#define GPIO_EDGLEVEL0                  ( GPIO_BASE + 0x0024U )     // R/W  32  Edge/level select register 0
#define GPIO_FILONOFF0                  ( GPIO_BASE + 0x0028U )     // R/W  32  Chattering prevention on/off register 0
#define GPIO_INTMSKS0                   ( GPIO_BASE + 0x0038U )     // R/W  32  Interrupt sub mask register 0
#define GPIO_MSKCLRS0                   ( GPIO_BASE + 0x003CU )     // R/W  32  Interrupt sub mask clear register 0
#define GPIO_OUTDTSEL0                  ( GPIO_BASE + 0x0040U )     // R/W  32  Output data select register 0
#define GPIO_OUTDTH0                    ( GPIO_BASE + 0x0044U )     // R/W  32  Output data high register 0
#define GPIO_OUTDTL0                    ( GPIO_BASE + 0x0048U )     // R/W  32  Output data low register 0
#define GPIO_BOTHEDGE0                  ( GPIO_BASE + 0x004CU )     // R/W  32  One edge/both edge select register 0
#define GPIO_IOINTSEL1                  ( GPIO_BASE + 0x1000U )     // R/W  32  General IO/interrupt switching register 1
#define GPIO_INOUTSEL1                  ( GPIO_BASE + 0x1004U )     // R/W  32  General input/output switching register 1
#define GPIO_OUTDT1                     ( GPIO_BASE + 0x1008U )     // R/W  32  General output register 1
#define GPIO_INDT1                      ( GPIO_BASE + 0x100CU )     // R    32  General input register 1
#define GPIO_INTDT1                     ( GPIO_BASE + 0x1010U )     // R    32  Interrupt display register 1
#define GPIO_INTCLR1                    ( GPIO_BASE + 0x1014U )     // R/W  32  Interrupt clear register 1
#define GPIO_INTMSK1                    ( GPIO_BASE + 0x1018U )     // R/W  32  Interrupt mask register 1
#define GPIO_MSKCLR1                    ( GPIO_BASE + 0x101CU )     // R/W  32  Interrupt mask clear register 1
#define GPIO_POSNEG1                    ( GPIO_BASE + 0x1020U )     // R/W  32  Positive/negative logic select register 1
#define GPIO_EDGLEVEL1                  ( GPIO_BASE + 0x1024U )     // R/W  32  Edge/level select register 1
#define GPIO_FILONOFF1                  ( GPIO_BASE + 0x1028U )     // R/W  32  Chattering prevention on/off register 1
#define GPIO_INTMSKS1                   ( GPIO_BASE + 0x1038U )     // R/W  32  Interrupt sub mask register 1
#define GPIO_MSKCLRS1                   ( GPIO_BASE + 0x103CU )     // R/W  32  Interrupt sub mask clear register 1
#define GPIO_OUTDTSEL1                  ( GPIO_BASE + 0x1040U )     // R/W  32  Output data select register 1
#define GPIO_OUTDTH1                    ( GPIO_BASE + 0x1044U )     // R/W  32  Output data high register 1
#define GPIO_OUTDTL1                    ( GPIO_BASE + 0x1048U )     // R/W  32  Output data low register 1
#define GPIO_BOTHEDGE1                  ( GPIO_BASE + 0x104CU )     // R/W  32  One edge/both edge select register 1
#define GPIO_IOINTSEL2                  ( GPIO_BASE + 0x2000U )     // R/W  32  General IO/interrupt switching register 2
#define GPIO_INOUTSEL2                  ( GPIO_BASE + 0x2004U )     // R/W  32  General input/output switching register 2
#define GPIO_OUTDT2                     ( GPIO_BASE + 0x2008U )     // R/W  32  General output register 2
#define GPIO_INDT2                      ( GPIO_BASE + 0x200CU )     // R    32  General input register 2
#define GPIO_INTDT2                     ( GPIO_BASE + 0x2010U )     // R    32  Interrupt display register 2
#define GPIO_INTCLR2                    ( GPIO_BASE + 0x2014U )     // R/W  32  Interrupt clear register 2
#define GPIO_INTMSK2                    ( GPIO_BASE + 0x2018U )     // R/W  32  Interrupt mask register 2
#define GPIO_MSKCLR2                    ( GPIO_BASE + 0x201CU )     // R/W  32  Interrupt mask clear register 2
#define GPIO_POSNEG2                    ( GPIO_BASE + 0x2020U )     // R/W  32  Positive/negative logic select register 2
#define GPIO_EDGLEVEL2                  ( GPIO_BASE + 0x2024U )     // R/W  32  Edge/level select register 2
#define GPIO_FILONOFF2                  ( GPIO_BASE + 0x2028U )     // R/W  32  Chattering prevention on/off register 2
#define GPIO_INTMSKS2                   ( GPIO_BASE + 0x2038U )     // R/W  32  Interrupt sub mask register 2
#define GPIO_MSKCLRS2                   ( GPIO_BASE + 0x203CU )     // R/W  32  Interrupt sub mask clear register 2
#define GPIO_OUTDTSEL2                  ( GPIO_BASE + 0x2040U )     // R/W  32  Output data select register 2
#define GPIO_OUTDTH2                    ( GPIO_BASE + 0x2044U )     // R/W  32  Output data high register 2
#define GPIO_OUTDTL2                    ( GPIO_BASE + 0x2048U )     // R/W  32  Output data low register 2
#define GPIO_BOTHEDGE2                  ( GPIO_BASE + 0x204CU )     // R/W  32  One edge/both edge select register 2
#define GPIO_IOINTSEL3                  ( GPIO_BASE + 0x3000U )     // R/W  32  General IO/interrupt switching register 3
#define GPIO_INOUTSEL3                  ( GPIO_BASE + 0x3004U )     // R/W  32  General input/output switching register 3
#define GPIO_OUTDT3                     ( GPIO_BASE + 0x3008U )     // R/W  32  General output register 3
#define GPIO_INDT3                      ( GPIO_BASE + 0x300CU )     // R    32  General input register 3
#define GPIO_INTDT3                     ( GPIO_BASE + 0x3010U )     // R    32  Interrupt display register 3
#define GPIO_INTCLR3                    ( GPIO_BASE + 0x3014U )     // R/W  32  Interrupt clear register 3
#define GPIO_INTMSK3                    ( GPIO_BASE + 0x3018U )     // R/W  32  Interrupt mask register 3
#define GPIO_MSKCLR3                    ( GPIO_BASE + 0x301CU )     // R/W  32  Interrupt mask clear register 3
#define GPIO_POSNEG3                    ( GPIO_BASE + 0x3020U )     // R/W  32  Positive/negative logic select register 3
#define GPIO_EDGLEVEL3                  ( GPIO_BASE + 0x3024U )     // R/W  32  Edge/level select register 3
#define GPIO_FILONOFF3                  ( GPIO_BASE + 0x3028U )     // R/W  32  Chattering prevention on/off register 3
#define GPIO_INTMSKS3                   ( GPIO_BASE + 0x3038U )     // R/W  32  Interrupt sub mask register 3
#define GPIO_MSKCLRS3                   ( GPIO_BASE + 0x303CU )     // R/W  32  Interrupt sub mask clear register 3
#define GPIO_OUTDTSEL3                  ( GPIO_BASE + 0x3040U )     // R/W  32  Output data select register 3
#define GPIO_OUTDTH3                    ( GPIO_BASE + 0x3044U )     // R/W  32  Output data high register 3
#define GPIO_OUTDTL3                    ( GPIO_BASE + 0x3048U )     // R/W  32  Output data low register 3
#define GPIO_BOTHEDGE3                  ( GPIO_BASE + 0x304CU )     // R/W  32  One edge/both edge select register 3
#define GPIO_IOINTSEL4                  ( GPIO_BASE + 0x4000U )     // R/W  32  General IO/interrupt switching register 4
#define GPIO_INOUTSEL4                  ( GPIO_BASE + 0x4004U )     // R/W  32  General input/output switching register 4
#define GPIO_OUTDT4                     ( GPIO_BASE + 0x4008U)      // R/W  32  General output register 4
#define GPIO_INDT4                      ( GPIO_BASE + 0x400CU)      // R    32  General input register 4
#define GPIO_INTDT4                     ( GPIO_BASE + 0x4010U)      // R    32  Interrupt display register 4
#define GPIO_INTCLR4                    ( GPIO_BASE + 0x4014U)      // R/W  32  Interrupt clear register 4
#define GPIO_INTMSK4                    ( GPIO_BASE + 0x4018U)      // R/W  32  Interrupt mask register 4
#define GPIO_MSKCLR4                    ( GPIO_BASE + 0x401CU)      // R/W  32  Interrupt mask clear register 4
#define GPIO_POSNEG4                    ( GPIO_BASE + 0x4020U)      // R/W  32  Positive/negative logic select register 4
#define GPIO_EDGLEVEL4                  ( GPIO_BASE + 0x4024U )     // R/W  32  Edge/level select register 4
#define GPIO_FILONOFF4                  ( GPIO_BASE + 0x4028U )     // R/W  32  Chattering prevention on/off register 4
#define GPIO_INTMSKS4                   ( GPIO_BASE + 0x4038U )     // R/W  32  Interrupt sub mask register 4
#define GPIO_MSKCLRS4                   ( GPIO_BASE + 0x403CU )     // R/W  32  Interrupt sub mask clear register 4
#define GPIO_OUTDTSEL4                  ( GPIO_BASE + 0x4040U )     // R/W  32  Output data select register 4
#define GPIO_OUTDTH4                    ( GPIO_BASE + 0x4044U )     // R/W  32  Output data high register 4
#define GPIO_OUTDTL4                    ( GPIO_BASE + 0x4048U )     // R/W  32  Output data low register 4
#define GPIO_BOTHEDGE4                  ( GPIO_BASE + 0x404CU )     // R/W  32  One edge/both edge select register 4
#define GPIO_IOINTSEL5                  ( GPIO_BASE + 0x5000U )     // R/W  32  General IO/interrupt switching register 5
#define GPIO_INOUTSEL5                  ( GPIO_BASE + 0x5004U )     // R/W  32  General input/output switching register 5
#define GPIO_OUTDT5                     ( GPIO_BASE + 0x5008U )     // R/W  32  General output register 5
#define GPIO_INDT5                      ( GPIO_BASE + 0x500CU )     // R    32  General input register 5
#define GPIO_INTDT5                     ( GPIO_BASE + 0x5010U )     // R    32  Interrupt display register 5
#define GPIO_INTCLR5                    ( GPIO_BASE + 0x5014U )     // R/W  32  Interrupt clear register 5
#define GPIO_INTMSK5                    ( GPIO_BASE + 0x5018U )     // R/W  32  Interrupt mask register 5
#define GPIO_MSKCLR5                    ( GPIO_BASE + 0x501CU )     // R/W  32  Interrupt mask clear register 5
#define GPIO_POSNEG5                    ( GPIO_BASE + 0x5020U )     // R/W  32  Positive/negative logic select register 5
#define GPIO_EDGLEVEL5                  ( GPIO_BASE + 0x5024U )     // R/W  32  Edge/level select register 5
#define GPIO_FILONOFF5                  ( GPIO_BASE + 0x5028U )     // R/W  32  Chattering prevention on/off register 5
#define GPIO_INTMSKS5                   ( GPIO_BASE + 0x5038U )     // R/W  32  Interrupt sub mask register 5
#define GPIO_MSKCLRS5                   ( GPIO_BASE + 0x503CU )     // R/W  32  Interrupt sub mask clear register 5
#define GPIO_OUTDTSEL5                  ( GPIO_BASE + 0x5040U )     // R/W  32  Output data select register 5
#define GPIO_OUTDTH5                    ( GPIO_BASE + 0x5044U )     // R/W  32  Output data high register 5
#define GPIO_OUTDTL5                    ( GPIO_BASE + 0x5048U )     // R/W  32  Output data low register 5
#define GPIO_BOTHEDGE5                  ( GPIO_BASE + 0x504CU )     // R/W  32  One edge/both edge select register 5

#define GPIO_IOINTSEL(n)                ( GPIO_IOINTSEL0  + ( n << 12U ) )           // n=0..5 R/W 32  General IO/interrupt switching registers
#define GPIO_INOUTSEL(n)                ( GPIO_INOUTSEL0  + ( n << 12U ) )           // n=0..5 R/W 32  General input/output switching registers
#define GPIO_OUTDT(   n)                ( GPIO_OUTDT0     + ( n << 12U ) )           // n=0..5 R/W 32  General output registers
#define GPIO_INDT(    n)                ( GPIO_INDT0      + ( n << 12U ) )           // n=0..5 R 32  General input registers
#define GPIO_INTDT(   n)                ( GPIO_INTDT0     + ( n << 12U ) )           // n=0..5 R 32  Interrupt display registers
#define GPIO_INTCLR(  n)                ( GPIO_INTCLR0    + ( n << 12U ) )           // n=0..5 R/W 32  Interrupt clear registers
#define GPIO_INTMSK(  n)                ( GPIO_INTMSK0    + ( n << 12U ) )           // n=0..5 R/W 32  Interrupt mask registers
#define GPIO_MSKCLR(  n)                ( GPIO_MSKCLR0    + ( n << 12U ) )           // n=0..5 R/W 32  Interrupt mask clear registers
#define GPIO_POSNEG(  n)                ( GPIO_POSNEG0    + ( n << 12U ) )           // n=0..5 R/W 32  Positive/negative logic select registers
#define GPIO_EDGLEVEL(n)                ( GPIO_EDGLEVEL0  + ( n << 12U ) )           // n=0..5 R/W 32  Edge/level select registers
#define GPIO_FILONOFF(n)                ( GPIO_FILONOFF0  + ( n << 12U ) )           // n=0..5 R/W 32  Chattering prevention on/off registers
#define GPIO_INTMSKS( n)                ( GPIO_INTMSKS0   + ( n << 12U ) )           // n=0..5 R/W 32  Interrupt sub mask registers
#define GPIO_MSKCLRS( n)                ( GPIO_MSKCLRS0   + ( n << 12U ) )           // n=0..5 R/W 32  Interrupt sub mask clear registers
#define GPIO_OUTDTSEL(n)                ( GPIO_OUTDTSEL0  + ( n << 12U ) )           // n=0..5 R/W 32  Output data select registers
#define GPIO_OUTDTH(  n)                ( GPIO_OUTDTH0    + ( n << 12U ) )           // n=0..5 R/W 32  Output data high registers
#define GPIO_OUTDTL(  n)                ( GPIO_OUTDTL0    + ( n << 12U ) )           // n=0..5 R/W 32  Output data low registers
#define GPIO_BOTHEDGE(n)                ( GPIO_BOTHEDGE0  + ( n << 12U ) )           // n=0..5 R/W 32  One edge/both edge select registers




// *** 8. CPG, Clock Pulse Generator ****************************************************************************************************************

#define CPG_BASE                        0xE6150000U
#define CPG_CPGWPCR                     ( CPG_BASE + 0x0904U )      // R/W  32  CPG Write Protect Control register
#define CPG_CPGWPR                      ( CPG_BASE + 0x0900U )      // R/W  32  CPG Write Protect register
#define CPG_FRQCRB                      ( CPG_BASE + 0x0004U )      // R/W  32  Frequency control register B
#define CPG_PLLECR                      ( CPG_BASE + 0x00D0U )      // R/W  32  PLL Enable Control register
#define CPG_SD0CKCR                     ( CPG_BASE + 0x0074U )      // R/W  32  SD-IF0 clock frequency control register
#define CPG_RPCCKCR                     ( CPG_BASE + 0x0238U )      // R/W  32  RPC clock frequency control register
#define CPG_CANFDCKCR                   ( CPG_BASE + 0x0244U )      // R/W  32  CAN-FD clock frequency control register
#define CPG_MSOCKCR                     ( CPG_BASE + 0x0014U )      // R/W  32  MSIOF clock frequency control register
#define CPG_CSI0CKCR                    ( CPG_BASE + 0x000CU )      // R/W  32  CSI0 clock frequency control register
#define CPG_CSIREFCKCR                  ( CPG_BASE + 0x0034U )      // R/W  32  CSIREF clock frequency control register
#define CPG_FSAPBR                      ( CPG_BASE + 0x0700U )      // R/W  32  Functional safety of APB bus interface register
#define CPG_FSCLKCSR                    ( CPG_BASE + 0x0704U )      // R/W  32  Functional safety of clocks control/status register
#define CPG_FSCNTCHKH0                  ( CPG_BASE + 0x0710U )      // R/W  32  Functional safety of clocks counter check H register 0
#define CPG_FSCNTCHKH1                  ( CPG_BASE + 0x0714U )      // R/W  32  Functional safety of clocks counter check H register 1
#define CPG_FSCNTCHKH3                  ( CPG_BASE + 0x071CU )      // R/W  32  Functional safety of clocks counter check H register 3
#define CPG_FSCNTCHKH5                  ( CPG_BASE + 0x0724U )      // R/W  32  Functional safety of clocks counter check H register 5
#define CPG_FSCNTCHKH6                  ( CPG_BASE + 0x0728U )      // R/W  32  Functional safety of clocks counter check H register 6
#define CPG_FSCNTCHKL0                  ( CPG_BASE + 0x0730U )      // R/W  32  Functional safety of clocks counter check L register 0
#define CPG_FSCNTCHKL1                  ( CPG_BASE + 0x0734U )      // R/W  32  Functional safety of clocks counter check L register 1
#define CPG_FSCNTCHKL3                  ( CPG_BASE + 0x073CU )      // R/W  32  Functional safety of clocks counter check L register 3
#define CPG_FSCNTCHKL5                  ( CPG_BASE + 0x0744U )      // R/W  32  Functional safety of clocks counter check L register 5
#define CPG_FSCNTCHKL6                  ( CPG_BASE + 0x0748U )      // R/W  32  Functional safety of clocks counter check L register 6
#define CPG_FSCNTMON0                   ( CPG_BASE + 0x0750U )      // R    32  Functional safety of clocks monitor register 0
#define CPG_FSCNTMON1                   ( CPG_BASE + 0x0754U )      // R    32  Functional safety of clocks monitor register 1
#define CPG_FSCNTMON3                   ( CPG_BASE + 0x075CU )      // R    32  Functional safety of clocks monitor register 3
#define CPG_FSCNTMON5                   ( CPG_BASE + 0x0764U )      // R    32  Functional safety of clocks monitor register 5
#define CPG_FSCNTMON6                   ( CPG_BASE + 0x0768U )      // R    32  Functional safety of clocks monitor register 6
#define CPG_FSRCHKRA0                   ( CPG_BASE + 0x0A00U )      // R    32  Functional safety reset check register A 0
#define CPG_FSRCHKRA1                   ( CPG_BASE + 0x0A04U )      // R    32  Functional safety reset check register A 1
#define CPG_FSRCHKRA2                   ( CPG_BASE + 0x0A08U )      // R    32  Functional safety reset check register A 2
#define CPG_FSRCHKRA3                   ( CPG_BASE + 0x0A0CU )      // R    32  Functional safety reset check register A 3
#define CPG_FSRCHKRA4                   ( CPG_BASE + 0x0A10U )      // R    32  Functional safety reset check register A 4
#define CPG_FSRCHKRA5                   ( CPG_BASE + 0x0A14U )      // R    32  Functional safety reset check register A 5
#define CPG_FSRCHKRA6                   ( CPG_BASE + 0x0A18U )      // R    32  Functional safety reset check register A 6
#define CPG_FSRCHKRA7                   ( CPG_BASE + 0x0A1CU )      // R    32  Functional safety reset check register A 7
#define CPG_FSRCHKRA8                   ( CPG_BASE + 0x0A20U )      // R    32  Functional safety reset check register A 8
#define CPG_FSRCHKRA9                   ( CPG_BASE + 0x0A24U )      // R    32  Functional safety reset check register A 9
#define CPG_FSRCHKRA10                  ( CPG_BASE + 0x0A28U )      // R    32  Functional safety reset check register A 10
#define CPG_FSRCHKRA11                  ( CPG_BASE + 0x0A2CU )      // R    32  Functional safety reset check register A 11
#define CPG_FSRCHKRA12                  ( CPG_BASE + 0x0A30U )      // R    32  Functional safety reset check register A 12
#define CPG_FSRCHKRA13                  ( CPG_BASE + 0x0A34U )      // R    32  Functional safety reset check register A 13
#define CPG_FSRCHKRA14                  ( CPG_BASE + 0x0A38U )      // R    32  Functional safety reset check register A 14
#define CPG_FSRCHKRA15                  ( CPG_BASE + 0x0A3CU )      // R    32  Functional safety reset check register A 15
#define CPG_FSRCHKRA16                  ( CPG_BASE + 0x0B50U )      // R    32  Functional safety reset check register A 16
#define CPG_FSRCHKRA17                  ( CPG_BASE + 0x0B54U )      // R    32  Functional safety reset check register A 17
#define CPG_FSRCHKRA18                  ( CPG_BASE + 0x0B58U )      // R    32  Functional safety reset check register A 18
#define CPG_FSRCHKRB0                   ( CPG_BASE + 0x0A30U)       // R    32  Functional safety reset check register B 0
#define CPG_FSRCHKRB1                   ( CPG_BASE + 0x0A34U)       // R    32  Functional safety reset check register B 1
#define CPG_FSRCHKRB2                   ( CPG_BASE + 0x0A38U)       // R    32  Functional safety reset check register B 2
#define CPG_FSRCHKRB3                   ( CPG_BASE + 0x0A3CU)       // R    32  Functional safety reset check register B 3
#define CPG_FSRCHKRB4                   ( CPG_BASE + 0x0A40U)       // R    32  Functional safety reset check register B 4
#define CPG_FSRCHKRB5                   ( CPG_BASE + 0x0A44U)       // R    32  Functional safety reset check register B 5
#define CPG_FSRCHKRB6                   ( CPG_BASE + 0x0A48U)       // R    32  Functional safety reset check register B 6
#define CPG_FSRCHKRB7                   ( CPG_BASE + 0x0A4CU)       // R    32  Functional safety reset check register B 7
#define CPG_FSRCHKRB8                   ( CPG_BASE + 0x0A50U)       // R    32  Functional safety reset check register B 8
#define CPG_FSRCHKRB9                   ( CPG_BASE + 0x0A54U)       // R    32  Functional safety reset check register B 9
#define CPG_FSRCHKRB10                  ( CPG_BASE + 0x0A58U )      // R    32  Functional safety reset check register B 10
#define CPG_FSRCHKRB11                  ( CPG_BASE + 0x0A5CU )      // R    32  Functional safety reset check register B 11
#define CPG_FSRCHKRB13                  ( CPG_BASE + 0x0A74U )      // R    32  Functional safety reset check register B 13
#define CPG_FSRCHKSETR0                 ( CPG_BASE + 0x0A60U )      // W    32  Functional safety reset check set register 0
#define CPG_FSRCHKSETR1                 ( CPG_BASE + 0x0A64U )      // W    32  Functional safety reset check set register 1
#define CPG_FSRCHKSETR2                 ( CPG_BASE + 0x0A68U )      // W    32  Functional safety reset check set register 2
#define CPG_FSRCHKSETR3                 ( CPG_BASE + 0x0A6CU )      // W    32  Functional safety reset check set register 3
#define CPG_FSRCHKSETR4                 ( CPG_BASE + 0x0A70U )      // W    32  Functional safety reset check set register 4
#define CPG_FSRCHKSETR5                 ( CPG_BASE + 0x0A74U )      // W    32  Functional safety reset check set register 5
#define CPG_FSRCHKSETR6                 ( CPG_BASE + 0x0A78U )      // W    32  Functional safety reset check set register 6
#define CPG_FSRCHKSETR7                 ( CPG_BASE + 0x0A7CU )      // W    32  Functional safety reset check set register 7
#define CPG_FSRCHKSETR8                 ( CPG_BASE + 0x0A80U )      // W    32  Functional safety reset check set register 8
#define CPG_FSRCHKSETR9                 ( CPG_BASE + 0x0A84U )      // W    32  Functional safety reset check set register 9
#define CPG_FSRCHKSETR10                ( CPG_BASE + 0x0A88U )      // W    32  Functional safety reset check set register 10
#define CPG_FSRCHKSETR11                ( CPG_BASE + 0x0A8CU )      // W    32  Functional safety reset check set register 11
#define CPG_FSRCHKSETR12                ( CPG_BASE + 0x0AB0U )      // W    32  Functional safety reset check set register 12
#define CPG_FSRCHKSETR13                ( CPG_BASE + 0x0AB4U )      // W    32  Functional safety reset check set register 13
#define CPG_FSRCHKSETR14                ( CPG_BASE + 0x0AB8U )      // W    32  Functional safety reset check set register 14
#define CPG_FSRCHKSETR15                ( CPG_BASE + 0x0ABCU )      // W    32  Functional safety reset check set register 15
#define CPG_FSRCHKSETR16                ( CPG_BASE + 0x0B60U )      // W    32  Functional safety reset check set register 16
#define CPG_FSRCHKSETR17                ( CPG_BASE + 0x0B64U )      // W    32  Functional safety reset check set register 17
#define CPG_FSRCHKSETR18                ( CPG_BASE + 0x0B68U )      // W    32  Functional safety reset check set register 18
#define CPG_FSRCHKCLRR0                 ( CPG_BASE + 0x0A90U )      // W    32  Functional safety reset check clear register 0
#define CPG_FSRCHKCLRR1                 ( CPG_BASE + 0x0A94U )      // W    32  Functional safety reset check clear register 1
#define CPG_FSRCHKCLRR2                 ( CPG_BASE + 0x0A98U )      // W    32  Functional safety reset check clear register 2
#define CPG_FSRCHKCLRR3                 ( CPG_BASE + 0x0A9CU )      // W    32  Functional safety reset check clear register 3
#define CPG_FSRCHKCLRR4                 ( CPG_BASE + 0x0AA0U )      // W    32  Functional safety reset check clear register 4
#define CPG_FSRCHKCLRR5                 ( CPG_BASE + 0x0AA4U )      // W    32  Functional safety reset check clear register 5
#define CPG_FSRCHKCLRR6                 ( CPG_BASE + 0x0AA8U )      // W    32  Functional safety reset check clear register 6
#define CPG_FSRCHKCLRR7                 ( CPG_BASE + 0x0AACU )      // W    32  Functional safety reset check clear register 7
#define CPG_FSRCHKCLRR8                 ( CPG_BASE + 0x0AB0U )      // W    32  Functional safety reset check clear register 8
#define CPG_FSRCHKCLRR9                 ( CPG_BASE + 0x0AB4U )      // W    32  Functional safety reset check clear register 9
#define CPG_FSRCHKCLRR10                ( CPG_BASE + 0x0AB8U )      // W    32  Functional safety reset check clear register 10
#define CPG_FSRCHKCLRR11                ( CPG_BASE + 0x0ABCU )      // W    32  Functional safety reset check clear register 11
#define CPG_FSRCHKCLRR12                ( CPG_BASE + 0x0AF0U )      // W    32  Functional safety reset check clear register 12
#define CPG_FSRCHKCLRR13                ( CPG_BASE + 0x0AF4U )      // W    32  Functional safety reset check clear register 13
#define CPG_FSRCHKCLRR14                ( CPG_BASE + 0x0AF8U )      // W    32  Functional safety reset check clear register 14
#define CPG_FSRCHKCLRR15                ( CPG_BASE + 0x0AFCU )      // W    32  Functional safety reset check clear register 15
#define CPG_FSRCHKCLRR16                ( CPG_BASE + 0x0B70U )      // W    32  Functional safety reset check clear register 16
#define CPG_FSRCHKCLRR17                ( CPG_BASE + 0x0B74U )      // W    32  Functional safety reset check clear register 17
#define CPG_FSRCHKCLRR18                ( CPG_BASE + 0x0B78U )      // W    32  Functional safety reset check clear register 18
#define CPG_PLL2STPCR                   ( CPG_BASE + 0x00F8U )      // W    32  PLL 2 Stop Condition Register
#define CPG_PLL3STPCR                   ( CPG_BASE + 0x00FCU )      // W    32  PLL 3 Stop Condition Register
#define CPG_FSSEQCHKR                   ( CPG_BASE + 0x0AF0U)       // R    32  Functional safety Power on sequence Check register
#define CPG_FSSEQCHKCSR                 ( CPG_BASE + 0x0AF4U )      // R/W  32  Functional safety Power on sequence Check Control/Status register
#define CPG_CA53WUPCR                   ( CPG_BASE + 0x1010U )      // R/W  32  0x00000000  CA53 CPU Wake Up Control Register
#define CPG_CA53PSTR                    ( CPG_BASE + 0x1040U )      // R    32  0x----333-  CA53 Power Status Register
#define CPG_CA53CPU0CR                  ( CPG_BASE + 0x1100U )      // R/W  32  0x00000000  CA53 CPU0 Power Status Control Register
#define CPG_CA53CPU1CR                  ( CPG_BASE + 0x1110U)       // R/W  32  0x00000000  CA53 CPU1 Power Status Control Register
#define CPG_CA53CPUCMCR                 ( CPG_BASE + 0x1184U )      // R/W  32  0x00000000  CA53 Common Power Control Register
#define CPG_CA53RBCR                    ( CPG_BASE + 0x11E0U )      // R/W  32  0x00000000  CA53 RuntimeTEST Control Register
#define CPG_CA53DBGRCR                  ( CPG_BASE + 0x1180U )      // R/W  32  0x01F-----  CA53 Debug Resource Reset Control Register
#define CPG_CR7PSTR                     ( CPG_BASE + 0x3040U )      // R    32  0x----333-  CR7 Power Status Register



// *** 8a. MSTPRST, Module Standby, Software Reset **************************************************************************************************

#define CPG_MSTPSR0                     ( CPG_BASE + 0x030U)        // R    32  Module stop status register 0
#define CPG_MSTPSR1                     ( CPG_BASE + 0x038U)        // R    32  Module stop status register 1
#define CPG_MSTPSR2                     ( CPG_BASE + 0x040U)        // R    32  Module stop status register 2
#define CPG_MSTPSR3                     ( CPG_BASE + 0x048U)        // R    32  Module stop status register 3
#define CPG_MSTPSR4                     ( CPG_BASE + 0x04CU)        // R    32  Module stop status register 4
#define CPG_MSTPSR5                     ( CPG_BASE + 0x03CU)        // R    32  Module stop status register 5
#define CPG_MSTPSR6                     ( CPG_BASE + 0x1C0U)        // R    32  Module stop status register 6
#define CPG_MSTPSR7                     ( CPG_BASE + 0x1C4U)        // R    32  Module stop status register 7
#define CPG_MSTPSR8                     ( CPG_BASE + 0x9A0U)        // R    32  Module stop status register 8
#define CPG_MSTPSR9                     ( CPG_BASE + 0x9A4U)        // R    32  Module stop status register 9
#define CPG_MSTPSR10                    ( CPG_BASE + 0x9A8U)        // R    32  Module stop status register 10
#define CPG_MSTPSR11                    ( CPG_BASE + 0x9ACU)        // R    32  Module stop status register 11
#define CPG_RMSTPCR0                    ( CPG_BASE + 0x110U)        // R/W  32  Realtime module stop control register 0
#define CPG_RMSTPCR1                    ( CPG_BASE + 0x114U)        // R/W  32  Realtime module stop control register 1
#define CPG_RMSTPCR2                    ( CPG_BASE + 0x118U)        // R/W  32  Realtime module stop control register 2
#define CPG_RMSTPCR3                    ( CPG_BASE + 0x11CU)        // R/W  32  Realtime module stop control register 3
#define CPG_RMSTPCR4                    ( CPG_BASE + 0x120U)        // R/W  32  Realtime module stop control register 4
#define CPG_RMSTPCR5                    ( CPG_BASE + 0x124U)        // R/W  32  Realtime module stop control register 5
#define CPG_RMSTPCR6                    ( CPG_BASE + 0x128U)        // R/W  32  Realtime module stop control register 6
#define CPG_RMSTPCR7                    ( CPG_BASE + 0x12CU)        // R/W  32  Realtime module stop control register 7
#define CPG_RMSTPCR8                    ( CPG_BASE + 0x980U)        // R/W  32  Realtime module stop control register 8
#define CPG_RMSTPCR9                    ( CPG_BASE + 0x984U)        // R/W  32  Realtime module stop control register 9
#define CPG_SMSTPCR0                    ( CPG_BASE + 0x130U)        // R/W  32  System module stop control register 0
#define CPG_SMSTPCR1                    ( CPG_BASE + 0x134U)        // R/W  32  System module stop control register 1
#define CPG_SMSTPCR2                    ( CPG_BASE + 0x138U)        // R/W  32  System module stop control register 2
#define CPG_SMSTPCR3                    ( CPG_BASE + 0x13CU)        // R/W  32  System module stop control register 3
#define CPG_SMSTPCR4                    ( CPG_BASE + 0x140U)        // R/W  32  System module stop control register 4
#define CPG_SMSTPCR5                    ( CPG_BASE + 0x144U)        // R/W  32  System module stop control register 5
#define CPG_SMSTPCR6                    ( CPG_BASE + 0x148U)        // R/W  32  System module stop control register 6
#define CPG_SMSTPCR7                    ( CPG_BASE + 0x14CU)        // R/W  32  System module stop control register 7
#define CPG_SMSTPCR8                    ( CPG_BASE + 0x990U)        // R/W  32  System module stop control register 8
#define CPG_SMSTPCR9                    ( CPG_BASE + 0x994U)        // R/W  32  System module stop control register 9
#define CPG_SRCR0                       ( CPG_BASE + 0x0A0U)        // R/W  32  Software reset register 0
#define CPG_SRCR1                       ( CPG_BASE + 0x0A8U)        // R/W  32  Software reset register 1
#define CPG_SRCR2                       ( CPG_BASE + 0x0B0U)        // R/W  32  Software reset register 2
#define CPG_SRCR3                       ( CPG_BASE + 0x0B8U)        // R/W  32  Software reset register 3
#define CPG_SRCR4                       ( CPG_BASE + 0x0BCU)        // R/W  32  Software reset register 4
#define CPG_SRCR5                       ( CPG_BASE + 0x0C4U)        // R/W  32  Software reset register 5
#define CPG_SRCR6                       ( CPG_BASE + 0x1C8U)        // R/W  32  Software reset register 6
#define CPG_SRCR7                       ( CPG_BASE + 0x1CCU)        // R/W  32  Software reset register 7
#define CPG_SRCR8                       ( CPG_BASE + 0x920U)        // R/W  32  Software reset register 8
#define CPG_SRCR9                       ( CPG_BASE + 0x924U)        // R/W  32  Software reset register 9
#define CPG_SRCR10                      ( CPG_BASE + 0x928U)        // R/W  32  Software reset register 10
#define CPG_SRCR11                      ( CPG_BASE + 0x92CU)        // R/W  32  Software reset register 11
#define CPG_SRSTCLR0                    ( CPG_BASE + 0x940U)        // W    32  Software reset clearing register 0
#define CPG_SRSTCLR1                    ( CPG_BASE + 0x944U)        // W    32  Software reset clearing register 1
#define CPG_SRSTCLR2                    ( CPG_BASE + 0x948U)        // W    32  Software reset clearing register 2
#define CPG_SRSTCLR3                    ( CPG_BASE + 0x94CU)        // W    32  Software reset clearing register 3
#define CPG_SRSTCLR4                    ( CPG_BASE + 0x950U)        // W    32  Software reset clearing register 4
#define CPG_SRSTCLR5                    ( CPG_BASE + 0x954U)        // W    32  Software reset clearing register 5
#define CPG_SRSTCLR6                    ( CPG_BASE + 0x958U)        // W    32  Software reset clearing register 6
#define CPG_SRSTCLR7                    ( CPG_BASE + 0x95CU)        // W    32  Software reset clearing register 7
#define CPG_SRSTCLR8                    ( CPG_BASE + 0x960U)        // W    32  Software reset clearing register 8
#define CPG_SRSTCLR9                    ( CPG_BASE + 0x964U)        // W    32  Software reset clearing register 9
#define CPG_SRSTCLR10                   ( CPG_BASE + 0x968U)        // W    32  Software reset clearing register 10
#define CPG_SRSTCLR11                   ( CPG_BASE + 0x96CU)        // W    32  Software reset clearing register 11


// *** 8b. APMU, Advanced Power Management Unit for AP-System Core **********************************************************************************

#define CPG_SAMSTPCR0                   ( CPG_BASE + 0xC20U)        // R/W  32  Safety Module Stop Control register 0
#define CPG_SAMSTPCR1                   ( CPG_BASE + 0xC24U)        // R/W  32  Safety Module Stop Control register 1
#define CPG_SAMSTPCR2                   ( CPG_BASE + 0xC28U)        // R/W  32  Safety Module Stop Control register 2
#define CPG_SAMSTPCR3                   ( CPG_BASE + 0xC2CU)        // R/W  32  Safety Module Stop Control register 3
#define CPG_SAMSTPCR4                   ( CPG_BASE + 0xC30U)        // R/W  32  Safety Module Stop Control register 4
#define CPG_SAMSTPCR5                   ( CPG_BASE + 0xC34U)        // R/W  32  Safety Module Stop Control register 5
#define CPG_SAMSTPCR6                   ( CPG_BASE + 0xC38U)        // R/W  32  Safety Module Stop Control register 6
#define CPG_SAMSTPCR7                   ( CPG_BASE + 0xC3CU)        // R/W  32  Safety Module Stop Control register 7
#define CPG_SAMSTPCR8                   ( CPG_BASE + 0xC40U)        // R/W  32  Safety Module Stop Control register 8
#define CPG_SAMSTPCR9                   ( CPG_BASE + 0xC44U)        // R/W  32  Safety Module Stop Control register 9
#define CPG_SASRSTECR0                  ( CPG_BASE + 0xC80U )       // R/W  32  Safety Software Reset Access Enable Control register 0
#define CPG_SASRSTECR1                  ( CPG_BASE + 0xC84U )       // R/W  32  Safety Software Reset Access Enable Control register 1
#define CPG_SASRSTECR2                  ( CPG_BASE + 0xC88U )       // R/W  32  Safety Software Reset Access Enable Control register 2
#define CPG_SASRSTECR3                  ( CPG_BASE + 0xC8CU )       // R/W  32  Safety Software Reset Access Enable Control register 3
#define CPG_SASRSTECR4                  ( CPG_BASE + 0xC90U )       // R/W  32  Safety Software Reset Access Enable Control register 4
#define CPG_SASRSTECR5                  ( CPG_BASE + 0xC94U )       // R/W  32  Safety Software Reset Access Enable Control register 5
#define CPG_SASRSTECR6                  ( CPG_BASE + 0xC98U )       // R/W  32  Safety Software Reset Access Enable Control register 6
#define CPG_SASRSTECR7                  ( CPG_BASE + 0xC9CU )       // R/W  32  Safety Software Reset Access Enable Control register 7
#define CPG_SASRSTECR8                  ( CPG_BASE + 0xCA0U )       // R/W  32  Safety Software Reset Access Enable Control register 8
#define CPG_SASRSTECR9                  ( CPG_BASE + 0xCA4U )       // R/W  32  Safety Software Reset Access Enable Control register 9
#define CPG_SASRSTECR10                 ( CPG_BASE + 0xCA8U )       // R/W  32  Safety Software Reset Access Enable Control register 10
#define CPG_SASRSTECR11                 ( CPG_BASE + 0xCACU )       // R/W  32  Safety Software Reset Access Enable Control register 11
#define CPG_SAPTCSR                     ( CPG_BASE + 0xC00U )       // R/W  32  Safety Protect Control/Status register
#define CPG_SAERMIDR                    ( CPG_BASE + 0xC04U )       // R    32  Safety Error Master ID register
#define CPG_SAERADR                     ( CPG_BASE + 0xC08U )       // R    32  Safety Error Address Regsiter




// *** 9. SYSC, 9. System Controller ****************************************************************************************************************

#ifdef MFC525_BL
#define SYSC_BASE                       0xE6180000U
#define SYSC_SYSCSR                     ( SYSC_BASE + 0x0000U)      // 32 R   0x00000003  SYSC Status register
#define SYSC_SYSCISR                    ( SYSC_BASE + 0x0004U)      // 32 R   0x00000000  Interrupt Status register
#define SYSC_SYSCISCR                   ( SYSC_BASE + 0x0008U)      // 32 -/WB  -   Interrupt Status Clear register
#define SYSC_SYSCIER                    ( SYSC_BASE + 0x000CU)      // 32 R/W 0x00000000  Interrupt Enable register
#define SYSC_SYSCIMR                    ( SYSC_BASE + 0x0010U)      // 32 R/W 0x013111EF  Interrupt Mask register
#define SYSC_WUPMSKCA57                 ( SYSC_BASE + 0x0014U)      // 32 R/W 0x00000000  CA57 Wake Up Mask register
#define SYSC_WUPMSKCA53                 ( SYSC_BASE + 0x0018U)      // 32 R/W 0x00000000  CA53 Wake Up Mask register
#define SYSC_WUPMSKR7                   ( SYSC_BASE + 0x001CU)      // 32 R/W 0x00000000  CR7  Wake Up Mask register
#define SYSC_SYSCEERSR                  ( SYSC_BASE + 0x0020U)      // 32 R   0x00000000  External Event Request Status register
#define SYSC_SYSCEERSCR                 ( SYSC_BASE + 0x0024U)      // 32 -/WB  -   External Event Request Status Clear register
#define SYSC_SYSCEERSER                 ( SYSC_BASE + 0x0028U)      // 32 R/W 0x00000000  External Event Request Status Enable register
#define SYSC_SYSCEERSR2                 ( SYSC_BASE + 0x002CU)      // 32 R   0x00000000  External Event Request Status register 2
#define SYSC_SYSCEERSCR2                ( SYSC_BASE + 0x0030U)      // 32 -/WB  -   External Event Request Status Clear register 2
#define SYSC_SYSCEERSER2                ( SYSC_BASE + 0x0034U)      // 32 R/W 0x00000000  External Event Request Status Enable Register 2
#define SYSC_SYSCEERSR3                 ( SYSC_BASE + 0x0040U)      // 32 R   0x00000000  External Event Request Status Register 3
#define SYSC_SYSCEERSCR3                ( SYSC_BASE + 0x0044U)      // 32 -/WB  -   External Event Request Status Clear register 3
#define SYSC_SYSCEERSER3                ( SYSC_BASE + 0x0048U)      // 32 R/W 0x00000000  External Event Request Status Enable Register 3
#define SYSC_SYSCPCPR                   ( SYSC_BASE + 0x004CU)      // 32 R/W 0x00000000  Power control protection register
#define SYSC_SYSCPCPER                  ( SYSC_BASE + 0x0050U)      // 32 R/WC1 0x00000000  Power control protection error register
#define SYSC_SYSCPCPERR                 ( SYSC_BASE + 0x0054U)      // 32 R/W 0x00000000  Power control protection error register
#define SYSC_SYSCEXTMASK                ( SYSC_BASE + 0x01B0U)      // 32 -/WB  -   Power external mask register (*2)
#define SYSC_PWRSR0                     ( SYSC_BASE + 0x0080U)      // 32 R   0x0000001E  Power status register 0       CA57
#define SYSC_PWROFFSR0                  ( SYSC_BASE + 0x0088U)      // 32 R   0x00000000  Power shutoff status register 0     CA57
#define SYSC_PWRONSR0                   ( SYSC_BASE + 0x0090U)      // 32 R   0x00000000  Power resume status register 0      CA57
#define SYSC_PWRER0                     ( SYSC_BASE + 0x0094U)      // 32 R   0x00000000  Power shutoff/resume error register 0   CA57
#define SYSC_PWRPSEU0                   ( SYSC_BASE + 0x00B8U)      // 32 R/W 0x00000000  Power pseudo shutoff register 0     CA57
#define SYSC_PWRISOER0                  ( SYSC_BASE + 0x00BCU)      // 32 R/W 0x00000000  Power isolation error detection register 0  CA57
#define SYSC_PWRSR2                     ( SYSC_BASE + 0x0100U)      // 32 R   0x0000001F  Power status register 2       3DG
#define SYSC_PWROFFCR2                  ( SYSC_BASE + 0x0104U)      // 32 -/WB  -   Power shutoff control register 2    3DG
#define SYSC_PWROFFSR2                  ( SYSC_BASE + 0x0108U)      // 32 R   0x00000000  Power shutoff status register 2     3DG
#define SYSC_PWRONCR2                   ( SYSC_BASE + 0x010CU)      // 32 -/WB  -   Power resume control register 2     3DG
#define SYSC_PWRONSR2                   ( SYSC_BASE + 0x0110U)      // 32 R   0x00000000  Power resume status register 2      3DG
#define SYSC_PWRER2                     ( SYSC_BASE + 0x0114U)      // 32 R   0x00000000  Power shutoff/resume error register 2   3DG
#define SYSC_PWRPSEU2                   ( SYSC_BASE + 0x0138U)      // 32 R/W 0x00000000  Power pseudo shutoff register 2     3DG
#define SYSC_PWRISOER2                  ( SYSC_BASE + 0x013CU)      // 32 R   0x00000000  Power isolation error detection register 2  3DG
#define SYSC_PWRSR3                     ( SYSC_BASE + 0x0140U)      // 32 R   0x00000010  Power status register 3       CA53-SCU
#define SYSC_PWROFFCR3                  ( SYSC_BASE + 0x0144U)      // 32 -/WB  -   Power shutoff control register 3    CA53-SCU
#define SYSC_PWROFFSR3                  ( SYSC_BASE + 0x0148U)      // 32 R   0x00000000  Power shutoff status register 3     CA53-SCU
#define SYSC_PWRONCR3                   ( SYSC_BASE + 0x014CU)      // 32 -/WB  -   Power resume control register 3     CA53-SCU
#define SYSC_PWRONSR3                   ( SYSC_BASE + 0x0150U)      // 32 R   0x00000000  Power resume status register 3      CA53-SCU
#define SYSC_PWRER3                     ( SYSC_BASE + 0x0154U)      // 32 R   0x00000000  Power shutoff/resume error register 3   CA53-SCU
#define SYSC_PWRPSEU3                   ( SYSC_BASE + 0x0178U)      // 32 R/W 0x00000000  Power pseudo shutoff register 3     CA53-SCU
#define SYSC_PWRISOER3                  ( SYSC_BASE + 0x017CU)      // 32 R/W 0x00000000  Power isolation error detection register 3  CA53-SCU
#define SYSC_PWRSR4                     ( SYSC_BASE + 0x0180U)      // 32 R   0x00000001  Power status register 4       IMP/A3IR
#define SYSC_PWROFFCR4                  ( SYSC_BASE + 0x0184U)      // 32 -/WB  -   Power shutoff control register 4    IMP/A3IR
#define SYSC_PWROFFSR4                  ( SYSC_BASE + 0x0188U)      // 32 R   0x00000000  Power shutoff status register 4     IMP/A3IR
#define SYSC_PWRONCR4                   ( SYSC_BASE + 0x018CU)      // 32 -/WB  -   Power resume control register 4     IMP/A3IR
#define SYSC_PWRONSR4                   ( SYSC_BASE + 0x0190U)      // 32 R   0x00000000  Power resume status register 4      IMP/A3IR
#define SYSC_PWRER4                     ( SYSC_BASE + 0x0194U)      // 32 R   0x00000000  Power shutoff/resume error register 4   IMP/A3IR
#define SYSC_PWRPSEU4                   ( SYSC_BASE + 0x01B8U)      // 32 R/W 0x00000000  Power pseudo shutoff register 4     IMP/A3IR
#define SYSC_PWRISOER4                  ( SYSC_BASE + 0x01BCU)      // 32 R/W 0x00000000  Power isolation error detection register 4  IMP/A3IR
#define SYSC_PWRSR5                     ( SYSC_BASE + 0x01C0U)      // 32 R   0x00000010  Power status register 5       CA57-SCU
#define SYSC_PWROFFCR5                  ( SYSC_BASE + 0x01C4U)      // 32 -/WB  -   Power shutoff control register 5    CA57-SCU
#define SYSC_PWROFFSR5                  ( SYSC_BASE + 0x01C8U)      // 32 R   0x00000000  Power shutoff status register 5     CA57-SCU
#define SYSC_PWRONCR5                   ( SYSC_BASE + 0x01CCU)      // 32 -/WB  -   Power resume control register 5     CA57-SCU
#define SYSC_PWRONSR5                   ( SYSC_BASE + 0x01D0U)      // 32 R   0x00000000  Power resume status register 5      CA57-SCU
#define SYSC_PWRER5                     ( SYSC_BASE + 0x01D4U)      // 32 R   0x00000000  Power shutoff/resume error register 5   CA57-SCU
#define SYSC_PWRPSEU5                   ( SYSC_BASE + 0x01F8U)      // 32 R/W 0x00000000  Power pseudo shutoff register 5     CA57-SCU
#define SYSC_PWRISOER5                  ( SYSC_BASE + 0x01FCU)      // 32 R/W 0x00000000  Power isolation error detection register 5  CA57-SCU
#define SYSC_PWRSR6                     ( SYSC_BASE + 0x0200U)      // 32 R   0x0000001E  Power status register 6       CA53-CPU
#define SYSC_PWROFFSR6                  ( SYSC_BASE + 0x0208U)      // 32 R   0x00000000  Power shutoff status register 6     CA53-CPU
#define SYSC_PWRONSR6                   ( SYSC_BASE + 0x0210U)      // 32 R   0x00000000  Power resume status register 6      CA53-CPU
#define SYSC_PWRER6                     ( SYSC_BASE + 0x0214U)      // 32 R   0x00000000  Power shutoff/resume error register 6   CA53-CPU
#define SYSC_PWRPSEU6                   ( SYSC_BASE + 0x0238U)      // 32 R/W 0x00000000  Power pseudo shutoff register 6     CA53-CPU
#define SYSC_PWRISOER6                  ( SYSC_BASE + 0x023CU)      // 32 R/W 0x00000000  Power isolation error detection register 6  CA53-CPU
#define SYSC_PWRSR7                     ( SYSC_BASE + 0x0240U)      // 32 R   0x00000001  Power status register 7       CR7
#define SYSC_PWROFFCR7                  ( SYSC_BASE + 0x0244U)      // 32 -/WB      Power shutoff control register 7    CR7
#define SYSC_PWROFFSR7                  ( SYSC_BASE + 0x0248U)      // 32 R   0x00000000  Power shutoff status register 7     CR7
#define SYSC_PWRONCR7                   ( SYSC_BASE + 0x024CU)      // 32 -/W       Power resume control register 7     CR7
#define SYSC_PWRONSR7                   ( SYSC_BASE + 0x0250U)      // 32 R   0x00000000  Power resume status register 7      CR7
#define SYSC_PWRER7                     ( SYSC_BASE + 0x0254U)      // 32 R   0x00000000  Power shutoff/resume error register 7   CR7
#define SYSC_PWRPSEU7                   ( SYSC_BASE + 0x0278U)      // 32 R/W 0x00000000  Power pseudo shutoff register 7     CR7
#define SYSC_PWRISOER7                  ( SYSC_BASE + 0x027CU)      // 32 R/W 0x00000000  Power isolation error detection register 7  CR7
#define SYSC_PWRSR8                     ( SYSC_BASE + 0x0340U)      // 32 R   0x00000001  Power status register 8       A3VP
#define SYSC_PWROFFCR8                  ( SYSC_BASE + 0x0344U)      // 32 -/WB  -   Power shutoff control register 8    A3VP
#define SYSC_PWROFFSR8                  ( SYSC_BASE + 0x0348U)      // 32 R   0x00000000  Power shutoff status register 8     A3VP
#define SYSC_PWRONCR8                   ( SYSC_BASE + 0x034CU)      // 32 -/WB  -   Power resume control register 8     A3VP
#define SYSC_PWRONSR8                   ( SYSC_BASE + 0x0350U)      // 32 R   0x00000000  Power resume status register 8      A3VP
#define SYSC_PWRER8                     ( SYSC_BASE + 0x0354U)      // 32 R   0x00000000  Power shutoff/resume error register 8   A3VP
#define SYSC_PWRPSEU8                   ( SYSC_BASE + 0x0378U)      // 32 R/W 0x00000000  Power pseudo shutoff register 8     A3VP
#define SYSC_PWRISOER8                  ( SYSC_BASE + 0x037CU)      // 32 R/W 0x00000000  Power isolation error detection register 8  A3VP
#define SYSC_PWRSR9                     ( SYSC_BASE + 0x0380U)      // 32 R   0x00000001  Power status register 9       A3VC
#define SYSC_PWROFFCR9                  ( SYSC_BASE + 0x0384U)      // 32 -/WB  -   Power shutoff control register 9    A3VC
#define SYSC_PWROFFSR9                  ( SYSC_BASE + 0x0388U)      // 32 R   0x00000000  Power shutoff status register 9     A3VC
#define SYSC_PWRONCR9                   ( SYSC_BASE + 0x038CU)      // 32 -/WB  -   Power resume control register 9     A3VC
#define SYSC_PWRONSR9                   ( SYSC_BASE + 0x0390U)      // 32 R   0x00000000  Power resume status register 9      A3VC
#define SYSC_PWRER9                     ( SYSC_BASE + 0x0394U)      // 32 R   0x00000000  Power shutoff/resume error register 9   A3VC
#define SYSC_PWRPSEU9                   ( SYSC_BASE + 0x03B8U)      // 32 R/W 0x00000000  Power pseudo shutoff register 9     A3VC
#define SYSC_PWRISOER9                  ( SYSC_BASE + 0x03BCU)      // 32 R/W 0x00000000  Power isolation error detection register 9  A3VC
#define SYSC_PWRSR10                    ( SYSC_BASE + 0x03C0U)      // 32 R   0x00000003  Power status register 10      A2VC
#define SYSC_PWROFFCR10                 ( SYSC_BASE + 0x03C4U)      // 32 -/WB  -   Power shutoff control register 10   A2VC
#define SYSC_PWROFFSR10                 ( SYSC_BASE + 0x03C8U)      // 32 R   0x00000000  Power shutoff status register 10    A2VC
#define SYSC_PWRONCR10                  ( SYSC_BASE + 0x03CCU)      // 32 -/WB  -   Power resume control register 10    A2VC
#define SYSC_PWRONSR10                  ( SYSC_BASE + 0x03D0U)      // 32 R   0x00000000  Power resume status register 10     A2VC
#define SYSC_PWRER10                    ( SYSC_BASE + 0x03D4U)      // 32 R   0x00000000  Power shutoff/resume error register 10    A2VC
#define SYSC_PWRPSEU10                  ( SYSC_BASE + 0x03F8U)      // 32 R/W 0x00000000  Power pseudo shutoff register 10    A2VC
#define SYSC_PWRISOER10                 ( SYSC_BASE + 0x03FCU)      // 32 R/W 0x00000000  Power isolation error detection register 10 A2VC
#define SYSC_PWRSR11                    ( SYSC_BASE + 0x0400U)      // 32 R   0x0000003F  Power status register 11      A2IR/ A2SC
#define SYSC_PWROFFCR11                 ( SYSC_BASE + 0x0404U)      // 32 -/WB  -   Power shutoff control register 11   A2IR/A2SC
#define SYSC_PWROFFSR11                 ( SYSC_BASE + 0x0408U)      // 32 R   0x00000000  Power shutoff status register 11    A2IR/ A2SC
#define SYSC_PWRONCR11                  ( SYSC_BASE + 0x040CU)      // 32 -/WB  -   Power resume control register 11    A2IR/ A2SC
#define SYSC_PWRONSR11                  ( SYSC_BASE + 0x0410U)      // 32 R   0x00000000  Power resume status register 11     A2IR/ A2SC
#define SYSC_PWRER11                    ( SYSC_BASE + 0x0414U)      // 32 R   0x00000000  Power shutoff/resume error register 11    A2IR/ A2SC
#define SYSC_PWRPSEU11                  ( SYSC_BASE + 0x0438U)      // 32 R/W 0x00000000  Power pseudo shutoff register 11    A2IR/ A2SC
#define SYSC_PWRISOER11                 ( SYSC_BASE + 0x043CU)      // 32 R/W 0x00000000  Power isolation error detection register 11 A2IR/ A2SC
#define SYSC_PWRSR12                    ( SYSC_BASE + 0x02C0U)      // 32 R   0x00000001  Power status register12 (A3VIP0)
#define SYSC_PWRSR13                    ( SYSC_BASE + 0x0300U)      // 32 R   0x00000001  Power status register13 (A3VIP1)

#else
#define SYSC_BASE                       0xE6180000
#define SYSC_SYSCSR                     ( SYSC_BASE + 0x0000)       // 32 R   0x00000003  SYSC Status register
#define SYSC_SYSCISR                    ( SYSC_BASE + 0x0004)       // 32 R   0x00000000  Interrupt Status register
#define SYSC_SYSCISCR                   ( SYSC_BASE + 0x0008)       // 32 -/WB  -   Interrupt Status Clear register
#define SYSC_SYSCIER                    ( SYSC_BASE + 0x000C)       // 32 R/W 0x00000000  Interrupt Enable register
#define SYSC_SYSCIMR                    ( SYSC_BASE + 0x0010)       // 32 R/W 0x013111EF  Interrupt Mask register
#define SYSC_WUPMSKCA57                 ( SYSC_BASE + 0x0014)       // 32 R/W 0x00000000  CA57 Wake Up Mask register
#define SYSC_WUPMSKCA53                 ( SYSC_BASE + 0x0018)       // 32 R/W 0x00000000  CA53 Wake Up Mask register
#define SYSC_WUPMSKR7                   ( SYSC_BASE + 0x001C)       // 32 R/W 0x00000000  CR7  Wake Up Mask register
#define SYSC_SYSCEERSR                  ( SYSC_BASE + 0x0020)       // 32 R   0x00000000  External Event Request Status register
#define SYSC_SYSCEERSCR                 ( SYSC_BASE + 0x0024)       // 32 -/WB  -   External Event Request Status Clear register
#define SYSC_SYSCEERSER                 ( SYSC_BASE + 0x0028)       // 32 R/W 0x00000000  External Event Request Status Enable register
#define SYSC_SYSCEERSR2                 ( SYSC_BASE + 0x002C)       // 32 R   0x00000000  External Event Request Status register 2
#define SYSC_SYSCEERSCR2                ( SYSC_BASE + 0x0030)       // 32 -/WB  -   External Event Request Status Clear register 2
#define SYSC_SYSCEERSER2                ( SYSC_BASE + 0x0034)       // 32 R/W 0x00000000  External Event Request Status Enable Register 2
#define SYSC_SYSCEERSR3                 ( SYSC_BASE + 0x0040)       // 32 R   0x00000000  External Event Request Status Register 3
#define SYSC_SYSCEERSCR3                ( SYSC_BASE + 0x0044)       // 32 -/WB  -   External Event Request Status Clear register 3
#define SYSC_SYSCEERSER3                ( SYSC_BASE + 0x0048)       // 32 R/W 0x00000000  External Event Request Status Enable Register 3
#define SYSC_SYSCPCPR                   ( SYSC_BASE + 0x004C)       // 32 R/W 0x00000000  Power control protection register
#define SYSC_SYSCPCPER                  ( SYSC_BASE + 0x0050)       // 32 R/WC1 0x00000000  Power control protection error register
#define SYSC_SYSCPCPERR                 ( SYSC_BASE + 0x0054)       // 32 R/W 0x00000000  Power control protection error register
#define SYSC_SYSCEXTMASK                ( SYSC_BASE + 0x01B0)       // 32 -/WB  -   Power external mask register (*2)
//efine SYSC_SYSCEXTMASK_H3             ( SYSC_BASE + 0x0058)       // 32 R/W 0x00000007  Power external mask register (*2)
#define SYSC_PWRSR0                     ( SYSC_BASE + 0x0080)       // 32 R   0x0000001E  Power status register 0       CA57
#define SYSC_PWROFFSR0                  ( SYSC_BASE + 0x0088)       // 32 R   0x00000000  Power shutoff status register 0     CA57
#define SYSC_PWRONSR0                   ( SYSC_BASE + 0x0090)       // 32 R   0x00000000  Power resume status register 0      CA57
#define SYSC_PWRER0                     ( SYSC_BASE + 0x0094)       // 32 R   0x00000000  Power shutoff/resume error register 0   CA57
#define SYSC_PWRPSEU0                   ( SYSC_BASE + 0x00B8)       // 32 R/W 0x00000000  Power pseudo shutoff register 0     CA57
#define SYSC_PWRISOER0                  ( SYSC_BASE + 0x00BC)       // 32 R/W 0x00000000  Power isolation error detection register 0  CA57
#define SYSC_PWRSR2                     ( SYSC_BASE + 0x0100)       // 32 R   0x0000001F  Power status register 2       3DG
#define SYSC_PWROFFCR2                  ( SYSC_BASE + 0x0104)       // 32 -/WB  -   Power shutoff control register 2    3DG
#define SYSC_PWROFFSR2                  ( SYSC_BASE + 0x0108)       // 32 R   0x00000000  Power shutoff status register 2     3DG
#define SYSC_PWRONCR2                   ( SYSC_BASE + 0x010C)       // 32 -/WB  -   Power resume control register 2     3DG
#define SYSC_PWRONSR2                   ( SYSC_BASE + 0x0110)       // 32 R   0x00000000  Power resume status register 2      3DG
#define SYSC_PWRER2                     ( SYSC_BASE + 0x0114)       // 32 R   0x00000000  Power shutoff/resume error register 2   3DG
#define SYSC_PWRPSEU2                   ( SYSC_BASE + 0x0138)       // 32 R/W 0x00000000  Power pseudo shutoff register 2     3DG
#define SYSC_PWRISOER2                  ( SYSC_BASE + 0x013C)       // 32 R   0x00000000  Power isolation error detection register 2  3DG
#define SYSC_PWRSR3                     ( SYSC_BASE + 0x0140U)      // 32 R   0x00000010  Power status register 3       CA53-SCU
#define SYSC_PWROFFCR3                  ( SYSC_BASE + 0x0144)       // 32 -/WB  -   Power shutoff control register 3    CA53-SCU
#define SYSC_PWROFFSR3                  ( SYSC_BASE + 0x0148)       // 32 R   0x00000000  Power shutoff status register 3     CA53-SCU
#define SYSC_PWRONCR3                   ( SYSC_BASE + 0x014C)       // 32 -/WB  -   Power resume control register 3     CA53-SCU
#define SYSC_PWRONSR3                   ( SYSC_BASE + 0x0150)       // 32 R   0x00000000  Power resume status register 3      CA53-SCU
#define SYSC_PWRER3                     ( SYSC_BASE + 0x0154)       // 32 R   0x00000000  Power shutoff/resume error register 3   CA53-SCU
#define SYSC_PWRPSEU3                   ( SYSC_BASE + 0x0178)       // 32 R/W 0x00000000  Power pseudo shutoff register 3     CA53-SCU
#define SYSC_PWRISOER3                  ( SYSC_BASE + 0x017C)       // 32 R/W 0x00000000  Power isolation error detection register 3  CA53-SCU
#define SYSC_PWRSR4                     ( SYSC_BASE + 0x0180U)      // 32 R   0x00000001  Power status register 4       IMP/A3IR
#define SYSC_PWROFFCR4                  ( SYSC_BASE + 0x0184)       // 32 -/WB  -   Power shutoff control register 4    IMP/A3IR
#define SYSC_PWROFFSR4                  ( SYSC_BASE + 0x0188)       // 32 R   0x00000000  Power shutoff status register 4     IMP/A3IR
#define SYSC_PWRONCR4                   ( SYSC_BASE + 0x018C)       // 32 -/WB  -   Power resume control register 4     IMP/A3IR
#define SYSC_PWRONSR4                   ( SYSC_BASE + 0x0190)       // 32 R   0x00000000  Power resume status register 4      IMP/A3IR
#define SYSC_PWRER4                     ( SYSC_BASE + 0x0194)       // 32 R   0x00000000  Power shutoff/resume error register 4   IMP/A3IR
#define SYSC_PWRPSEU4                   ( SYSC_BASE + 0x01B8)       // 32 R/W 0x00000000  Power pseudo shutoff register 4     IMP/A3IR
#define SYSC_PWRISOER4                  ( SYSC_BASE + 0x01BC)       // 32 R/W 0x00000000  Power isolation error detection register 4  IMP/A3IR
#define SYSC_PWRSR5                     ( SYSC_BASE + 0x01C0)       // 32 R   0x00000010  Power status register 5       CA57-SCU
#define SYSC_PWROFFCR5                  ( SYSC_BASE + 0x01C4)       // 32 -/WB  -   Power shutoff control register 5    CA57-SCU
#define SYSC_PWROFFSR5                  ( SYSC_BASE + 0x01C8)       // 32 R   0x00000000  Power shutoff status register 5     CA57-SCU
#define SYSC_PWRONCR5                   ( SYSC_BASE + 0x01CC)       // 32 -/WB  -   Power resume control register 5     CA57-SCU
#define SYSC_PWRONSR5                   ( SYSC_BASE + 0x01D0)       // 32 R   0x00000000  Power resume status register 5      CA57-SCU
#define SYSC_PWRER5                     ( SYSC_BASE + 0x01D4)       // 32 R   0x00000000  Power shutoff/resume error register 5   CA57-SCU
#define SYSC_PWRPSEU5                   ( SYSC_BASE + 0x01F8)       // 32 R/W 0x00000000  Power pseudo shutoff register 5     CA57-SCU
#define SYSC_PWRISOER5                  ( SYSC_BASE + 0x01FC)       // 32 R/W 0x00000000  Power isolation error detection register 5  CA57-SCU
#define SYSC_PWRSR6                     ( SYSC_BASE + 0x0200)       // 32 R   0x0000001E  Power status register 6       CA53-CPU
#define SYSC_PWROFFSR6                  ( SYSC_BASE + 0x0208)       // 32 R   0x00000000  Power shutoff status register 6     CA53-CPU
#define SYSC_PWRONSR6                   ( SYSC_BASE + 0x0210)       // 32 R   0x00000000  Power resume status register 6      CA53-CPU
#define SYSC_PWRER6                     ( SYSC_BASE + 0x0214)       // 32 R   0x00000000  Power shutoff/resume error register 6   CA53-CPU
#define SYSC_PWRPSEU6                   ( SYSC_BASE + 0x0238)       // 32 R/W 0x00000000  Power pseudo shutoff register 6     CA53-CPU
#define SYSC_PWRISOER6                  ( SYSC_BASE + 0x023C)       // 32 R/W 0x00000000  Power isolation error detection register 6  CA53-CPU
#define SYSC_PWRSR7                     ( SYSC_BASE + 0x0240U)      // 32 R   0x00000001  Power status register 7       CR7
#define SYSC_PWROFFCR7                  ( SYSC_BASE + 0x0244)       // 32 -/WB       Power shutoff control register 7    CR7
#define SYSC_PWROFFSR7                  ( SYSC_BASE + 0x0248)       // 32 R   0x00000000  Power shutoff status register 7     CR7
#define SYSC_PWRONCR7                   ( SYSC_BASE + 0x024C)       // 32 -/W        Power resume control register 7     CR7
#define SYSC_PWRONSR7                   ( SYSC_BASE + 0x0250)       // 32 R   0x00000000  Power resume status register 7      CR7
#define SYSC_PWRER7                     ( SYSC_BASE + 0x0254)       // 32 R   0x00000000  Power shutoff/resume error register 7   CR7
#define SYSC_PWRPSEU7                   ( SYSC_BASE + 0x0278)       // 32 R/W 0x00000000  Power pseudo shutoff register 7     CR7
#define SYSC_PWRISOER7                  ( SYSC_BASE + 0x027C)       // 32 R/W 0x00000000  Power isolation error detection register 7  CR7
#define SYSC_PWRSR8                     ( SYSC_BASE + 0x0340)       // 32 R   0x00000001  Power status register 8       A3VP
#define SYSC_PWROFFCR8                  ( SYSC_BASE + 0x0344)       // 32 -/WB  -   Power shutoff control register 8    A3VP
#define SYSC_PWROFFSR8                  ( SYSC_BASE + 0x0348)       // 32 R   0x00000000  Power shutoff status register 8     A3VP
#define SYSC_PWRONCR8                   ( SYSC_BASE + 0x034C)       // 32 -/WB  -   Power resume control register 8     A3VP
#define SYSC_PWRONSR8                   ( SYSC_BASE + 0x0350)       // 32 R   0x00000000  Power resume status register 8      A3VP
#define SYSC_PWRER8                     ( SYSC_BASE + 0x0354)       // 32 R   0x00000000  Power shutoff/resume error register 8   A3VP
#define SYSC_PWRPSEU8                   ( SYSC_BASE + 0x0378)       // 32 R/W 0x00000000  Power pseudo shutoff register 8     A3VP
#define SYSC_PWRISOER8                  ( SYSC_BASE + 0x037C)       // 32 R/W 0x00000000  Power isolation error detection register 8  A3VP
#define SYSC_PWRSR9                     ( SYSC_BASE + 0x0380)       // 32 R   0x00000001  Power status register 9       A3VC
#define SYSC_PWROFFCR9                  ( SYSC_BASE + 0x0384)       // 32 -/WB  -   Power shutoff control register 9    A3VC
#define SYSC_PWROFFSR9                  ( SYSC_BASE + 0x0388)       // 32 R   0x00000000  Power shutoff status register 9     A3VC
#define SYSC_PWRONCR9                   ( SYSC_BASE + 0x038C)       // 32 -/WB  -   Power resume control register 9     A3VC
#define SYSC_PWRONSR9                   ( SYSC_BASE + 0x0390)       // 32 R   0x00000000  Power resume status register 9      A3VC
#define SYSC_PWRER9                     ( SYSC_BASE + 0x0394)       // 32 R   0x00000000  Power shutoff/resume error register 9   A3VC
#define SYSC_PWRPSEU9                   ( SYSC_BASE + 0x03B8)       // 32 R/W 0x00000000  Power pseudo shutoff register 9     A3VC
#define SYSC_PWRISOER9                  ( SYSC_BASE + 0x03BC)       // 32 R/W 0x00000000  Power isolation error detection register 9  A3VC
#define SYSC_PWRSR10                    ( SYSC_BASE + 0x03C0)       // 32 R   0x00000003  Power status register 10      A2VC
#define SYSC_PWROFFCR10                 ( SYSC_BASE + 0x03C4)       // 32 -/WB  -   Power shutoff control register 10   A2VC
#define SYSC_PWROFFSR10                 ( SYSC_BASE + 0x03C8)       // 32 R   0x00000000  Power shutoff status register 10    A2VC
#define SYSC_PWRONCR10                  ( SYSC_BASE + 0x03CC)       // 32 -/WB  -   Power resume control register 10    A2VC
#define SYSC_PWRONSR10                  ( SYSC_BASE + 0x03D0)       // 32 R   0x00000000  Power resume status register 10     A2VC
#define SYSC_PWRER10                    ( SYSC_BASE + 0x03D4)       // 32 R   0x00000000  Power shutoff/resume error register 10    A2VC
#define SYSC_PWRPSEU10                  ( SYSC_BASE + 0x03F8)       // 32 R/W 0x00000000  Power pseudo shutoff register 10    A2VC
#define SYSC_PWRISOER10                 ( SYSC_BASE + 0x03FC)       // 32 R/W 0x00000000  Power isolation error detection register 10 A2VC
#define SYSC_PWRSR11                    ( SYSC_BASE + 0x0400)       // 32 R   0x0000003F  Power status register 11      A2IR/ A2SC
#define SYSC_PWROFFCR11                 ( SYSC_BASE + 0x0404)       // 32 -/WB  -   Power shutoff control register 11   A2IR/A2SC
#define SYSC_PWROFFSR11                 ( SYSC_BASE + 0x0408)       // 32 R   0x00000000  Power shutoff status register 11    A2IR/ A2SC
#define SYSC_PWRONCR11                  ( SYSC_BASE + 0x040C)       // 32 -/WB  -   Power resume control register 11    A2IR/ A2SC
#define SYSC_PWRONSR11                  ( SYSC_BASE + 0x0410)       // 32 R   0x00000000  Power resume status register 11     A2IR/ A2SC
#define SYSC_PWRER11                    ( SYSC_BASE + 0x0414)       // 32 R   0x00000000  Power shutoff/resume error register 11    A2IR/ A2SC
#define SYSC_PWRPSEU11                  ( SYSC_BASE + 0x0438)       // 32 R/W 0x00000000  Power pseudo shutoff register 11    A2IR/ A2SC
#define SYSC_PWRISOER11                 ( SYSC_BASE + 0x043C)       // 32 R/W 0x00000000  Power isolation error detection register 11 A2IR/ A2SC
#define SYSC_PWRSR12                    ( SYSC_BASE + 0x02C0U)      // 32 R   0x00000001  Power status register12 (A3VIP0)
#define SYSC_PWRSR13                    ( SYSC_BASE + 0x0300U)      // 32 R   0x00000001  Power status register13 (A3VIP1)

#endif

// *** 10B. Thermal Sensors/Chip Internal Voltage Monitor(THS/CIVM) *********************************************************************************

#define THS_STR                         0xE6190000U                 // R/(WC)0 32  Interrupt Status Register
#define THS_ENR                         0xE6190004U                 // R/(W)   32  Interrupt Enable Register
#define THS_INT_MSK                     0xE619000CU                 // R/W     32  Interrupt Mask Register
#define THS_POSNEG                      0xE6190120U                 // R/(W)   32  Positive/Negative Logic Select Register
#define THS_THSCR                       0xE619012CU                 // R/(W)   32  THS Control Register
#define THS_THSSR                       0xE6190130U                 // R       32  THS Status Register
#define THS_INTCTLR                     0xE6190134U                 // R/(W)   32  Interrupt Control Register
#define THS_CIVM_POSNEG                 0xE6190218U                 // R/(W)   32  CIVM Positive/Negative Logic Select Register
#define THS_CIVM_SR                     0xE619021CU                 // R       32  CIVM Status Register
#define THS_CIVM_INTCTLR                0xE6190220U                 // R       32  CIVM Interrupt Control Register


// *** 11. RST, Reset *******************************************************************************************************************************
#ifdef MFC525_BL

#define RST_BASE                        0xE6160000U
#define RST_MODEMR                      ( RST_BASE + 0x060U )       // R    32  Mode Monitor register
#define RST_CA53RESCNT                  ( RST_BASE + 0x044U )       // R/W  32  CA53 Reset Control register
#define RST_WDTRSTCR                    ( RST_BASE + 0x054U )       // R/W  32  Watchdog Timer Reset Control register
#define RST_RSTOUTCR                    ( RST_BASE + 0x058U )       // R/W  32  PRESETOUT# Control register
#define RST_SBAR                        ( RST_BASE + 0x010U )       // R/W  32  SYS Boot Address register
#define RST_SBAR2                       ( RST_BASE + 0x014U )       // R/W  32  SYS Boot Address register 2
#define RST_CA53BAR                     ( RST_BASE + 0x030U )       // R/W  32  CA53 Boot Address register
#define RST_CA53BAR2                    ( RST_BASE + 0x034U )       // R/W  32  CA53 Boot Address register 2
#define RST_CR7BAR                      ( RST_BASE + 0x070U )       // R/W  32  CR7 Boot Address register
#define RST_CR7BAR2                     ( RST_BASE + 0x074U )       // R/W  32  CR7 Boot Address register 2
#define RST_CA53CPU0BARH                ( RST_BASE + 0x080U )       // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode H
#define RST_CA53CPU0BARL                ( RST_BASE + 0x084U )       // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode L
#define RST_CA53CPU1BARH                ( RST_BASE + 0x090U )       // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode H
#define RST_CA53CPU1BARL                ( RST_BASE + 0x094U )       // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode L
#define RST_CA53CPU2BARH                ( RST_BASE + 0x0A0U )       // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode H
#define RST_CA53CPU2BARL                ( RST_BASE + 0x0A4U )       // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode L
#define RST_CA53CPU3BARH                ( RST_BASE + 0x0B0U )       // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode H
#define RST_CA53CPU3BARL                ( RST_BASE + 0x0B4U )       // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode L
#define RST_APBSFTYCHKR                 ( RST_BASE + 0x05CU )       // R/W  32  APB bus Safety Check register
#define RST_STBCHR0                     ( RST_BASE + 0x100U )       // R/W  32  Standby Flag register 0
#define RST_STBCHR1                     ( RST_BASE + 0x104U )       // R/W  32  Standby Flag register 1
#define RST_STBCHR2                     ( RST_BASE + 0x108U )       // R/W  32  Standby Flag register 2
#define RST_STBCHR3                     ( RST_BASE + 0x10CU )       // R/W  32  Standby Flag register 3
#define RST_STBCHR4                     ( RST_BASE + 0x120U )       // R/W  32  Standby Flag register 4
#define RST_STBCHR5                     ( RST_BASE + 0x124U )       // R/W  32  Standby Flag register 5
#define RST_STBCHR6                     ( RST_BASE + 0x128U )       // R/W  32  Standby Flag register 6
#define RST_STBCHR7                     ( RST_BASE + 0x12CU )       // R/W  32  Standby Flag register 7
#define RST_SRESCR                      ( RST_BASE + 0x110U )       // R/W  32  Soft Power On Reset Control register
#define RST_RRSTFR                      ( RST_BASE + 0x114U )       // R/W  32  RT Reset Flag register
#define RST_SRSTFR                      ( RST_BASE + 0x118U )       // R/W  32  SYS Reset Flag register
#define RST_SCPTCSR                     ( RST_BASE + 0x180U )       // R/W  32  Secure Protect Control/Status register
#define RST_SCERMIDR                    ( RST_BASE + 0x184U )       // R    32  Secure Error Master ID register
#define RST_SCERADR                     ( RST_BASE + 0x188U )       // R    32  Secure Error Address register
#define RST_SAPTCSR                     ( RST_BASE + 0x190U )       // R/W  32  Safety Protect Control/Status register
#define RST_SAERMIDR                    ( RST_BASE + 0x194U )       // R    32  Safety Error Master ID register
#define RST_SAERADR                     ( RST_BASE + 0x198U )       // R    32  Safety Error Address register

#else
    
#define RST_BASE                        0xE6160000
#define RST_MODEMR                      ( RST_BASE + 0x060U )       // R    32  Mode Monitor register
#define RST_CA53RESCNT                  ( RST_BASE + 0x044 )        // R/W  32  CA53 Reset Control register
#define RST_WDTRSTCR                    ( RST_BASE + 0x054 )        // R/W  32  Watchdog Timer Reset Control register
#define RST_RSTOUTCR                    ( RST_BASE + 0x058 )        // R/W  32  PRESETOUT# Control register
#define RST_SBAR                        ( RST_BASE + 0x010 )        // R/W  32  SYS Boot Address register
#define RST_SBAR2                       ( RST_BASE + 0x014 )        // R/W  32  SYS Boot Address register 2
#define RST_CA53BAR                     ( RST_BASE + 0x030 )        // R/W  32  CA53 Boot Address register
#define RST_CA53BAR2                    ( RST_BASE + 0x034 )        // R/W  32  CA53 Boot Address register 2
#define RST_CR7BAR                      ( RST_BASE + 0x070 )        // R/W  32  CR7 Boot Address register
#define RST_CR7BAR2                     ( RST_BASE + 0x074 )        // R/W  32  CR7 Boot Address register 2
#define RST_CA53CPU0BARH                ( RST_BASE + 0x080 )        // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode H
#define RST_CA53CPU0BARL                ( RST_BASE + 0x084 )        // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode L
#define RST_CA53CPU1BARH                ( RST_BASE + 0x090 )        // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode H
#define RST_CA53CPU1BARL                ( RST_BASE + 0x094 )        // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode L
#define RST_CA53CPU2BARH                ( RST_BASE + 0x0A0 )        // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode H
#define RST_CA53CPU2BARL                ( RST_BASE + 0x0A4 )        // R/W  32  CA53 CPU0 Boot Address register for 64-bit mode L
#define RST_CA53CPU3BARH                ( RST_BASE + 0x0B0 )        // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode H
#define RST_CA53CPU3BARL                ( RST_BASE + 0x0B4 )        // R/W  32  CA53 CPU1 Boot Address register for 64-bit mode L
#define RST_APBSFTYCHKR                 ( RST_BASE + 0x05C )        // R/W  32  APB bus Safety Check register
#define RST_STBCHR0                     ( RST_BASE + 0x100 )        // R/W  32  Standby Flag register 0
#define RST_STBCHR1                     ( RST_BASE + 0x104 )        // R/W  32  Standby Flag register 1
#define RST_STBCHR2                     ( RST_BASE + 0x108 )        // R/W  32  Standby Flag register 2
#define RST_STBCHR3                     ( RST_BASE + 0x10C )        // R/W  32  Standby Flag register 3
#define RST_STBCHR4                     ( RST_BASE + 0x120 )        // R/W  32  Standby Flag register 4
#define RST_STBCHR5                     ( RST_BASE + 0x124 )        // R/W  32  Standby Flag register 5
#define RST_STBCHR6                     ( RST_BASE + 0x128 )        // R/W  32  Standby Flag register 6
#define RST_STBCHR7                     ( RST_BASE + 0x12C )        // R/W  32  Standby Flag register 7
#define RST_SRESCR                      ( RST_BASE + 0x110 )        // R/W  32  Soft Power On Reset Control register
#define RST_RRSTFR                      ( RST_BASE + 0x114 )        // R/W  32  RT Reset Flag register
#define RST_SRSTFR                      ( RST_BASE + 0x118 )        // R/W  32  SYS Reset Flag register
#define RST_SCPTCSR                     ( RST_BASE + 0x180 )        // R/W  32  Secure Protect Control/Status register
#define RST_SCERMIDR                    ( RST_BASE + 0x184 )        // R    32  Secure Error Master ID register
#define RST_SCERADR                     ( RST_BASE + 0x188 )        // R    32  Secure Error Address register
#define RST_SAPTCSR                     ( RST_BASE + 0x190 )        // R/W  32  Safety Protect Control/Status register
#define RST_SAERMIDR                    ( RST_BASE + 0x194 )        // R    32  Safety Error Master ID register
#define RST_SAERADR                     ( RST_BASE + 0x198 )        // R    32  Safety Error Address register

#endif
// *** 12. Interrupt Controller (INTC) **************************************************************************************************************

#define INTC_INTCRTRCR                  0xE6271004U                 // R/W 32  INTC-RT Routing Control Register
#define INTC_IMNTRSESR                  0xFFEA0000U                 // R/W 32  INTC-Monitor Security Error Status Register
#define INTC_IMNTREMIDR                 0xFFEA0004U                 // R/W 32  INTC-Monitor Error Master ID Register
#define INTC_IMNTRESADDR                0xFFEA0008U                 // R/W 32  INTC-Monitor Error Slave Address Register
#define INTC_IMNTRESADDR0               0xFFEA0100U                 // R/W 32  INTC-Monitor Error Slave Address Register0
#define INTC_IMNTRESADDR1               0xFFEA0104U                 // R/W 32  INTC-Monitor Error Slave Address Register1
#define INTC_IMNTRESADDR2               0xFFEA0108U                 // R/W 32  INTC-Monitor Error Slave Address Register2
#define INTC_IMNTRESADDR3               0xFFEA010CU                 // R/W 32  INTC-Monitor Error Slave Address Register3
#define INTC_IMNTRESADDR4               0xFFEA0110U                 // R/W 32  INTC-Monitor Error Slave Address Register4
#define INTC_IMNTRESADDR5               0xFFEA0114U                 // R/W 32  INTC-Monitor Error Slave Address Register5
#define INTC_IMNTRESADDR6               0xFFEA0118U                 // R/W 32  INTC-Monitor Error Slave Address Register6
#define INTC_IMNTRESADDR7               0xFFEA011CU                 // R/W 32  INTC-Monitor Error Slave Address Register7
#define INTC_IMNTRESADDR8               0xFFEA0120U                 // R/W 32  INTC-Monitor Error Slave Address Register8
#define INTC_IMNTRESADDR9               0xFFEA0124U                 // R/W 32  INTC-Monitor Error Slave Address Register9
#define INTC_IMNTRESADDR10              0xFFEA0128U                 // R/W 32  INTC-Monitor Error Slave Address Register10
#define INTC_IMNTRESADDR11              0xFFEA012CU                 // R/W 32  INTC-Monitor Error Slave Address Register11
#define INTC_IMNTRESADDR12              0xFFEA0130U                 // R/W 32  INTC-Monitor Error Slave Address Register12
#define INTC_IMNTRESADDR13              0xFFEA0134U                 // R/W 32  INTC-Monitor Error Slave Address Register13
#define INTC_IMNTRESADDR14              0xFFEA0138U                 // R/W 32  INTC-Monitor Error Slave Address Register14
#define INTC_IMNTRESADDR15              0xFFEA013CU                 // R/W 32  INTC-Monitor Error Slave Address Register15
#define INTC_IMNTRCCR                   0xFFEA1000U                 // R/W 32  INTC-Monitor Counter Control Register
#define INTC_IMNTRCR0                   0xFFEA2000U                 // R/W 32  INTC-Monitor Control Register0
#define INTC_IMNTRCR1                   0xFFEA2004U                 // R/W 32  INTC-Monitor Control Register1
#define INTC_IMNTRCR2                   0xFFEA2008U                 // R/W 32  INTC-Monitor Control Register2
#define INTC_IMNTRCR3                   0xFFEA200CU                 // R/W 32  INTC-Monitor Control Register3
#define INTC_IMNTRCR4                   0xFFEA2010U                 // R/W 32  INTC-Monitor Control Register4
#define INTC_IMNTRCR5                   0xFFEA2014U                 // R/W 32  INTC-Monitor Control Register5
#define INTC_IMNTRCR6                   0xFFEA2018U                 // R/W 32  INTC-Monitor Control Register6
#define INTC_IMNTRCR7                   0xFFEA201CU                 // R/W 32  INTC-Monitor Control Register7
#define INTC_IMNTRCR8                   0xFFEA2020U                 // R/W 32  INTC-Monitor Control Register8
#define INTC_IMNTRCR9                   0xFFEA2024U                 // R/W 32  INTC-Monitor Control Register9
#define INTC_IMNTRCR10                  0xFFEA2028U                 // R/W 32  INTC-Monitor Control Register10
#define INTC_IMNTRCR11                  0xFFEA202CU                 // R/W 32  INTC-Monitor Control Register11
#define INTC_IMNTRCR12                  0xFFEA2030U                 // R/W 32  INTC-Monitor Control Register12
#define INTC_IMNTRCR13                  0xFFEA2034U                 // R/W 32  INTC-Monitor Control Register13
#define INTC_IMNTRCR14                  0xFFEA2038U                 // R/W 32  INTC-Monitor Control Register14
#define INTC_IMNTRCR15                  0xFFEA203CU                 // R/W 32  INTC-Monitor Control Register15
#define INTC_IMNTRCR16                  0xFFEA2040U                 // R/W 32  INTC-Monitor Control Register16
#define INTC_IMNTRCR17                  0xFFEA2044U                 // R/W 32  INTC-Monitor Control Register17
#define INTC_IMNTRCR18                  0xFFEA2048U                 // R/W 32  INTC-Monitor Control Register18
#define INTC_IMNTRCR19                  0xFFEA204CU                 // R/W 32  INTC-Monitor Control Register19
#define INTC_IMNTRCR20                  0xFFEA2050U                 // R/W 32  INTC-Monitor Control Register20
#define INTC_IMNTRCR21                  0xFFEA2054U                 // R/W 32  INTC-Monitor Control Register21
#define INTC_IMNTRCR22                  0xFFEA2058U                 // R/W 32  INTC-Monitor Control Register22
#define INTC_IMNTRCR23                  0xFFEA205CU                 // R/W 32  INTC-Monitor Control Register23
#define INTC_IMNTRCR24                  0xFFEA2060U                 // R/W 32  INTC-Monitor Control Register24
#define INTC_IMNTRCR25                  0xFFEA2064U                 // R/W 32  INTC-Monitor Control Register25
#define INTC_IMNTRCR26                  0xFFEA2068U                 // R/W 32  INTC-Monitor Control Register26
#define INTC_IMNTRCR27                  0xFFEA206CU                 // R/W 32  INTC-Monitor Control Register27
#define INTC_IMNTRCR28                  0xFFEA2070U                 // R/W 32  INTC-Monitor Control Register28
#define INTC_IMNTRCR29                  0xFFEA2074U                 // R/W 32  INTC-Monitor Control Register29
#define INTC_IMNTRCR30                  0xFFEA2078U                 // R/W 32  INTC-Monitor Control Register30
#define INTC_IMNTRCR31                  0xFFEA207CU                 // R/W 32  INTC-Monitor Control Register31
#define INTC_IMNTRCR32                  0xFFEA2080U                 // R/W 32  INTC-Monitor Control Register32
#define INTC_IMNTRCR33                  0xFFEA2084U                 // R/W 32  INTC-Monitor Control Register33
#define INTC_IMNTRCR34                  0xFFEA2088U                 // R/W 32  INTC-Monitor Control Register34
#define INTC_IMNTRCR35                  0xFFEA208CU                 // R/W 32  INTC-Monitor Control Register35
#define INTC_IMNTRCR36                  0xFFEA2090U                 // R/W 32  INTC-Monitor Control Register36
#define INTC_IMNTRCR37                  0xFFEA2094U                 // R/W 32  INTC-Monitor Control Register37
#define INTC_IMNTRCR38                  0xFFEA2098U                 // R/W 32  INTC-Monitor Control Register38
#define INTC_IMNTRCR39                  0xFFEA209CU                 // R/W 32  INTC-Monitor Control Register39
#define INTC_IMNTRCR40                  0xFFEA20A0U                 // R/W 32  INTC-Monitor Control Register40
#define INTC_IMNTRCR41                  0xFFEA20A4U                 // R/W 32  INTC-Monitor Control Register41
#define INTC_IMNTRCR42                  0xFFEA20A8U                 // R/W 32  INTC-Monitor Control Register42
#define INTC_IMNTRCR43                  0xFFEA20ACU                 // R/W 32  INTC-Monitor Control Register43
#define INTC_IMNTRCR44                  0xFFEA20B0U                 // R/W 32  INTC-Monitor Control Register44
#define INTC_IMNTRCR45                  0xFFEA20B4U                 // R/W 32  INTC-Monitor Control Register45
#define INTC_IMNTRCR46                  0xFFEA20B8U                 // R/W 32  INTC-Monitor Control Register46
#define INTC_IMNTRCR47                  0xFFEA20BCU                 // R/W 32  INTC-Monitor Control Register47
#define INTC_IMNTRCR48                  0xFFEA20C0U                 // R/W 32  INTC-Monitor Control Register48
#define INTC_IMNTRCR49                  0xFFEA20C4U                 // R/W 32  INTC-Monitor Control Register49
#define INTC_IMNTRCR50                  0xFFEA20C8U                 // R/W 32  INTC-Monitor Control Register50
#define INTC_IMNTRCR51                  0xFFEA20CCU                 // R/W 32  INTC-Monitor Control Register51
#define INTC_IMNTRCR52                  0xFFEA20D0U                 // R/W 32  INTC-Monitor Control Register52
#define INTC_IMNTRCR53                  0xFFEA20D4U                 // R/W 32  INTC-Monitor Control Register53
#define INTC_IMNTRCR54                  0xFFEA20D8U                 // R/W 32  INTC-Monitor Control Register54
#define INTC_IMNTRCR55                  0xFFEA20DCU                 // R/W 32  INTC-Monitor Control Register55
#define INTC_IMNTRCR56                  0xFFEA20E0U                 // R/W 32  INTC-Monitor Control Register56
#define INTC_IMNTRCR57                  0xFFEA20E4U                 // R/W 32  INTC-Monitor Control Register57
#define INTC_IMNTRCR58                  0xFFEA20E8U                 // R/W 32  INTC-Monitor Control Register58
#define INTC_IMNTRCR59                  0xFFEA20ECU                 // R/W 32  INTC-Monitor Control Register59
#define INTC_IMNTRCR60                  0xFFEA20F0U                 // R/W 32  INTC-Monitor Control Register60
#define INTC_IMNTRCR61                  0xFFEA20F4U                 // R/W 32  INTC-Monitor Control Register61
#define INTC_IMNTRCR62                  0xFFEA20F8U                 // R/W 32  INTC-Monitor Control Register62
#define INTC_IMNTRCR63                  0xFFEA20FCU                 // R/W 32  INTC-Monitor Control Register63
#define INTC_IMNTRCR64                  0xFFEA2100U                 // R/W 32  INTC-Monitor Control Register64
#define INTC_IMNTRCR65                  0xFFEA2104U                 // R/W 32  INTC-Monitor Control Register65
#define INTC_IMNTRCR66                  0xFFEA2108U                 // R/W 32  INTC-Monitor Control Register66
#define INTC_IMNTRCR67                  0xFFEA210CU                 // R/W 32  INTC-Monitor Control Register67
#define INTC_IMNTRCR68                  0xFFEA2110U                 // R/W 32  INTC-Monitor Control Register68
#define INTC_IMNTRCR69                  0xFFEA2114U                 // R/W 32  INTC-Monitor Control Register69
#define INTC_IMNTRCR70                  0xFFEA2118U                 // R/W 32  INTC-Monitor Control Register70
#define INTC_IMNTRCR71                  0xFFEA211CU                 // R/W 32  INTC-Monitor Control Register71
#define INTC_IMNTRCR72                  0xFFEA2120U                 // R/W 32  INTC-Monitor Control Register72
#define INTC_IMNTRCR73                  0xFFEA2124U                 // R/W 32  INTC-Monitor Control Register73
#define INTC_IMNTRCR74                  0xFFEA2128U                 // R/W 32  INTC-Monitor Control Register74
#define INTC_IMNTRCR75                  0xFFEA212CU                 // R/W 32  INTC-Monitor Control Register75
#define INTC_IMNTRCR76                  0xFFEA2130U                 // R/W 32  INTC-Monitor Control Register76
#define INTC_IMNTRCR77                  0xFFEA2134U                 // R/W 32  INTC-Monitor Control Register77
#define INTC_IMNTRCR78                  0xFFEA2138U                 // R/W 32  INTC-Monitor Control Register78
#define INTC_IMNTRCR79                  0xFFEA213CU                 // R/W 32  INTC-Monitor Control Register79
#define INTC_IMNTRCR80                  0xFFEA2140U                 // R/W 32  INTC-Monitor Control Register80
#define INTC_IMNTRCR81                  0xFFEA2144U                 // R/W 32  INTC-Monitor Control Register81
#define INTC_IMNTRCR82                  0xFFEA2148U                 // R/W 32  INTC-Monitor Control Register82
#define INTC_IMNTRCR83                  0xFFEA214CU                 // R/W 32  INTC-Monitor Control Register83
#define INTC_IMNTRCR84                  0xFFEA2150U                 // R/W 32  INTC-Monitor Control Register84
#define INTC_IMNTRCR85                  0xFFEA2154U                 // R/W 32  INTC-Monitor Control Register85
#define INTC_IMNTRCR86                  0xFFEA2158U                 // R/W 32  INTC-Monitor Control Register86
#define INTC_IMNTRCR87                  0xFFEA215CU                 // R/W 32  INTC-Monitor Control Register87
#define INTC_IMNTRCR88                  0xFFEA2160U                 // R/W 32  INTC-Monitor Control Register88
#define INTC_IMNTRCR89                  0xFFEA2164U                 // R/W 32  INTC-Monitor Control Register89
#define INTC_IMNTRCR90                  0xFFEA2168U                 // R/W 32  INTC-Monitor Control Register90
#define INTC_IMNTRCR91                  0xFFEA216CU                 // R/W 32  INTC-Monitor Control Register91
#define INTC_IMNTRCR92                  0xFFEA2170U                 // R/W 32  INTC-Monitor Control Register92
#define INTC_IMNTRCR93                  0xFFEA2174U                 // R/W 32  INTC-Monitor Control Register93
#define INTC_IMNTRCR94                  0xFFEA2178U                 // R/W 32  INTC-Monitor Control Register94
#define INTC_IMNTRCR95                  0xFFEA217CU                 // R/W 32  INTC-Monitor Control Register95
#define INTC_IMNTRCR96                  0xFFEA2180U                 // R/W 32  INTC-Monitor Control Register96
#define INTC_IMNTRCR97                  0xFFEA2184U                 // R/W 32  INTC-Monitor Control Register97
#define INTC_IMNTRCR98                  0xFFEA2188U                 // R/W 32  INTC-Monitor Control Register98
#define INTC_IMNTRCR99                  0xFFEA218CU                 // R/W 32  INTC-Monitor Control Register99
#define INTC_IMNTRCR100                 0xFFEA2190U                 // R/W 32  INTC-Monitor Control Register100
#define INTC_IMNTRCR101                 0xFFEA2194U                 // R/W 32  INTC-Monitor Control Register101
#define INTC_IMNTRCR102                 0xFFEA2198U                 // R/W 32  INTC-Monitor Control Register102
#define INTC_IMNTRCR103                 0xFFEA219CU                 // R/W 32  INTC-Monitor Control Register103
#define INTC_IMNTRCR104                 0xFFEA21A0U                 // R/W 32  INTC-Monitor Control Register104
#define INTC_IMNTRCR105                 0xFFEA21A4U                 // R/W 32  INTC-Monitor Control Register105
#define INTC_IMNTRCR106                 0xFFEA21A8U                 // R/W 32  INTC-Monitor Control Register106
#define INTC_IMNTRCR107                 0xFFEA21ACU                 // R/W 32  INTC-Monitor Control Register107
#define INTC_IMNTRCR108                 0xFFEA21B0U                 // R/W 32  INTC-Monitor Control Register108
#define INTC_IMNTRCR109                 0xFFEA21B4U                 // R/W 32  INTC-Monitor Control Register109
#define INTC_IMNTRCR110                 0xFFEA21B8U                 // R/W 32  INTC-Monitor Control Register110
#define INTC_IMNTRCR111                 0xFFEA21BCU                 // R/W 32  INTC-Monitor Control Register111
#define INTC_IMNTRCR112                 0xFFEA21C0U                 // R/W 32  INTC-Monitor Control Register112
#define INTC_IMNTRCR113                 0xFFEA21C4U                 // R/W 32  INTC-Monitor Control Register113
#define INTC_IMNTRCR114                 0xFFEA21C8U                 // R/W 32  INTC-Monitor Control Register114
#define INTC_IMNTRCR115                 0xFFEA21CCU                 // R/W 32  INTC-Monitor Control Register115
#define INTC_IMNTRCR116                 0xFFEA21D0U                 // R/W 32  INTC-Monitor Control Register116
#define INTC_IMNTRCR117                 0xFFEA21D4U                 // R/W 32  INTC-Monitor Control Register117
#define INTC_IMNTRCR118                 0xFFEA21D8U                 // R/W 32  INTC-Monitor Control Register118
#define INTC_IMNTRCR119                 0xFFEA21DCU                 // R/W 32  INTC-Monitor Control Register119
#define INTC_IMNTRCR120                 0xFFEA21E0U                 // R/W 32  INTC-Monitor Control Register120
#define INTC_IMNTRCR121                 0xFFEA21E4U                 // R/W 32  INTC-Monitor Control Register121
#define INTC_IMNTRCR122                 0xFFEA21E8U                 // R/W 32  INTC-Monitor Control Register122
#define INTC_IMNTRCR123                 0xFFEA21ECU                 // R/W 32  INTC-Monitor Control Register123
#define INTC_IMNTRCR124                 0xFFEA21F0U                 // R/W 32  INTC-Monitor Control Register124
#define INTC_IMNTRCR125                 0xFFEA21F4U                 // R/W 32  INTC-Monitor Control Register125
#define INTC_IMNTRCR126                 0xFFEA21F8U                 // R/W 32  INTC-Monitor Control Register126
#define INTC_IMNTRCR127                 0xFFEA21FCU                 // R/W 32  INTC-Monitor Control Register127
#define INTC_IMNTRCR128                 0xFFEA2200U                 // R/W 32  INTC-Monitor Control Register128
#define INTC_IMNTRCR129                 0xFFEA2204U                 // R/W 32  INTC-Monitor Control Register129
#define INTC_IMNTRCR130                 0xFFEA2208U                 // R/W 32  INTC-Monitor Control Register130
#define INTC_IMNTRCR131                 0xFFEA220CU                 // R/W 32  INTC-Monitor Control Register131
#define INTC_IMNTRCR132                 0xFFEA2210U                 // R/W 32  INTC-Monitor Control Register132
#define INTC_IMNTRCR133                 0xFFEA2214U                 // R/W 32  INTC-Monitor Control Register133
#define INTC_IMNTRCR134                 0xFFEA2218U                 // R/W 32  INTC-Monitor Control Register134
#define INTC_IMNTRCR135                 0xFFEA221CU                 // R/W 32  INTC-Monitor Control Register135
#define INTC_IMNTRCR136                 0xFFEA2220U                 // R/W 32  INTC-Monitor Control Register136
#define INTC_IMNTRCR137                 0xFFEA2224U                 // R/W 32  INTC-Monitor Control Register137
#define INTC_IMNTRCR138                 0xFFEA2228U                 // R/W 32  INTC-Monitor Control Register138
#define INTC_IMNTRCR139                 0xFFEA222CU                 // R/W 32  INTC-Monitor Control Register139
#define INTC_IMNTRCR140                 0xFFEA2230U                 // R/W 32  INTC-Monitor Control Register140
#define INTC_IMNTRCR141                 0xFFEA2234U                 // R/W 32  INTC-Monitor Control Register141
#define INTC_IMNTRCR142                 0xFFEA2238U                 // R/W 32  INTC-Monitor Control Register142
#define INTC_IMNTRCR143                 0xFFEA223CU                 // R/W 32  INTC-Monitor Control Register143
#define INTC_IMNTRCR144                 0xFFEA2240U                 // R/W 32  INTC-Monitor Control Register144
#define INTC_IMNTRCR145                 0xFFEA2244U                 // R/W 32  INTC-Monitor Control Register145
#define INTC_IMNTRCR146                 0xFFEA2248U                 // R/W 32  INTC-Monitor Control Register146
#define INTC_IMNTRCR147                 0xFFEA224CU                 // R/W 32  INTC-Monitor Control Register147
#define INTC_IMNTRCR148                 0xFFEA2250U                 // R/W 32  INTC-Monitor Control Register148
#define INTC_IMNTRCR149                 0xFFEA2254U                 // R/W 32  INTC-Monitor Control Register149
#define INTC_IMNTRCR150                 0xFFEA2258U                 // R/W 32  INTC-Monitor Control Register150
#define INTC_IMNTRCR151                 0xFFEA225CU                 // R/W 32  INTC-Monitor Control Register151
#define INTC_IMNTRCR152                 0xFFEA2260U                 // R/W 32  INTC-Monitor Control Register152
#define INTC_IMNTRCR153                 0xFFEA2264U                 // R/W 32  INTC-Monitor Control Register153
#define INTC_IMNTRCR154                 0xFFEA2268U                 // R/W 32  INTC-Monitor Control Register154
#define INTC_IMNTRCR155                 0xFFEA226CU                 // R/W 32  INTC-Monitor Control Register155
#define INTC_IMNTRCR156                 0xFFEA2270U                 // R/W 32  INTC-Monitor Control Register156
#define INTC_IMNTRCR157                 0xFFEA2274U                 // R/W 32  INTC-Monitor Control Register157
#define INTC_IMNTRCR158                 0xFFEA2278U                 // R/W 32  INTC-Monitor Control Register158
#define INTC_IMNTRCR159                 0xFFEA227CU                 // R/W 32  INTC-Monitor Control Register159
#define INTC_IMNTRCR160                 0xFFEA2280U                 // R/W 32  INTC-Monitor Control Register160
#define INTC_IMNTRCR161                 0xFFEA2284U                 // R/W 32  INTC-Monitor Control Register161
#define INTC_IMNTRCR162                 0xFFEA2288U                 // R/W 32  INTC-Monitor Control Register162
#define INTC_IMNTRCR163                 0xFFEA228CU                 // R/W 32  INTC-Monitor Control Register163
#define INTC_IMNTRCR164                 0xFFEA2290U                 // R/W 32  INTC-Monitor Control Register164
#define INTC_IMNTRCR165                 0xFFEA2294U                 // R/W 32  INTC-Monitor Control Register165
#define INTC_IMNTRCR166                 0xFFEA2298U                 // R/W 32  INTC-Monitor Control Register166
#define INTC_IMNTRCR167                 0xFFEA229CU                 // R/W 32  INTC-Monitor Control Register167
#define INTC_IMNTRCR168                 0xFFEA22A0U                 // R/W 32  INTC-Monitor Control Register168
#define INTC_IMNTRCR169                 0xFFEA22A4U                 // R/W 32  INTC-Monitor Control Register169
#define INTC_IMNTRCR170                 0xFFEA22A8U                 // R/W 32  INTC-Monitor Control Register170
#define INTC_IMNTRCR171                 0xFFEA22ACU                 // R/W 32  INTC-Monitor Control Register171
#define INTC_IMNTRCR172                 0xFFEA22B0U                 // R/W 32  INTC-Monitor Control Register172
#define INTC_IMNTRCR173                 0xFFEA22B4U                 // R/W 32  INTC-Monitor Control Register173
#define INTC_IMNTRCR174                 0xFFEA22B8U                 // R/W 32  INTC-Monitor Control Register174
#define INTC_IMNTRCR175                 0xFFEA22BCU                 // R/W 32  INTC-Monitor Control Register175
#define INTC_IMNTRCR176                 0xFFEA22C0U                 // R/W 32  INTC-Monitor Control Register176
#define INTC_IMNTRCR177                 0xFFEA22C4U                 // R/W 32  INTC-Monitor Control Register177
#define INTC_IMNTRCR178                 0xFFEA22C8U                 // R/W 32  INTC-Monitor Control Register178
#define INTC_IMNTRCR179                 0xFFEA22CCU                 // R/W 32  INTC-Monitor Control Register179
#define INTC_IMNTRCR180                 0xFFEA22D0U                 // R/W 32  INTC-Monitor Control Register180
#define INTC_IMNTRCR181                 0xFFEA22D4U                 // R/W 32  INTC-Monitor Control Register181
#define INTC_IMNTRCR182                 0xFFEA22D8U                 // R/W 32  INTC-Monitor Control Register182
#define INTC_IMNTRCR183                 0xFFEA22DCU                 // R/W 32  INTC-Monitor Control Register183
#define INTC_IMNTRCR184                 0xFFEA22E0U                 // R/W 32  INTC-Monitor Control Register184
#define INTC_IMNTRCR185                 0xFFEA22E4U                 // R/W 32  INTC-Monitor Control Register185
#define INTC_IMNTRCR186                 0xFFEA22E8U                 // R/W 32  INTC-Monitor Control Register186
#define INTC_IMNTRCR187                 0xFFEA22ECU                 // R/W 32  INTC-Monitor Control Register187
#define INTC_IMNTRCR188                 0xFFEA22F0U                 // R/W 32  INTC-Monitor Control Register188
#define INTC_IMNTRCR189                 0xFFEA22F4U                 // R/W 32  INTC-Monitor Control Register189
#define INTC_IMNTRCR190                 0xFFEA22F8U                 // R/W 32  INTC-Monitor Control Register190
#define INTC_IMNTRCR191                 0xFFEA22FCU                 // R/W 32  INTC-Monitor Control Register191
#define INTC_IMNTRCR192                 0xFFEA2300U                 // R/W 32  INTC-Monitor Control Register192
#define INTC_IMNTRCR193                 0xFFEA2304U                 // R/W 32  INTC-Monitor Control Register193
#define INTC_IMNTRCR194                 0xFFEA2308U                 // R/W 32  INTC-Monitor Control Register194
#define INTC_IMNTRCR195                 0xFFEA230CU                 // R/W 32  INTC-Monitor Control Register195
#define INTC_IMNTRCR196                 0xFFEA2310U                 // R/W 32  INTC-Monitor Control Register196
#define INTC_IMNTRCR197                 0xFFEA2314U                 // R/W 32  INTC-Monitor Control Register197
#define INTC_IMNTRCR198                 0xFFEA2318U                 // R/W 32  INTC-Monitor Control Register198
#define INTC_IMNTRCR199                 0xFFEA231CU                 // R/W 32  INTC-Monitor Control Register199
#define INTC_IMNTRCR200                 0xFFEA2320U                 // R/W 32  INTC-Monitor Control Register200
#define INTC_IMNTRCR201                 0xFFEA2324U                 // R/W 32  INTC-Monitor Control Register201
#define INTC_IMNTRCR202                 0xFFEA2328U                 // R/W 32  INTC-Monitor Control Register202
#define INTC_IMNTRCR203                 0xFFEA232CU                 // R/W 32  INTC-Monitor Control Register203
#define INTC_IMNTRCR204                 0xFFEA2330U                 // R/W 32  INTC-Monitor Control Register204
#define INTC_IMNTRCR205                 0xFFEA2334U                 // R/W 32  INTC-Monitor Control Register205
#define INTC_IMNTRCR206                 0xFFEA2338U                 // R/W 32  INTC-Monitor Control Register206
#define INTC_IMNTRCR207                 0xFFEA233CU                 // R/W 32  INTC-Monitor Control Register207
#define INTC_IMNTRCR208                 0xFFEA2340U                 // R/W 32  INTC-Monitor Control Register208
#define INTC_IMNTRCR209                 0xFFEA2344U                 // R/W 32  INTC-Monitor Control Register209
#define INTC_IMNTRCR210                 0xFFEA2348U                 // R/W 32  INTC-Monitor Control Register210
#define INTC_IMNTRCR211                 0xFFEA234CU                 // R/W 32  INTC-Monitor Control Register211
#define INTC_IMNTRCR212                 0xFFEA2350U                 // R/W 32  INTC-Monitor Control Register212
#define INTC_IMNTRCR213                 0xFFEA2354U                 // R/W 32  INTC-Monitor Control Register213
#define INTC_IMNTRCR214                 0xFFEA2358U                 // R/W 32  INTC-Monitor Control Register214
#define INTC_IMNTRCR215                 0xFFEA235CU                 // R/W 32  INTC-Monitor Control Register215
#define INTC_IMNTRCR216                 0xFFEA2360U                 // R/W 32  INTC-Monitor Control Register216
#define INTC_IMNTRCR217                 0xFFEA2364U                 // R/W 32  INTC-Monitor Control Register217
#define INTC_IMNTRCR218                 0xFFEA2368U                 // R/W 32  INTC-Monitor Control Register218
#define INTC_IMNTRCR219                 0xFFEA236CU                 // R/W 32  INTC-Monitor Control Register219
#define INTC_IMNTRCR220                 0xFFEA2370U                 // R/W 32  INTC-Monitor Control Register220
#define INTC_IMNTRCR221                 0xFFEA2374U                 // R/W 32  INTC-Monitor Control Register221
#define INTC_IMNTRCR222                 0xFFEA2378U                 // R/W 32  INTC-Monitor Control Register222
#define INTC_IMNTRCR223                 0xFFEA237CU                 // R/W 32  INTC-Monitor Control Register223
#define INTC_IMNTRCR224                 0xFFEA2380U                 // R/W 32  INTC-Monitor Control Register224
#define INTC_IMNTRCR225                 0xFFEA2384U                 // R/W 32  INTC-Monitor Control Register225
#define INTC_IMNTRCR226                 0xFFEA2388U                 // R/W 32  INTC-Monitor Control Register226
#define INTC_IMNTRCR227                 0xFFEA238CU                 // R/W 32  INTC-Monitor Control Register227
#define INTC_IMNTRCR228                 0xFFEA2390U                 // R/W 32  INTC-Monitor Control Register228
#define INTC_IMNTRCR229                 0xFFEA2394U                 // R/W 32  INTC-Monitor Control Register229
#define INTC_IMNTRCR230                 0xFFEA2398U                 // R/W 32  INTC-Monitor Control Register230
#define INTC_IMNTRCR231                 0xFFEA239CU                 // R/W 32  INTC-Monitor Control Register231
#define INTC_IMNTRCR232                 0xFFEA23A0U                 // R/W 32  INTC-Monitor Control Register232
#define INTC_IMNTRCR233                 0xFFEA23A4U                 // R/W 32  INTC-Monitor Control Register233
#define INTC_IMNTRCR234                 0xFFEA23A8U                 // R/W 32  INTC-Monitor Control Register234
#define INTC_IMNTRCR235                 0xFFEA23ACU                 // R/W 32  INTC-Monitor Control Register235
#define INTC_IMNTRCR236                 0xFFEA23B0U                 // R/W 32  INTC-Monitor Control Register236
#define INTC_IMNTRCR237                 0xFFEA23B4U                 // R/W 32  INTC-Monitor Control Register237
#define INTC_IMNTRCR238                 0xFFEA23B8U                 // R/W 32  INTC-Monitor Control Register238
#define INTC_IMNTRCR239                 0xFFEA23BCU                 // R/W 32  INTC-Monitor Control Register239
#define INTC_IMNTRCR240                 0xFFEA23C0U                 // R/W 32  INTC-Monitor Control Register240
#define INTC_IMNTRCR241                 0xFFEA23C4U                 // R/W 32  INTC-Monitor Control Register241
#define INTC_IMNTRCR242                 0xFFEA23C8U                 // R/W 32  INTC-Monitor Control Register242
#define INTC_IMNTRCR243                 0xFFEA23CCU                 // R/W 32  INTC-Monitor Control Register243
#define INTC_IMNTRCR244                 0xFFEA23D0U                 // R/W 32  INTC-Monitor Control Register244
#define INTC_IMNTRCR245                 0xFFEA23D4U                 // R/W 32  INTC-Monitor Control Register245
#define INTC_IMNTRCR246                 0xFFEA23D8U                 // R/W 32  INTC-Monitor Control Register246
#define INTC_IMNTRCR247                 0xFFEA23DCU                 // R/W 32  INTC-Monitor Control Register247
#define INTC_IMNTRCR248                 0xFFEA23E0U                 // R/W 32  INTC-Monitor Control Register248
#define INTC_IMNTRCR249                 0xFFEA23E4U                 // R/W 32  INTC-Monitor Control Register249
#define INTC_IMNTRCR250                 0xFFEA23E8U                 // R/W 32  INTC-Monitor Control Register250
#define INTC_IMNTRCR251                 0xFFEA23ECU                 // R/W 32  INTC-Monitor Control Register251
#define INTC_IMNTRCR252                 0xFFEA23F0U                 // R/W 32  INTC-Monitor Control Register252
#define INTC_IMNTRCR253                 0xFFEA23F4U                 // R/W 32  INTC-Monitor Control Register253
#define INTC_IMNTRCR254                 0xFFEA23F8U                 // R/W 32  INTC-Monitor Control Register254
#define INTC_IMNTRCR255                 0xFFEA23FCU                 // R/W 32  INTC-Monitor Control Register255
#define INTC_IMNTRCR256                 0xFFEA2400U                 // R/W 32  INTC-Monitor Control Register256
#define INTC_IMNTRCR257                 0xFFEA2404U                 // R/W 32  INTC-Monitor Control Register257
#define INTC_IMNTRCR258                 0xFFEA2408U                 // R/W 32  INTC-Monitor Control Register258
#define INTC_IMNTRCR259                 0xFFEA240CU                 // R/W 32  INTC-Monitor Control Register259
#define INTC_IMNTRCR260                 0xFFEA2410U                 // R/W 32  INTC-Monitor Control Register260
#define INTC_IMNTRCR261                 0xFFEA2414U                 // R/W 32  INTC-Monitor Control Register261
#define INTC_IMNTRCR262                 0xFFEA2418U                 // R/W 32  INTC-Monitor Control Register262
#define INTC_IMNTRCR263                 0xFFEA241CU                 // R/W 32  INTC-Monitor Control Register263
#define INTC_IMNTRCR264                 0xFFEA2420U                 // R/W 32  INTC-Monitor Control Register264
#define INTC_IMNTRCR265                 0xFFEA2424U                 // R/W 32  INTC-Monitor Control Register265
#define INTC_IMNTRCR266                 0xFFEA2428U                 // R/W 32  INTC-Monitor Control Register266
#define INTC_IMNTRCR267                 0xFFEA242CU                 // R/W 32  INTC-Monitor Control Register267
#define INTC_IMNTRCR268                 0xFFEA2430U                 // R/W 32  INTC-Monitor Control Register268
#define INTC_IMNTRCR269                 0xFFEA2434U                 // R/W 32  INTC-Monitor Control Register269
#define INTC_IMNTRCR270                 0xFFEA2438U                 // R/W 32  INTC-Monitor Control Register270
#define INTC_IMNTRCR271                 0xFFEA243CU                 // R/W 32  INTC-Monitor Control Register271
#define INTC_IMNTRCR272                 0xFFEA2440U                 // R/W 32  INTC-Monitor Control Register272
#define INTC_IMNTRCR273                 0xFFEA2444U                 // R/W 32  INTC-Monitor Control Register273
#define INTC_IMNTRCR274                 0xFFEA2448U                 // R/W 32  INTC-Monitor Control Register274
#define INTC_IMNTRCR275                 0xFFEA244CU                 // R/W 32  INTC-Monitor Control Register275
#define INTC_IMNTRCR276                 0xFFEA2450U                 // R/W 32  INTC-Monitor Control Register276
#define INTC_IMNTRCR277                 0xFFEA2454U                 // R/W 32  INTC-Monitor Control Register277
#define INTC_IMNTRCR278                 0xFFEA2458U                 // R/W 32  INTC-Monitor Control Register278
#define INTC_IMNTRCR279                 0xFFEA245CU                 // R/W 32  INTC-Monitor Control Register279
#define INTC_IMNTRCR280                 0xFFEA2460U                 // R/W 32  INTC-Monitor Control Register280
#define INTC_IMNTRCR281                 0xFFEA2464U                 // R/W 32  INTC-Monitor Control Register281
#define INTC_IMNTRCR282                 0xFFEA2468U                 // R/W 32  INTC-Monitor Control Register282
#define INTC_IMNTRCR283                 0xFFEA246CU                 // R/W 32  INTC-Monitor Control Register283
#define INTC_IMNTRCR284                 0xFFEA2470U                 // R/W 32  INTC-Monitor Control Register284
#define INTC_IMNTRCR285                 0xFFEA2474U                 // R/W 32  INTC-Monitor Control Register285
#define INTC_IMNTRCR286                 0xFFEA2478U                 // R/W 32  INTC-Monitor Control Register286
#define INTC_IMNTRCR287                 0xFFEA247CU                 // R/W 32  INTC-Monitor Control Register287
#define INTC_IMNTRCR288                 0xFFEA2480U                 // R/W 32  INTC-Monitor Control Register288
#define INTC_IMNTRCR289                 0xFFEA2484U                 // R/W 32  INTC-Monitor Control Register289
#define INTC_IMNTRCR290                 0xFFEA2488U                 // R/W 32  INTC-Monitor Control Register290
#define INTC_IMNTRCR291                 0xFFEA248CU                 // R/W 32  INTC-Monitor Control Register291
#define INTC_IMNTRCR292                 0xFFEA2490U                 // R/W 32  INTC-Monitor Control Register292
#define INTC_IMNTRCR293                 0xFFEA2494U                 // R/W 32  INTC-Monitor Control Register293
#define INTC_IMNTRCR294                 0xFFEA2498U                 // R/W 32  INTC-Monitor Control Register294
#define INTC_IMNTRCR295                 0xFFEA249CU                 // R/W 32  INTC-Monitor Control Register295
#define INTC_IMNTRCR296                 0xFFEA24A0U                 // R/W 32  INTC-Monitor Control Register296
#define INTC_IMNTRCR297                 0xFFEA24A4U                 // R/W 32  INTC-Monitor Control Register297
#define INTC_IMNTRCR298                 0xFFEA24A8U                 // R/W 32  INTC-Monitor Control Register298
#define INTC_IMNTRCR299                 0xFFEA24ACU                 // R/W 32  INTC-Monitor Control Register299
#define INTC_IMNTRCR300                 0xFFEA24B0U                 // R/W 32  INTC-Monitor Control Register300
#define INTC_IMNTRCR301                 0xFFEA24B4U                 // R/W 32  INTC-Monitor Control Register301
#define INTC_IMNTRCR302                 0xFFEA24B8U                 // R/W 32  INTC-Monitor Control Register302
#define INTC_IMNTRCR303                 0xFFEA24BCU                 // R/W 32  INTC-Monitor Control Register303
#define INTC_IMNTRCR304                 0xFFEA24C0U                 // R/W 32  INTC-Monitor Control Register304
#define INTC_IMNTRCR305                 0xFFEA24C4U                 // R/W 32  INTC-Monitor Control Register305
#define INTC_IMNTRCR306                 0xFFEA24C8U                 // R/W 32  INTC-Monitor Control Register306
#define INTC_IMNTRCR307                 0xFFEA24CCU                 // R/W 32  INTC-Monitor Control Register307
#define INTC_IMNTRCR308                 0xFFEA24D0U                 // R/W 32  INTC-Monitor Control Register308
#define INTC_IMNTRCR309                 0xFFEA24D4U                 // R/W 32  INTC-Monitor Control Register309
#define INTC_IMNTRCR310                 0xFFEA24D8U                 // R/W 32  INTC-Monitor Control Register310
#define INTC_IMNTRCR311                 0xFFEA24DCU                 // R/W 32  INTC-Monitor Control Register311
#define INTC_IMNTRCR312                 0xFFEA24E0U                 // R/W 32  INTC-Monitor Control Register312
#define INTC_IMNTRCR313                 0xFFEA24E4U                 // R/W 32  INTC-Monitor Control Register313
#define INTC_IMNTRCR314                 0xFFEA24E8U                 // R/W 32  INTC-Monitor Control Register314
#define INTC_IMNTRCR315                 0xFFEA24ECU                 // R/W 32  INTC-Monitor Control Register315
#define INTC_IMNTRCR316                 0xFFEA24F0U                 // R/W 32  INTC-Monitor Control Register316
#define INTC_IMNTRCR317                 0xFFEA24F4U                 // R/W 32  INTC-Monitor Control Register317
#define INTC_IMNTRCR318                 0xFFEA24F8U                 // R/W 32  INTC-Monitor Control Register318
#define INTC_IMNTRCR319                 0xFFEA24FCU                 // R/W 32  INTC-Monitor Control Register319
#define INTC_IMNTRCR320                 0xFFEA2500U                 // R/W 32  INTC-Monitor Control Register320
#define INTC_IMNTRCR321                 0xFFEA2504U                 // R/W 32  INTC-Monitor Control Register321
#define INTC_IMNTRCR322                 0xFFEA2508U                 // R/W 32  INTC-Monitor Control Register322
#define INTC_IMNTRCR323                 0xFFEA250CU                 // R/W 32  INTC-Monitor Control Register323
#define INTC_IMNTRCR324                 0xFFEA2510U                 // R/W 32  INTC-Monitor Control Register324
#define INTC_IMNTRCR325                 0xFFEA2514U                 // R/W 32  INTC-Monitor Control Register325
#define INTC_IMNTRCR326                 0xFFEA2518U                 // R/W 32  INTC-Monitor Control Register326
#define INTC_IMNTRCR327                 0xFFEA251CU                 // R/W 32  INTC-Monitor Control Register327
#define INTC_IMNTRCR328                 0xFFEA2520U                 // R/W 32  INTC-Monitor Control Register328
#define INTC_IMNTRCR329                 0xFFEA2524U                 // R/W 32  INTC-Monitor Control Register329
#define INTC_IMNTRCR330                 0xFFEA2528U                 // R/W 32  INTC-Monitor Control Register330
#define INTC_IMNTRCR331                 0xFFEA252CU                 // R/W 32  INTC-Monitor Control Register331
#define INTC_IMNTRCR332                 0xFFEA2530U                 // R/W 32  INTC-Monitor Control Register332
#define INTC_IMNTRCR333                 0xFFEA2534U                 // R/W 32  INTC-Monitor Control Register333
#define INTC_IMNTRCR334                 0xFFEA2538U                 // R/W 32  INTC-Monitor Control Register334
#define INTC_IMNTRCR335                 0xFFEA253CU                 // R/W 32  INTC-Monitor Control Register335
#define INTC_IMNTRCR336                 0xFFEA2540U                 // R/W 32  INTC-Monitor Control Register336
#define INTC_IMNTRCR337                 0xFFEA2544U                 // R/W 32  INTC-Monitor Control Register337
#define INTC_IMNTRCR338                 0xFFEA2548U                 // R/W 32  INTC-Monitor Control Register338
#define INTC_IMNTRCR339                 0xFFEA254CU                 // R/W 32  INTC-Monitor Control Register339
#define INTC_IMNTRCR340                 0xFFEA2550U                 // R/W 32  INTC-Monitor Control Register340
#define INTC_IMNTRCR341                 0xFFEA2554U                 // R/W 32  INTC-Monitor Control Register341
#define INTC_IMNTRCR342                 0xFFEA2558U                 // R/W 32  INTC-Monitor Control Register342
#define INTC_IMNTRCR343                 0xFFEA255CU                 // R/W 32  INTC-Monitor Control Register343
#define INTC_IMNTRCR344                 0xFFEA2560U                 // R/W 32  INTC-Monitor Control Register344
#define INTC_IMNTRCR345                 0xFFEA2564U                 // R/W 32  INTC-Monitor Control Register345
#define INTC_IMNTRCR346                 0xFFEA2568U                 // R/W 32  INTC-Monitor Control Register346
#define INTC_IMNTRCR347                 0xFFEA256CU                 // R/W 32  INTC-Monitor Control Register347
#define INTC_IMNTRCR348                 0xFFEA2570U                 // R/W 32  INTC-Monitor Control Register348
#define INTC_IMNTRCR349                 0xFFEA2574U                 // R/W 32  INTC-Monitor Control Register349
#define INTC_IMNTRCR350                 0xFFEA2578U                 // R/W 32  INTC-Monitor Control Register350
#define INTC_IMNTRCR351                 0xFFEA257CU                 // R/W 32  INTC-Monitor Control Register351
#define INTC_IMNTRCR352                 0xFFEA2580U                 // R/W 32  INTC-Monitor Control Register352
#define INTC_IMNTRCR353                 0xFFEA2584U                 // R/W 32  INTC-Monitor Control Register353
#define INTC_IMNTRCR354                 0xFFEA2588U                 // R/W 32  INTC-Monitor Control Register354
#define INTC_IMNTRCR355                 0xFFEA258CU                 // R/W 32  INTC-Monitor Control Register355
#define INTC_IMNTRCR356                 0xFFEA2590U                 // R/W 32  INTC-Monitor Control Register356
#define INTC_IMNTRCR357                 0xFFEA2594U                 // R/W 32  INTC-Monitor Control Register357
#define INTC_IMNTRCR358                 0xFFEA2598U                 // R/W 32  INTC-Monitor Control Register358
#define INTC_IMNTRCR359                 0xFFEA259CU                 // R/W 32  INTC-Monitor Control Register359
#define INTC_IMNTRCR360                 0xFFEA25A0U                 // R/W 32  INTC-Monitor Control Register360
#define INTC_IMNTRCR361                 0xFFEA25A4U                 // R/W 32  INTC-Monitor Control Register361
#define INTC_IMNTRCR362                 0xFFEA25A8U                 // R/W 32  INTC-Monitor Control Register362
#define INTC_IMNTRCR363                 0xFFEA25ACU                 // R/W 32  INTC-Monitor Control Register363
#define INTC_IMNTRCR364                 0xFFEA25B0U                 // R/W 32  INTC-Monitor Control Register364
#define INTC_IMNTRCR365                 0xFFEA25B4U                 // R/W 32  INTC-Monitor Control Register365
#define INTC_IMNTRCR366                 0xFFEA25B8U                 // R/W 32  INTC-Monitor Control Register366
#define INTC_IMNTRCR367                 0xFFEA25BCU                 // R/W 32  INTC-Monitor Control Register367
#define INTC_IMNTRCR368                 0xFFEA25C0U                 // R/W 32  INTC-Monitor Control Register368
#define INTC_IMNTRCR369                 0xFFEA25C4U                 // R/W 32  INTC-Monitor Control Register369
#define INTC_IMNTRCR370                 0xFFEA25C8U                 // R/W 32  INTC-Monitor Control Register370
#define INTC_IMNTRCR371                 0xFFEA25CCU                 // R/W 32  INTC-Monitor Control Register371
#define INTC_IMNTRCR372                 0xFFEA25D0U                 // R/W 32  INTC-Monitor Control Register372
#define INTC_IMNTRCR373                 0xFFEA25D4U                 // R/W 32  INTC-Monitor Control Register373
#define INTC_IMNTRCR374                 0xFFEA25D8U                 // R/W 32  INTC-Monitor Control Register374
#define INTC_IMNTRCR375                 0xFFEA25DCU                 // R/W 32  INTC-Monitor Control Register375
#define INTC_IMNTRCR376                 0xFFEA25E0U                 // R/W 32  INTC-Monitor Control Register376
#define INTC_IMNTRCR377                 0xFFEA25E4U                 // R/W 32  INTC-Monitor Control Register377
#define INTC_IMNTRCR378                 0xFFEA25E8U                 // R/W 32  INTC-Monitor Control Register378
#define INTC_IMNTRCR379                 0xFFEA25ECU                 // R/W 32  INTC-Monitor Control Register379
#define INTC_IMNTRCR380                 0xFFEA25F0U                 // R/W 32  INTC-Monitor Control Register380
#define INTC_IMNTRCR381                 0xFFEA25F4U                 // R/W 32  INTC-Monitor Control Register381
#define INTC_IMNTRCR382                 0xFFEA25F8U                 // R/W 32  INTC-Monitor Control Register382
#define INTC_IMNTRCR383                 0xFFEA25FCU                 // R/W 32  INTC-Monitor Control Register383
#define INTC_IMNTRCR384                 0xFFEA2600U                 // R/W 32  INTC-Monitor Control Register384
#define INTC_IMNTRCR385                 0xFFEA2604U                 // R/W 32  INTC-Monitor Control Register385
#define INTC_IMNTRCR386                 0xFFEA2608U                 // R/W 32  INTC-Monitor Control Register386
#define INTC_IMNTRCR387                 0xFFEA260CU                 // R/W 32  INTC-Monitor Control Register387
#define INTC_IMNTRCR388                 0xFFEA2610U                 // R/W 32  INTC-Monitor Control Register388
#define INTC_IMNTRCR389                 0xFFEA2614U                 // R/W 32  INTC-Monitor Control Register389
#define INTC_IMNTRCR390                 0xFFEA2618U                 // R/W 32  INTC-Monitor Control Register390
#define INTC_IMNTRCR391                 0xFFEA261CU                 // R/W 32  INTC-Monitor Control Register391
#define INTC_IMNTRCR392                 0xFFEA2620U                 // R/W 32  INTC-Monitor Control Register392
#define INTC_IMNTRCR393                 0xFFEA2624U                 // R/W 32  INTC-Monitor Control Register393
#define INTC_IMNTRCR394                 0xFFEA2628U                 // R/W 32  INTC-Monitor Control Register394
#define INTC_IMNTRCR395                 0xFFEA262CU                 // R/W 32  INTC-Monitor Control Register395
#define INTC_IMNTRCR396                 0xFFEA2630U                 // R/W 32  INTC-Monitor Control Register396
#define INTC_IMNTRCR397                 0xFFEA2634U                 // R/W 32  INTC-Monitor Control Register397
#define INTC_IMNTRCR398                 0xFFEA2638U                 // R/W 32  INTC-Monitor Control Register398
#define INTC_IMNTRCR399                 0xFFEA263CU                 // R/W 32  INTC-Monitor Control Register399
#define INTC_IMNTRCR400                 0xFFEA2640U                 // R/W 32  INTC-Monitor Control Register400
#define INTC_IMNTRCR401                 0xFFEA2644U                 // R/W 32  INTC-Monitor Control Register401
#define INTC_IMNTRCR402                 0xFFEA2648U                 // R/W 32  INTC-Monitor Control Register402
#define INTC_IMNTRCR403                 0xFFEA264CU                 // R/W 32  INTC-Monitor Control Register403
#define INTC_IMNTRCR404                 0xFFEA2650U                 // R/W 32  INTC-Monitor Control Register404
#define INTC_IMNTRCR405                 0xFFEA2654U                 // R/W 32  INTC-Monitor Control Register405
#define INTC_IMNTRCR406                 0xFFEA2658U                 // R/W 32  INTC-Monitor Control Register406
#define INTC_IMNTRCR407                 0xFFEA265CU                 // R/W 32  INTC-Monitor Control Register407
#define INTC_IMNTRCR408                 0xFFEA2660U                 // R/W 32  INTC-Monitor Control Register408
#define INTC_IMNTRCR409                 0xFFEA2664U                 // R/W 32  INTC-Monitor Control Register409
#define INTC_IMNTRCR410                 0xFFEA2668U                 // R/W 32  INTC-Monitor Control Register410
#define INTC_IMNTRCR411                 0xFFEA266CU                 // R/W 32  INTC-Monitor Control Register411
#define INTC_IMNTRCR412                 0xFFEA2670U                 // R/W 32  INTC-Monitor Control Register412
#define INTC_IMNTRCR413                 0xFFEA2674U                 // R/W 32  INTC-Monitor Control Register413
#define INTC_IMNTRCR414                 0xFFEA2678U                 // R/W 32  INTC-Monitor Control Register414
#define INTC_IMNTRCR415                 0xFFEA267CU                 // R/W 32  INTC-Monitor Control Register415
#define INTC_IMNTRCR416                 0xFFEA2680U                 // R/W 32  INTC-Monitor Control Register416
#define INTC_IMNTRCR417                 0xFFEA2684U                 // R/W 32  INTC-Monitor Control Register417
#define INTC_IMNTRCR418                 0xFFEA2688U                 // R/W 32  INTC-Monitor Control Register418
#define INTC_IMNTRCR419                 0xFFEA268CU                 // R/W 32  INTC-Monitor Control Register419
#define INTC_IMNTRCR420                 0xFFEA2690U                 // R/W 32  INTC-Monitor Control Register420
#define INTC_IMNTRCR421                 0xFFEA2694U                 // R/W 32  INTC-Monitor Control Register421
#define INTC_IMNTRCR422                 0xFFEA2698U                 // R/W 32  INTC-Monitor Control Register422
#define INTC_IMNTRCR423                 0xFFEA269CU                 // R/W 32  INTC-Monitor Control Register423
#define INTC_IMNTRCR424                 0xFFEA26A0U                 // R/W 32  INTC-Monitor Control Register424
#define INTC_IMNTRCR425                 0xFFEA26A4U                 // R/W 32  INTC-Monitor Control Register425
#define INTC_IMNTRCR426                 0xFFEA26A8U                 // R/W 32  INTC-Monitor Control Register426
#define INTC_IMNTRCR427                 0xFFEA26ACU                 // R/W 32  INTC-Monitor Control Register427
#define INTC_IMNTRCR428                 0xFFEA26B0U                 // R/W 32  INTC-Monitor Control Register428
#define INTC_IMNTRCR429                 0xFFEA26B4U                 // R/W 32  INTC-Monitor Control Register429
#define INTC_IMNTRCR430                 0xFFEA26B8U                 // R/W 32  INTC-Monitor Control Register430
#define INTC_IMNTRCR431                 0xFFEA26BCU                 // R/W 32  INTC-Monitor Control Register431
#define INTC_IMNTRCR432                 0xFFEA26C0U                 // R/W 32  INTC-Monitor Control Register432
#define INTC_IMNTRCR433                 0xFFEA26C4U                 // R/W 32  INTC-Monitor Control Register433
#define INTC_IMNTRCR434                 0xFFEA26C8U                 // R/W 32  INTC-Monitor Control Register434
#define INTC_IMNTRCR435                 0xFFEA26CCU                 // R/W 32  INTC-Monitor Control Register435
#define INTC_IMNTRCR436                 0xFFEA26D0U                 // R/W 32  INTC-Monitor Control Register436
#define INTC_IMNTRCR437                 0xFFEA26D4U                 // R/W 32  INTC-Monitor Control Register437
#define INTC_IMNTRCR438                 0xFFEA26D8U                 // R/W 32  INTC-Monitor Control Register438
#define INTC_IMNTRCR439                 0xFFEA26DCU                 // R/W 32  INTC-Monitor Control Register439
#define INTC_IMNTRCR440                 0xFFEA26E0U                 // R/W 32  INTC-Monitor Control Register440
#define INTC_IMNTRCR441                 0xFFEA26E4U                 // R/W 32  INTC-Monitor Control Register441
#define INTC_IMNTRCR442                 0xFFEA26E8U                 // R/W 32  INTC-Monitor Control Register442
#define INTC_IMNTRCR443                 0xFFEA26ECU                 // R/W 32  INTC-Monitor Control Register443
#define INTC_IMNTRCR444                 0xFFEA26F0U                 // R/W 32  INTC-Monitor Control Register444
#define INTC_IMNTRCR445                 0xFFEA26F4U                 // R/W 32  INTC-Monitor Control Register445
#define INTC_IMNTRCR446                 0xFFEA26F8U                 // R/W 32  INTC-Monitor Control Register446
#define INTC_IMNTRCR447                 0xFFEA26FCU                 // R/W 32  INTC-Monitor Control Register447
#define INTC_IMNTRCR448                 0xFFEA2700U                 // R/W 32  INTC-Monitor Control Register448
#define INTC_IMNTRCR449                 0xFFEA2704U                 // R/W 32  INTC-Monitor Control Register449
#define INTC_IMNTRCR450                 0xFFEA2708U                 // R/W 32  INTC-Monitor Control Register450
#define INTC_IMNTRCR451                 0xFFEA270CU                 // R/W 32  INTC-Monitor Control Register451
#define INTC_IMNTRCR452                 0xFFEA2710U                 // R/W 32  INTC-Monitor Control Register452
#define INTC_IMNTRCR453                 0xFFEA2714U                 // R/W 32  INTC-Monitor Control Register453
#define INTC_IMNTRCR454                 0xFFEA2718U                 // R/W 32  INTC-Monitor Control Register454
#define INTC_IMNTRCR455                 0xFFEA271CU                 // R/W 32  INTC-Monitor Control Register455
#define INTC_IMNTRCR456                 0xFFEA2720U                 // R/W 32  INTC-Monitor Control Register456
#define INTC_IMNTRCR457                 0xFFEA2724U                 // R/W 32  INTC-Monitor Control Register457
#define INTC_IMNTRCR458                 0xFFEA2728U                 // R/W 32  INTC-Monitor Control Register458
#define INTC_IMNTRCR459                 0xFFEA272CU                 // R/W 32  INTC-Monitor Control Register459
#define INTC_IMNTRCR460                 0xFFEA2730U                 // R/W 32  INTC-Monitor Control Register460
#define INTC_IMNTRCR461                 0xFFEA2734U                 // R/W 32  INTC-Monitor Control Register461
#define INTC_IMNTRCR462                 0xFFEA2738U                 // R/W 32  INTC-Monitor Control Register462
#define INTC_IMNTRCR463                 0xFFEA273CU                 // R/W 32  INTC-Monitor Control Register463
#define INTC_IMNTRCR464                 0xFFEA2740U                 // R/W 32  INTC-Monitor Control Register464
#define INTC_IMNTRCR465                 0xFFEA2744U                 // R/W 32  INTC-Monitor Control Register465
#define INTC_IMNTRCR466                 0xFFEA2748U                 // R/W 32  INTC-Monitor Control Register466
#define INTC_IMNTRCR467                 0xFFEA274CU                 // R/W 32  INTC-Monitor Control Register467
#define INTC_IMNTRCR468                 0xFFEA2750U                 // R/W 32  INTC-Monitor Control Register468
#define INTC_IMNTRCR469                 0xFFEA2754U                 // R/W 32  INTC-Monitor Control Register469
#define INTC_IMNTRCR470                 0xFFEA2758U                 // R/W 32  INTC-Monitor Control Register470
#define INTC_IMNTRCR471                 0xFFEA275CU                 // R/W 32  INTC-Monitor Control Register471
#define INTC_IMNTRCR472                 0xFFEA2760U                 // R/W 32  INTC-Monitor Control Register472
#define INTC_IMNTRCR473                 0xFFEA2764U                 // R/W 32  INTC-Monitor Control Register473
#define INTC_IMNTRCR474                 0xFFEA2768U                 // R/W 32  INTC-Monitor Control Register474
#define INTC_IMNTRCR475                 0xFFEA276CU                 // R/W 32  INTC-Monitor Control Register475
#define INTC_IMNTRCR476                 0xFFEA2770U                 // R/W 32  INTC-Monitor Control Register476
#define INTC_IMNTRCR477                 0xFFEA2774U                 // R/W 32  INTC-Monitor Control Register477
#define INTC_IMNTRCR478                 0xFFEA2778U                 // R/W 32  INTC-Monitor Control Register478
#define INTC_IMNTRCR479                 0xFFEA277CU                 // R/W 32  INTC-Monitor Control Register479
#define INTC_IMNTRCR480                 0xFFEA2780U                 // R/W 32  INTC-Monitor Control Register480
#define INTC_IMNTRCR481                 0xFFEA2784U                 // R/W 32  INTC-Monitor Control Register481
#define INTC_IMNTRCR482                 0xFFEA2788U                 // R/W 32  INTC-Monitor Control Register482
#define INTC_IMNTRCR483                 0xFFEA278CU                 // R/W 32  INTC-Monitor Control Register483
#define INTC_IMNTRCR484                 0xFFEA2790U                 // R/W 32  INTC-Monitor Control Register484
#define INTC_IMNTRCR485                 0xFFEA2794U                 // R/W 32  INTC-Monitor Control Register485
#define INTC_IMNTRCR486                 0xFFEA2798U                 // R/W 32  INTC-Monitor Control Register486
#define INTC_IMNTRCR487                 0xFFEA279CU                 // R/W 32  INTC-Monitor Control Register487
#define INTC_IMNTRSR0                   0xFFEA3000U                 // R/W 32  INTC-Monitor Status Register0
#define INTC_IMNTRSR1                   0xFFEA3004U                 // R/W 32  INTC-Monitor Status Register1
#define INTC_IMNTRSR2                   0xFFEA3008U                 // R/W 32  INTC-Monitor Status Register2
#define INTC_IMNTRSR3                   0xFFEA300CU                 // R/W 32  INTC-Monitor Status Register3
#define INTC_IMNTRSR4                   0xFFEA3010U                 // R/W 32  INTC-Monitor Status Register4
#define INTC_IMNTRSR5                   0xFFEA3014U                 // R/W 32  INTC-Monitor Status Register5
#define INTC_IMNTRSR6                   0xFFEA3018U                 // R/W 32  INTC-Monitor Status Register6
#define INTC_IMNTRSR7                   0xFFEA301CU                 // R/W 32  INTC-Monitor Status Register7
#define INTC_IMNTRSR8                   0xFFEA3020U                 // R/W 32  INTC-Monitor Status Register8
#define INTC_IMNTRSR9                   0xFFEA3024U                 // R/W 32  INTC-Monitor Status Register9
#define INTC_IMNTRSR10                  0xFFEA3028U                 // R/W 32  INTC-Monitor Status Register10
#define INTC_IMNTRSR11                  0xFFEA302CU                 // R/W 32  INTC-Monitor Status Register11
#define INTC_IMNTRSR12                  0xFFEA3030U                 // R/W 32  INTC-Monitor Status Register12
#define INTC_IMNTRSR13                  0xFFEA3034U                 // R/W 32  INTC-Monitor Status Register13
#define INTC_IMNTRSR14                  0xFFEA3038U                 // R/W 32  INTC-Monitor Status Register14
#define INTC_IMNTRSR15                  0xFFEA303CU                 // R/W 32  INTC-Monitor Status Register15
#define INTC_IMNTRSR16                  0xFFEA3040U                 // R/W 32  INTC-Monitor Status Register16
#define INTC_IMNTRSR17                  0xFFEA3044U                 // R/W 32  INTC-Monitor Status Register17
#define INTC_IMNTRSR18                  0xFFEA3048U                 // R/W 32  INTC-Monitor Status Register18
#define INTC_IMNTRSR19                  0xFFEA304CU                 // R/W 32  INTC-Monitor Status Register19
#define INTC_IMNTRSR20                  0xFFEA3050U                 // R/W 32  INTC-Monitor Status Register20
#define INTC_IMNTRSR21                  0xFFEA3054U                 // R/W 32  INTC-Monitor Status Register21
#define INTC_IMNTRSR22                  0xFFEA3058U                 // R/W 32  INTC-Monitor Status Register22
#define INTC_IMNTRSR23                  0xFFEA305CU                 // R/W 32  INTC-Monitor Status Register23
#define INTC_IMNTRSR24                  0xFFEA3060U                 // R/W 32  INTC-Monitor Status Register24
#define INTC_IMNTRSR25                  0xFFEA3064U                 // R/W 32  INTC-Monitor Status Register25
#define INTC_IMNTRSR26                  0xFFEA3068U                 // R/W 32  INTC-Monitor Status Register26
#define INTC_IMNTRSR27                  0xFFEA306CU                 // R/W 32  INTC-Monitor Status Register27
#define INTC_IMNTRSR28                  0xFFEA3070U                 // R/W 32  INTC-Monitor Status Register28
#define INTC_IMNTRSR29                  0xFFEA3074U                 // R/W 32  INTC-Monitor Status Register29
#define INTC_IMNTRSR30                  0xFFEA3078U                 // R/W 32  INTC-Monitor Status Register30
#define INTC_IMNTRSR31                  0xFFEA307CU                 // R/W 32  INTC-Monitor Status Register31
#define INTC_IMNTRSR32                  0xFFEA3080U                 // R/W 32  INTC-Monitor Status Register32
#define INTC_IMNTRSR33                  0xFFEA3084U                 // R/W 32  INTC-Monitor Status Register33
#define INTC_IMNTRSR34                  0xFFEA3088U                 // R/W 32  INTC-Monitor Status Register34
#define INTC_IMNTRSR35                  0xFFEA308CU                 // R/W 32  INTC-Monitor Status Register35
#define INTC_IMNTRSR36                  0xFFEA3090U                 // R/W 32  INTC-Monitor Status Register36
#define INTC_IMNTRSR37                  0xFFEA3094U                 // R/W 32  INTC-Monitor Status Register37
#define INTC_IMNTRSR38                  0xFFEA3098U                 // R/W 32  INTC-Monitor Status Register38
#define INTC_IMNTRSR39                  0xFFEA309CU                 // R/W 32  INTC-Monitor Status Register39
#define INTC_IMNTRSR40                  0xFFEA30A0U                 // R/W 32  INTC-Monitor Status Register40
#define INTC_IMNTRSR41                  0xFFEA30A4U                 // R/W 32  INTC-Monitor Status Register41
#define INTC_IMNTRSR42                  0xFFEA30A8U                 // R/W 32  INTC-Monitor Status Register42
#define INTC_IMNTRSR43                  0xFFEA30ACU                 // R/W 32  INTC-Monitor Status Register43
#define INTC_IMNTRSR44                  0xFFEA30B0U                 // R/W 32  INTC-Monitor Status Register44
#define INTC_IMNTRSR45                  0xFFEA30B4U                 // R/W 32  INTC-Monitor Status Register45
#define INTC_IMNTRSR46                  0xFFEA30B8U                 // R/W 32  INTC-Monitor Status Register46
#define INTC_IMNTRSR47                  0xFFEA30BCU                 // R/W 32  INTC-Monitor Status Register47
#define INTC_IMNTRSR48                  0xFFEA30C0U                 // R/W 32  INTC-Monitor Status Register48
#define INTC_IMNTRSR49                  0xFFEA30C4U                 // R/W 32  INTC-Monitor Status Register49
#define INTC_IMNTRSR50                  0xFFEA30C8U                 // R/W 32  INTC-Monitor Status Register50
#define INTC_IMNTRSR51                  0xFFEA30CCU                 // R/W 32  INTC-Monitor Status Register51
#define INTC_IMNTRSR52                  0xFFEA30D0U                 // R/W 32  INTC-Monitor Status Register52
#define INTC_IMNTRSR53                  0xFFEA30D4U                 // R/W 32  INTC-Monitor Status Register53
#define INTC_IMNTRSR54                  0xFFEA30D8U                 // R/W 32  INTC-Monitor Status Register54
#define INTC_IMNTRSR55                  0xFFEA30DCU                 // R/W 32  INTC-Monitor Status Register55
#define INTC_IMNTRSR56                  0xFFEA30E0U                 // R/W 32  INTC-Monitor Status Register56
#define INTC_IMNTRSR57                  0xFFEA30E4U                 // R/W 32  INTC-Monitor Status Register57
#define INTC_IMNTRSR58                  0xFFEA30E8U                 // R/W 32  INTC-Monitor Status Register58
#define INTC_IMNTRSR59                  0xFFEA30ECU                 // R/W 32  INTC-Monitor Status Register59
#define INTC_IMNTRSR60                  0xFFEA30F0U                 // R/W 32  INTC-Monitor Status Register60
#define INTC_IMNTRDBGR0                 0xFFEA4000U                 // R/W 32  INTC-Monitor Debug Register0
#define INTC_IMNTRDBGR1                 0xFFEA4004U                 // R/W 32  INTC-Monitor Debug Register1
#define INTC_IMNTRDBGR2                 0xFFEA4008U                 // R/W 32  INTC-Monitor Debug Register2
#define INTC_IMNTRDBGR3                 0xFFEA400CU                 // R/W 32  INTC-Monitor Debug Register3
#define INTC_IMNTRDBGR4                 0xFFEA4010U                 // R/W 32  INTC-Monitor Debug Register4
#define INTC_IMNTRDBGR5                 0xFFEA4014U                 // R/W 32  INTC-Monitor Debug Register5
#define INTC_IMNTRDBGR6                 0xFFEA4018U                 // R/W 32  INTC-Monitor Debug Register6
#define INTC_IMNTRDBGR7                 0xFFEA401CU                 // R/W 32  INTC-Monitor Debug Register7
#define INTC_IMNTRDBGR8                 0xFFEA4020U                 // R/W 32  INTC-Monitor Debug Register8
#define INTC_IMNTRDBGR9                 0xFFEA4024U                 // R/W 32  INTC-Monitor Debug Register9
#define INTC_IMNTRDBGR10                0xFFEA4028U                 // R/W 32  INTC-Monitor Debug Register10
#define INTC_IMNTRDBGR11                0xFFEA402CU                 // R/W 32  INTC-Monitor Debug Register11
#define INTC_IMNTRDBGR12                0xFFEA4030U                 // R/W 32  INTC-Monitor Debug Register12
#define INTC_IMNTRDBGR13                0xFFEA4034U                 // R/W 32  INTC-Monitor Debug Register13
#define INTC_IMNTRDBGR14                0xFFEA4038U                 // R/W 32  INTC-Monitor Debug Register14
#define INTC_IMNTRDBGR15                0xFFEA403CU                 // R/W 32  INTC-Monitor Debug Register15
#define INTC_IMNTRDBGR16                0xFFEA4040U                 // R/W 32  INTC-Monitor Debug Register16
#define INTC_IMNTRDBGR17                0xFFEA4044U                 // R/W 32  INTC-Monitor Debug Register17
#define INTC_IMNTRDBGR18                0xFFEA4048U                 // R/W 32  INTC-Monitor Debug Register18
#define INTC_IMNTRDBGR19                0xFFEA404CU                 // R/W 32  INTC-Monitor Debug Register19
#define INTC_IMNTRDBGR20                0xFFEA4050U                 // R/W 32  INTC-Monitor Debug Register20
#define INTC_IMNTRDBGR21                0xFFEA4054U                 // R/W 32  INTC-Monitor Debug Register21
#define INTC_IMNTRDBGR22                0xFFEA4058U                 // R/W 32  INTC-Monitor Debug Register22
#define INTC_IMNTRDBGR23                0xFFEA405CU                 // R/W 32  INTC-Monitor Debug Register23
#define INTC_IMNTRDBGR24                0xFFEA4060U                 // R/W 32  INTC-Monitor Debug Register24
#define INTC_IMNTRDBGR25                0xFFEA4064U                 // R/W 32  INTC-Monitor Debug Register25
#define INTC_IMNTRDBGR26                0xFFEA4068U                 // R/W 32  INTC-Monitor Debug Register26
#define INTC_IMNTRDBGR27                0xFFEA406CU                 // R/W 32  INTC-Monitor Debug Register27
#define INTC_IMNTRDBGR28                0xFFEA4070U                 // R/W 32  INTC-Monitor Debug Register28
#define INTC_IMNTRDBGR29                0xFFEA4074U                 // R/W 32  INTC-Monitor Debug Register29
#define INTC_IMNTRDBGR30                0xFFEA4078U                 // R/W 32  INTC-Monitor Debug Register30
#define INTC_IMNTRDR                    0xFFEA5000U                 // R/W 32  INTC-Monitor Dummy Register


// *** 12A. Interrupt Controller (INTC-AP) **********************************************************************************************************



// *** 12b. INTC-RT, Interrupt Controller (realtime domain) ******************************************************************************************

// GIC-CR7 (0xF1100000..0xF11FFFFF)
#define ARM_INTC_CPU_BASE               0xF1120000U
#define ARM_INTC_DIST_BASE              0xF1110000U

#define GIC_CPUIF_BASE                  ARM_INTC_CPU_BASE
#define GIC_CPUIF_ICCICR                ( GIC_CPUIF_BASE + 0x00U ) // CPU Interface Control Register
#define GIC_CPUIF_ICCPMR                ( GIC_CPUIF_BASE + 0x04U ) // Interrupt Priority Mask Register
#define GIC_CPUIF_ICCBPR                ( GIC_CPUIF_BASE + 0x08U ) // Binary Point Register
#define GIC_CPUIF_ICCIAR                ( GIC_CPUIF_BASE + 0x0CU ) // Interrupt Acknowledge Register
#define GIC_CPUIF_ICCEOIR               ( GIC_CPUIF_BASE + 0x10U ) // End of Interrupt Register
#define GIC_CPUIF_ICCRPR                ( GIC_CPUIF_BASE + 0x14U ) // Running Priority Register
#define GIC_CPUIF_ICCHPIR               ( GIC_CPUIF_BASE + 0x18U ) // Highest Pending Interrupt Register
#define GIC_CPUIF_ICCABPR               ( GIC_CPUIF_BASE + 0x1CU ) // Aliased Binary Point Register

#define GIC_DIST_BASE                   ARM_INTC_DIST_BASE
#define GIC_DIST_ICDDCR                 ( GIC_DIST_BASE + 0x000U ) // Distributor Control         Register
#define GIC_DIST_ICDISR0                ( GIC_DIST_BASE + 0x080U ) // Interrupt Security          Registers 1 bit  per IRQ
#define GIC_DIST_ICDISER0               ( GIC_DIST_BASE + 0x100U ) // Interrupt Set   Enable      Registers 1 bit  per IRQ, not for SGI
#define GIC_DIST_ICDICER0               ( GIC_DIST_BASE + 0x180U ) // Interrupt Clear Enable      Registers 1 bit  per IRQ, not for SGI
#define GIC_DIST_ICDISPR0               ( GIC_DIST_BASE + 0x200U ) // Interrupt Set   Pending     Registers 1 bit  per IRQ, not for SGI
#define GIC_DIST_ICDICPR0               ( GIC_DIST_BASE + 0x280U ) // Interrupt Clear Pending     Registers 1 bit  per IRQ, not for SGI
#define GIC_DIST_ICDABR0                ( GIC_DIST_BASE + 0x300U ) // Active Bit                  Registers 1 bit  per IRQ, not for SGI/PPI   in ISR
#define GIC_DIST_ICDIPR0                ( GIC_DIST_BASE + 0x400U ) // Interrupt Priority          Registers 1 byte per IRQ
#define GIC_DIST_ICDIPTR0               ( GIC_DIST_BASE + 0x800U ) // Interrupt Processor Targets Registers 1 byte per IRQ, not for SGI/PPI
#define GIC_DIST_ICDICFR0               ( GIC_DIST_BASE + 0xC00U ) // Interrupt Configuration     Registers 2 bits per IRQ, not for SGI/PPI
#define GIC_DIST_ICDISTR0               ( GIC_DIST_BASE + 0xD00U ) // Interrupt Status            Registers 1 bit  per IRQ, not for SGI current state of the actual input signal
#define GIC_DIST_ICDSGIR                ( GIC_DIST_BASE + 0xF00U ) // Software Generated Interrupt Register

#define GIC_DIST_ICDISRn( IRQno)        ( GIC_DIST_BASE + 0x080U + ( ( IRQno & 0x3E0 ) >> 3 ) )
#define GIC_DIST_ICDISERn(IRQno)        ( GIC_DIST_BASE + 0x100U + ( ( IRQno & 0x3E0 ) >> 3 ) )
#define GIC_DIST_ICDICERn(IRQno)        ( GIC_DIST_BASE + 0x180U + ( ( IRQno & 0x3E0 ) >> 3 ) )
#define GIC_DIST_ICDISPRn(IRQno)        ( GIC_DIST_BASE + 0x200U + ( ( IRQno & 0x3E0 ) >> 3 ) )
#define GIC_DIST_ICDICPRn(IRQno)        ( GIC_DIST_BASE + 0x280U + ( ( IRQno & 0x3E0 ) >> 3 ) )
#define GIC_DIST_ICDABRn( IRQno)        ( GIC_DIST_BASE + 0x300U + ( ( IRQno & 0x3E0 ) >> 3 ) )
#define GIC_DIST_ICDIPRn( IRQno)        ( GIC_DIST_BASE + 0x400U + ( ( IRQno         )      ) )
#define GIC_DIST_ICDIPTRn(IRQno)        ( GIC_DIST_BASE + 0x800U + ( ( IRQno         )      ) )
#define GIC_DIST_ICDICFRn(IRQno)        ( GIC_DIST_BASE + 0xC00U + ( ( IRQno & 0x3F0 ) >> 2 ) )
#define GIC_DIST_ICDISTRn(IRQno)        ( GIC_DIST_BASE + 0xD00U + ( ( IRQno & 0x3E0 ) >> 3 ) )


//*** 13. Interrupt Controller(INTC-EX) *************************************************************************************************************

#define INTC_EX_INTREQ_STS0             0xE61C0000U                 // R     32  Interrupt request status register 0
#define INTC_EX_INTEN_STS0              0xE61C0004U                 // R/WC1 32  Interrupt enable status register 0
#define INTC_EX_INTEN_SET0              0xE61C0008U                 // W     32  Interrupt enable set register 0
#define INTC_EX_INTREQ_STS1             0xE61C0010U                 // R     32  Interrupt request status register 1
#define INTC_EX_INTEN_STS1              0xE61C0014U                 // R/WC1 32  Interrupt enable status register 1
#define INTC_EX_INTEN_SET1              0xE61C0018U                 // W     32  Interrupt enable set register 1
#define INTC_EX_DETECT_STATUS           0xE61C0100U                 // R/WC1 32  IRQn detect status register
#define INTC_EX_MONITOR                 0xE61C0104U                 // R     32  IRQn signal level monitor register
#define INTC_EX_HLVL_STS                0xE61C0108U                 // R     32  IRQn high level detect status register
#define INTC_EX_LLVL_STS                0xE61C010CU                 // R     32  IRQn low level detect status register
#define INTC_EX_S_R_EDGE_STS            0xE61C0110U                 // R     32  IRQn sync rising edge detect status register
#define INTC_EX_S_F_EDGE_STS            0xE61C0114U                 // R     32  IRQn sync falling edge detect status register
#define INTC_EX_A_R_EDGE_STS            0xE61C0118U                 // R     32  IRQn async rising edge detect status register
#define INTC_EX_A_F_EDGE_STS            0xE61C011CU                 // R     32  IRQn async falling edge detect status register
#define INTC_EX_CHTEN_STS               0xE61C0120U                 // R     32  Chattering reduction status register
#define INTC_EX_CONFIG_00               0xE61C0180U                 // R/W   32  RQ0 configuration register
#define INTC_EX_CONFIG_01               0xE61C0184U                 // R/W   32  IRQ1 configuration register
#define INTC_EX_CONFIG_02               0xE61C0188U                 // R/W   32  IRQ2 configuration register
#define INTC_EX_CONFIG_03               0xE61C018CU                 // R/W   32  IRQ3 configuration register
#define INTC_EX_CONFIG_04               0xE61C0190U                 // R/W   32  IRQ4 configuration register
#define INTC_EX_CONFIG_05               0xE61C0194U                 // R/W   32  IRQ5 configuration register
#define INTC_EX_CONFIG_06_KAKUSHI       0xE61C0198U                 // R/W   32  IRQ6 configuration register
#define INTC_EX_CONFIG_07_KAKUSHI       0xE61C019CU                 // R/W   32  IRQ7 configuration register
#define INTC_EX_CONFIG_08_KAKUSHI       0xE61C01A0U                 // R/W   32  IRQ8 configuration register
#define INTC_EX_CONFIG_09_KAKUSHI       0xE61C01A4U                 // R/W   32  IRQ9 configuration register
#define INTC_EX_NMIREQ_STS0             0xE61C0400U                 // R     32  NMI request status register 0
#define INTC_EX_NMIEN_STS0              0xE61C0404U                 // R/WC1 32  NMI enable status register 0
#define INTC_EX_NMIEN_SET0              0xE61C0408U                 // W     32  NMI enable set register 0
#define INTC_EX_NMIREQ_STS1             0xE61C0410U                 // R     32  NMI request status register 1
#define INTC_EX_NMIEN_STS1              0xE61C0414U                 // R/WC1 32  NMI enable status register 1
#define INTC_EX_NMIEN_SET1              0xE61C0418U                 // W     32  NMI enable set register 1
#define INTC_EX_HLVL_STS_NMI            0xE61C0508U                 // R     32  NMI high level detect status register
#define INTC_EX_LLVL_STS_NMI            0xE61C050CU                 // R     32  NMI low level detect status register
#define INTC_EX_S_R_EDGE_STS_NMI        0xE61C0510U                 // R     32  NMI sync rising edge detect status register
#define INTC_EX_S_F_EDGE_STS_NMI        0xE61C0514U                 // R     32  NMI sync falling edge detect status register
#define INTC_EX_A_R_EDGE_STS_NMI        0xE61C0518U                 // R     32  NMI async rising edge detect status register
#define INTC_EX_A_F_EDGE_STS_NMI        0xE61C051CU                 // R     32  NMI async falling edge detect status register
#define INTC_EX_CHTEN_STS_NMI           0xE61C0520U                 // R     32  Chattering reduction status register
#define INTC_EX_DEB_SET_NMI             0xE61C0540U                 // R/W   32  NMI debounce setting register
#define INTC_EX_CONFIG0_NMI             0xE61C0580U                 // R/W   32  NMI configuration 0 register
#define INTC_EX_CONFIG1_NMI             0xE61C0584U                 // R/W   32  NMI configuration 1 register
#define INTC_EX_CONFIG2_NMI             0xE61C0588U                 // R/W   32  NMI configuration 2 register
#define INTC_EX_CONFIG3_NMI             0xE61C058CU                 // R/W   32  NMI configuration 3 register
#define INTC_EX_CONFIG4_NMI             0xE61C0590U                 // R/W   32  NMI configuration 4 register
#define INTC_EX_CONFIG5_NMI             0xE61C0594U                 // R/W   32  NMI configuration 5 register
#define INTC_EX_CONFIG6_NMI             0xE61C0598U                 // R/W   32  NMI configuration 6 register
#define INTC_EX_CONFIG7_NMI             0xE61C059CU                 // R/W   32  NMI configuration 7 register
#define INTC_EX_CONFIG8_NMI             0xE61C05A0U                 // R/W   32  NMI configuration 8 register
#define INTC_EX_NMI_LCK                 0xE61C0A00U                 // R/W   32  NMI mask lock set register
#define INTC_EX_NMI_LCKCODE             0xE61C0A04U                 // R/W   32  NMI lock code register
#define INTC_EX_NMI_DBG                 0xE61C0A08U                 // R/W   32  NMI debug control enable register
#define INTC_EX_NMI_DBGCODE             0xE61C0B08U                 // R/W   32  NMI debug code register


// *** 14. Multifunctional Interface (MFIS) 

#define MFIS_MFISLCKR0                  0xE62600C0U                 // R/W   32  MFIS lock register 0
#define MFIS_MFISLCKR1                  0xE62600C4U                 // R/W   32  MFIS lock register 1
#define MFIS_MFISLCKR2                  0xE62600C8U                 // R/W   32  MFIS lock register 2
#define MFIS_MFISLCKR3                  0xE62600CCU                 // R/W   32  MFIS lock register 3
#define MFIS_MFISLCKR4                  0xE62600D0U                 // R/W   32  MFIS lock register 4
#define MFIS_MFISLCKR5                  0xE62600D4U                 // R/W   32  MFIS lock register 5
#define MFIS_MFISLCKR6                  0xE62600D8U                 // R/W   32  MFIS lock register 6
#define MFIS_MFISLCKR7                  0xE62600DCU                 // R/W   32  MFIS lock register 7
#define MFIS_MFISLCKR8                  0xE6260724U                 // R/W   32  MFIS lock register 8
#define MFIS_MFISLCKR9                  0xE6260728U                 // R/W   32  MFIS lock register 9
#define MFIS_MFISLCKR10                 0xE626072CU                 // R/W   32  MFIS lock register 10
#define MFIS_MFISLCKR11                 0xE6260730U                 // R/W   32  MFIS lock register 11
#define MFIS_MFISLCKR12                 0xE6260734U                 // R/W   32  MFIS lock register 12
#define MFIS_MFISLCKR13                 0xE6260738U                 // R/W   32  MFIS lock register 13
#define MFIS_MFISLCKR14                 0xE626073CU                 // R/W   32  MFIS lock register 14
#define MFIS_MFISLCKR15                 0xE6260740U                 // R/W   32  MFIS lock register 15
#define MFIS_MFISLCKR16                 0xE6260744U                 // R/W   32  MFIS lock register 16
#define MFIS_MFISLCKR17                 0xE6260748U                 // R/W   32  MFIS lock register 17
#define MFIS_MFISLCKR18                 0xE626074CU                 // R/W   32  MFIS lock register 18
#define MFIS_MFISLCKR19                 0xE6260750U                 // R/W   32  MFIS lock register 19
#define MFIS_MFISLCKR20                 0xE6260754U                 // R/W   32  MFIS lock register 20
#define MFIS_MFISLCKR21                 0xE6260758U                 // R/W   32  MFIS lock register 21
#define MFIS_MFISLCKR22                 0xE626075CU                 // R/W   32  MFIS lock register 22
#define MFIS_MFISLCKR23                 0xE6260760U                 // R/W   32  MFIS lock register 23
#define MFIS_MFISLCKR24                 0xE6260764U                 // R/W   32  MFIS lock register 24
#define MFIS_MFISLCKR25                 0xE6260768U                 // R/W   32  MFIS lock register 25
#define MFIS_MFISLCKR26                 0xE626076CU                 // R/W   32  MFIS lock register 26
#define MFIS_MFISLCKR27                 0xE6260770U                 // R/W   32  MFIS lock register 27
#define MFIS_MFISLCKR28                 0xE6260774U                 // R/W   32  MFIS lock register 28
#define MFIS_MFISLCKR29                 0xE6260778U                 // R/W   32  MFIS lock register 29
#define MFIS_MFISLCKR30                 0xE626077CU                 // R/W   32  MFIS lock register 30
#define MFIS_MFISLCKR31                 0xE6260780U                 // R/W   32  MFIS lock register 31
#define MFIS_MFISLCKR32                 0xE6260784U                 // R/W   32  MFIS lock register 32
#define MFIS_MFISLCKR33                 0xE6260788U                 // R/W   32  MFIS lock register 33
#define MFIS_MFISLCKR34                 0xE626078CU                 // R/W   32  MFIS lock register 34
#define MFIS_MFISLCKR35                 0xE6260790U                 // R/W   32  MFIS lock register 35
#define MFIS_MFISLCKR36                 0xE6260794U                 // R/W   32  MFIS lock register 36
#define MFIS_MFISLCKR37                 0xE6260798U                 // R/W   32  MFIS lock register 37
#define MFIS_MFISLCKR38                 0xE626079CU                 // R/W   32  MFIS lock register 38
#define MFIS_MFISLCKR39                 0xE62607A0U                 // R/W   32  MFIS lock register 39
#define MFIS_MFISLCKR40                 0xE62607A4U                 // R/W   32  MFIS lock register 40
#define MFIS_MFISLCKR41                 0xE62607A8U                 // R/W   32  MFIS lock register 41
#define MFIS_MFISLCKR42                 0xE62607ACU                 // R/W   32  MFIS lock register 42
#define MFIS_MFISLCKR43                 0xE62607B0U                 // R/W   32  MFIS lock register 43
#define MFIS_MFISLCKR44                 0xE62607B4U                 // R/W   32  MFIS lock register 44
#define MFIS_MFISLCKR45                 0xE62607B8U                 // R/W   32  MFIS lock register 45
#define MFIS_MFISLCKR46                 0xE62607BCU                 // R/W   32  MFIS lock register 46
#define MFIS_MFISLCKR47                 0xE62607C0U                 // R/W   32  MFIS lock register 47
#define MFIS_MFISLCKR48                 0xE62607C4U                 // R/W   32  MFIS lock register 48
#define MFIS_MFISLCKR49                 0xE62607C8U                 // R/W   32  MFIS lock register 49
#define MFIS_MFISLCKR50                 0xE62607CCU                 // R/W   32  MFIS lock register 50
#define MFIS_MFISLCKR51                 0xE62607D0U                 // R/W   32  MFIS lock register 51
#define MFIS_MFISLCKR52                 0xE62607D4U                 // R/W   32  MFIS lock register 52
#define MFIS_MFISLCKR53                 0xE62607D8U                 // R/W   32  MFIS lock register 53
#define MFIS_MFISLCKR54                 0xE62607DCU                 // R/W   32  MFIS lock register 54
#define MFIS_MFISLCKR55                 0xE62607E0U                 // R/W   32  MFIS lock register 55
#define MFIS_MFISLCKR56                 0xE62607E4U                 // R/W   32  MFIS lock register 56
#define MFIS_MFISLCKR57                 0xE62607E8U                 // R/W   32  MFIS lock register 57
#define MFIS_MFISLCKR58                 0xE62607ECU                 // R/W   32  MFIS lock register 58
#define MFIS_MFISLCKR59                 0xE62607F0U                 // R/W   32  MFIS lock register 59
#define MFIS_MFISLCKR60                 0xE62607F4U                 // R/W   32  MFIS lock register 60
#define MFIS_MFISLCKR61                 0xE62607F8U                 // R/W   32  MFIS lock register 61
#define MFIS_MFISLCKR62                 0xE62607FCU                 // R/W   32  MFIS lock register 62
#define MFIS_MFISLCKR63                 0xE6260800U                 // R/W   32  MFIS lock register 63
#define MFIS_MFISASIICR0_KAKUSHI        0xE6260110U                 // R/W   32  MFIS CPU communication control register 0 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR0_KAKUSHI        0xE6260114U                 // R/W   32  MFIS CPU communication control register 0 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIICR1_KAKUSHI        0xE6260118U                 // R/W   32  MFIS CPU communication control register 1 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR1_KAKUSHI        0xE626011CU                 // R/W   32  MFIS CPU communication control register 1 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIICR2_KAKUSHI        0xE6260120U                 // R/W   32  MFIS CPU communication control register 2 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR2_KAKUSHI        0xE6260124U                 // R/W   32  MFIS CPU communication control register 2 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIICR3_KAKUSHI        0xE6260128U                 // R/W   32  MFIS CPU communication control register 3 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR3_KAKUSHI        0xE626012CU                 // R/W   32  MFIS CPU communication control register 3 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIICR4_KAKUSHI        0xE6260130U                 // R/W   32  MFIS CPU communication control register 4 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR4_KAKUSHI        0xE6260134U                 // R/W   32  MFIS CPU communication control register 4 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIICR5_KAKUSHI        0xE6260138U                 // R/W   32  MFIS CPU communication control register 5 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR5_KAKUSHI        0xE626013CU                 // R/W   32  MFIS CPU communication control register 5 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIICR6_KAKUSHI        0xE6260140U                 // R/W   32  MFIS CPU communication control register 6 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR6_KAKUSHI        0xE6260144U                 // R/W   32  MFIS CPU communication control register 6 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIICR7_KAKUSHI        0xE6260148U                 // R/W   32  MFIS CPU communication control register 7 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEICR7_KAKUSHI        0xE626014CU                 // R/W   32  MFIS CPU communication control register 7 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASIMBR0_KAKUSHI        0xE6260160U                 // R/W   32  MFIS CPU communication message register 0 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASIMBR1_KAKUSHI        0xE6260164U                 // R/W   32  MFIS CPU communication message register 1 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASIMBR2_KAKUSHI        0xE6260168U                 // R/W   32  MFIS CPU communication message register 2 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASIMBR3_KAKUSHI        0xE626016CU                 // R/W   32  MFIS CPU communication message register 3 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASIMBR4_KAKUSHI        0xE6260170U                 // R/W   32  MFIS CPU communication message register 4 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASIMBR5_KAKUSHI        0xE6260174U                 // R/W   32  MFIS CPU communication message register 5 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASIMBR6_KAKUSHI        0xE6260178U                 // R/W   32  MFIS CPU communication message register 6 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASIMBR7_KAKUSHI        0xE626017CU                 // R/W   32  MFIS CPU communication message register 7 (ARM CA53/CA57->SH-4A)
#define MFIS_MFISASEMBR0_KAKUSHI        0xE6260180U                 // R/W   32  MFIS CPU communication message register 0 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASEMBR1_KAKUSHI        0xE6260184U                 // R/W   32  MFIS CPU communication message register 1 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASEMBR2_KAKUSHI        0xE6260188U                 // R/W   32  MFIS CPU communication message register 2 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASEMBR3_KAKUSHI        0xE626018CU                 // R/W   32  MFIS CPU communication message register 3 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASEMBR4_KAKUSHI        0xE6260190U                 // R/W   32  MFIS CPU communication message register 4 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASEMBR5_KAKUSHI        0xE6260194U                 // R/W   32  MFIS CPU communication message register 5 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASEMBR6_KAKUSHI        0xE6260198U                 // R/W   32  MFIS CPU communication message register 6 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISASEMBR7_KAKUSHI        0xE626019CU                 // R/W   32  MFIS CPU communication message register 7 (SH-4A->ARM CA53/CA57)
#define MFIS_MFISARIICR0                0xE6260400U                 // R/W   32  MFIS CPU communication control register 0 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR0                0xE6260404U                 // R/W   32  MFIS CPU communication control register 0 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIICR1                0xE6260408U                 // R/W   32  MFIS CPU communication control register 1 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR1                0xE626040CU                 // R/W   32  MFIS CPU communication control register 1 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIICR2                0xE6260410U                 // R/W   32  MFIS CPU communication control register 2 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR2                0xE6260414U                 // R/W   32  MFIS CPU communication control register 2 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIICR3                0xE6260418U                 // R/W   32  MFIS CPU communication control register 3 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR3                0xE626041CU                 // R/W   32  MFIS CPU communication control register 3 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIICR4                0xE6260420U                 // R/W   32  MFIS CPU communication control register 4 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR4                0xE6260424U                 // R/W   32  MFIS CPU communication control register 4 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIICR5                0xE6260428U                 // R/W   32  MFIS CPU communication control register 5 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR5                0xE626042CU                 // R/W   32  MFIS CPU communication control register 5 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIICR6                0xE6260430U                 // R/W   32  MFIS CPU communication control register 6 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR6                0xE6260434U                 // R/W   32  MFIS CPU communication control register 6 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIICR7                0xE6260438U                 // R/W   32  MFIS CPU communication control register 7 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREICR7                0xE626043CU                 // R/W   32  MFIS CPU communication control register 7 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISARIMBR0                0xE6260440U                 // R/W   32  MFIS CPU communication message register 0 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISARIMBR1                0xE6260444U                 // R/W   32  MFIS CPU communication message register 1 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISARIMBR2                0xE6260448U                 // R/W   32  MFIS CPU communication message register 2 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISARIMBR3                0xE626044CU                 // R/W   32  MFIS CPU communication message register 3 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISARIMBR4                0xE6260450U                 // R/W   32  MFIS CPU communication message register 4 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISARIMBR5                0xE6260454U                 // R/W   32  MFIS CPU communication message register 5 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISARIMBR6                0xE6260458U                 // R/W   32  MFIS CPU communication message register 6 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISARIMBR7                0xE626045CU                 // R/W   32  MFIS CPU communication message register 7 (ARM CA53/CA57-> ARM CR7)
#define MFIS_MFISAREMBR0                0xE6260460U                 // R/W   32  MFIS CPU communication message register 0 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISAREMBR1                0xE6260464U                 // R/W   32  MFIS CPU communication message register 1 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISAREMBR2                0xE6260468U                 // R/W   32  MFIS CPU communication message register 2 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISAREMBR3                0xE626046CU                 // R/W   32  MFIS CPU communication message register 3 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISAREMBR4                0xE6260470U                 // R/W   32  MFIS CPU communication message register 4 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISAREMBR5                0xE6260474U                 // R/W   32  MFIS CPU communication message register 5 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISAREMBR6                0xE6260478U                 // R/W   32  MFIS CPU communication message register 6 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISAREMBR7                0xE626047CU                 // R/W   32  MFIS CPU communication message register 7 (ARM CR7-> ARM CA53/CA57)
#define MFIS_MFISRSIICR_KAKUSHI         0xE6260500U                 // R/W   32  MFIS CPU communication control register (ARM CR7 -> SH-4A)
#define MFIS_MFISRSEICR_KAKUSHI         0xE6260504U                 // R/W   32  MFIS CPU communication control register (SH-4A->ARM CR7)
#define MFIS_MFISRSIMBR_KAKUSHI         0xE6260540U                 // R/W   32  MFIS CPU communication message register n (ARM CR7 -> SH-4A )
#define MFIS_MFISRSEMBR_KAKUSHI         0xE6260544U                 // R/W   32  MFIS CPU communication message register n (SH-4A -> ARM CR7)
#define MFIS_SAFGPRR                    0xE6260300U                 // R/W   32  Safety GPR register
#define MFIS_SAFSTERRENR                0xE6260304U                 // R/W   32  Safety set error insertion enable register
#define MFIS_SAFCLERRENR                0xE6260308U                 // R/W   32  Safety clear error insertion enable register
#define MFIS_SAFSTSR                    0xE626030CU                 // R/W   32  Safety error insertion status register
#define MFIS_SAFCTLR                    0xE6260310U                 // R/W   32  Safety Error Insertion Control Resister
#define MFIS_MFIERRCTLR0                0xE6260200U                 // R/W   32  MFI Error Control0 Register
#define MFIS_MFIERRCTLR1                0xE6260204U                 // R/W   32  MFI Error Control1 Register
#define MFIS_MFIERRCTLR2                0xE6260208U                 // R/W   32  MFI Error Control2 Register
#define MFIS_MFIERRCTLR3                0xE626020CU                 // R/W   32  MFI Error Control3 Register
#define MFIS_MFIERRCTLR4                0xE6260210U                 // R/W   32  MFI Error Control4 Register
#define MFIS_MFIERRCTLR5                0xE6260214U                 // R/W   32  MFI Error Control5 Register
#define MFIS_MFIERRCTLR6                0xE6260218U                 // R/W   32  MFI Error Control6 Register
#define MFIS_MFIERRCTLR7                0xE6260260U                 // R/W   32  MFI Error Control7 Register
#define MFIS_MFIERRCTLR8                0xE626026CU                 // R/W   32  MFI Error Control8 Register
#define MFIS_MFIERRCTLR9                0xE6260804U                 // R/W   32  MFI Error Control9 Register
#define MFIS_MFIERRCTLR10               0xE6260808U                 // R/W   32  MFI Error Control10 Register
#define MFIS_MFIERRCTLR11               0xE626080CU                 // R/W   32  MFI Error Control11 Register
#define MFIS_MFIERRCTLR12               0xE6260908U                 // R/W   32  MFI Error Control12 Register
#define MFIS_MFIERRCTLR13               0xE6260918U                 // R/W   32  MFI Error Control13 Register
#define MFIS_MFIERRSTSR0                0xE6260240U                 // R/WC1 32  MFI Error Status0 Register
#define MFIS_MFIERRSTSR1                0xE6260244U                 // R/WC1 32  MFI Error Status1 Register
#define MFIS_MFIERRSTSR2                0xE6260248U                 // R/WC1 32  MFI Error Status2 Register
#define MFIS_MFIERRSTSR3                0xE626024CU                 // R/WC1 32  MFI Error Status3 Register
#define MFIS_MFIERRSTSR4                0xE6260250U                 // R/WC1 32  MFI Error Status4 Register
#define MFIS_MFIERRSTSR5                0xE6260254U                 // R/WC1 32  MFI Error Status5 Register
#define MFIS_MFIERRSTSR6                0xE6260258U                 // R/WC1 32  MFI Error Status6 Register
#define MFIS_MFIERRSTSR7                0xE6260264U                 // R/WC1 32  MFI Error Status7 Register
#define MFIS_MFIERRSTSR8                0xE6260270U                 // R/WC1 32  MFI Error Status8 Register
#define MFIS_MFIERRSTSR9                0xE6260810U                 // R/WC1 32  MFI Error Status9 Register
#define MFIS_MFIERRSTSR10               0xE6260814U                 // R/WC1 32  MFI Error Status10 Register
#define MFIS_MFIERRSTSR11               0xE6260818U                 // R/WC1 32  MFI Error Status11 Register
#define MFIS_MFIERRSTSR12               0xE626090CU                 // R/WC1 32  MFI Error Status12 Register
#define MFIS_MFIERRSTSR13               0xE626091CU                 // R/WC1 32  MFI Error Status13 Register
#define MFIS_MFIERRTGTR0                0xE6260280U                 // R/W   32  MFI Error Target0 Register
#define MFIS_MFIERRTGTR1                0xE6260284U                 // R/W   32  MFI Error Target1 Register
#define MFIS_MFIERRTGTR2                0xE6260288U                 // R/W   32  MFI Error Target2 Register
#define MFIS_MFIERRTGTR3                0xE626028CU                 // R/W   32  MFI Error Target3 Register
#define MFIS_MFIERRTGTR4                0xE6260290U                 // R/W   32  MFI Error Target4 Register
#define MFIS_MFIERRTGTR5                0xE6260294U                 // R/W   32  MFI Error Target5 Register
#define MFIS_MFIERRTGTR6                0xE6260298U                 // R/W   32  MFI Error Target6 Register
#define MFIS_MFIERRTGTR7                0xE6260268U                 // R/W   32  MFI Error Target7 Register
#define MFIS_MFIERRTGTR8                0xE6260274U                 // R/W   32  MFI Error Target8 Register
#define MFIS_MFIERRTGTR9                0xE626081CU                 // R/W   32  MFI Error Target9 Register
#define MFIS_MFIERRTGTR10               0xE6260820U                 // R/W   32  MFI Error Target10 Register
#define MFIS_MFIERRTGTR11               0xE6260824U                 // R/W   32  MFI Error Target11 Register
#define MFIS_MFIERRTGTR12               0xE6260910U                 // R/W   32  MFI Error Target12 Register
#define MFIS_MFIERRTGTR13               0xE6260920U                 // R/W   32  MFI Error Target13 Register
#define MFIS_MFIERRRSTR0                0xE6260700U                 // R/W   32  MFI Error Reset Enable 0
#define MFIS_MFIERRRSTR1                0xE6260704U                 // R/W   32  MFI Error Reset Enable 1
#define MFIS_MFIERRRSTR2                0xE6260708U                 // R/W   32  MFI Error Reset Enable 2
#define MFIS_MFIERRRSTR3                0xE626070CU                 // R/W   32  MFI Error Reset Enable 3
#define MFIS_MFIERRRSTR4                0xE6260710U                 // R/W   32  MFI Error Reset Enable 4
#define MFIS_MFIERRRSTR5                0xE6260714U                 // R/W   32  MFI Error Reset Enable 5
#define MFIS_MFIERRRSTR6                0xE6260718U                 // R/W   32  MFI Error Reset Enable 6
#define MFIS_MFIERRRSTR7                0xE626071CU                 // R/W   32  MFI Error Reset Enable 7
#define MFIS_MFIERRRSTR8                0xE6260720U                 // R/W   32  MFI Error Reset Enable 8
#define MFIS_MFIERRRSTR9                0xE6260828U                 // R/W   32  MFI Error Reset Enable 9
#define MFIS_MFIERRRSTR10               0xE626082CU                 // R/W   32  MFI Error Reset Enable 10
#define MFIS_MFIERRRSTR11               0xE6260830U                 // R/W   32  MFI Error Reset Enable 11
#define MFIS_MFISERRCNTR0               0xE6260834U                 // R/W   32  MFIS Error Count0 Register
#define MFIS_MFISERRCNTR1               0xE6260838U                 // R/W   32  MFIS Error Count1 Register
#define MFIS_MFISERRCNTR4               0xE6260844U                 // R/W   32  MFIS Error Count4 Register
#define MFIS_MFISERRCNTR5               0xE6260848U                 // R/W   32  MFIS Error Count5 Register
#define MFIS_MFISERRCNTR6               0xE626084CU                 // R/W   32  MFIS Error Count6 Register
#define MFIS_MFISERRCNTR7               0xE6260850U                 // R/W   32  MFIS Error Count7 Register
#define MFIS_MFISERRCNTR8               0xE6260854U                 // R/W   32  MFIS Error Count8 Register
#define MFIS_MFISERRCNTR9               0xE6260858U                 // R/W   32  MFIS Error Count9 Register
#define MFIS_MFISERRCNTR10              0xE626085CU                 // R/W   32  MFIS Error Count10 Register
#define MFIS_MFISERRCNTR11              0xE6260860U                 // R/W   32  MFIS Error Count11 Register
#define MFIS_MFISERRCNTR12              0xE6260864U                 // R/W   32  MFIS Error Count12 Register
#define MFIS_MFISERRCNTR13              0xE6260868U                 // R/W   32  MFIS Error Count13 Register
#define MFIS_MFISERRCNTR14              0xE626086CU                 // R/W   32  MFIS Error Count14 Register
#define MFIS_MFISERRCNTR15              0xE6260870U                 // R/W   32  MFIS Error Count15 Register
#define MFIS_MFISERRCNTR16              0xE6260874U                 // R/W   32  MFIS Error Count16 Register
#define MFIS_MFISERRCNTR17              0xE6260878U                 // R/W   32  MFIS Error Count17 Register
#define MFIS_MFISERRCNTR18              0xE626087CU                 // R/W   32  MFIS Error Count18 Register
#define MFIS_MFISERRCNTR19              0xE6260880U                 // R/W   32  MFIS Error Count19 Register
#define MFIS_MFISERRCNTR20              0xE6260884U                 // R/W   32  MFIS Error Count20 Register
#define MFIS_MFISERRCNTR21              0xE6260888U                 // R/W   32  MFIS Error Count21 Register
#define MFIS_MFISERRCNTR22              0xE626088CU                 // R/W   32  MFIS Error Count22 Register
#define MFIS_MFISERRCNTR23              0xE6260890U                 // R/W   32  MFIS Error Count23 Register
#define MFIS_MFISERRCNTR24              0xE6260894U                 // R/W   32  MFIS Error Count24 Register
#define MFIS_MFISERRCNTR25              0xE6260898U                 // R/W   32  MFIS Error Count25 Register
#define MFIS_MFISGEIIDR                 0xE626089CU                 // R/W   32  Software Generate Error Interrupt Register
#define MFIS_MFIEXTRQHLDCNTR            0xE62608A0U                 // R/W   32  External Error Request Hold Control Register 
#define MFIS_MFIEXTRQMSKCNTR            0xE62608A4U                 // R/W   32  External Error Request Mask Control Register
#define MFIS_MFIEXTRQSTSR               0xE62608A8U                 // R     32  External Error Request Status Register
#define MFIS_MFIEXTTMHLDCNTR            0xE62608ACU                 // R     32  External Error Request Hold Timer Counter Register
#define MFIS_MFIEXTTMMSKCNTR            0xE62608B0U                 // R     32  External Error Request Mask Timer Counter Register
#define MFIS_MFIEXTSEQMONR              0xE62608B4U                 // R     32  External Error Request Controller Status Monitor Register
#define MFIS_MFISCMPERRSTSR             0xE62608B8U                 // R/WC1 32  Compare Error Status Register
#define MFIS_MFISWPCNTR                 0xE6260900U                 // R/W   32  Write Protection Control Register
#define MFIS_MFISWACNTR                 0xE6260904U                 // R/W   32  Write Access Control Register
#define MFIS_MFISOFTMDR                 0xE6260600U                 // R     32  Soft MD Register
#define MFIS_MFIBTSTSR                  0xE6260604U                 // R/W(sec), R(nonsec) 32  Boot Status Register
#define MFIS_MFISECCTLR                 0xE62605F0U                 // R/W   32  Security Error Control Register
#define MFIS_MFISECSTSR                 0xE62605F4U                 // R/WC1 32  Security Error Status register
#define MFIS_MFISECMIDR                 0xE62605F8U                 // R     32  Security Error Master ID Register
#define MFIS_MFISECSADR                 0xE62605FCU                 // R     32  Security Error Slave address Register


// *** 15. AXI-bus **********************************************************************************************************************************

#define AXI_DFUSAAREACR0                0xE6785000U                 // R/W 32  DRAM FuSa Area Configuration Register 0
#define AXI_DFUSAAREACR1                0xE6785004U                 // R/W 32  DRAM FuSa Area Configuration Register 1
#define AXI_DFUSAAREACR2                0xE6785008U                 // R/W 32  DRAM FuSa Area Configuration Register 2
#define AXI_DFUSAAREACR3                0xE678500CU                 // R/W 32  DRAM FuSa Area Configuration Register 3
#define AXI_DFUSAAREACR4                0xE6785010U                 // R/W 32  DRAM FuSa Area Configuration Register 4
#define AXI_DFUSAAREACR5                0xE6785014U                 // R/W 32  DRAM FuSa Area Configuration Register 5
#define AXI_DFUSAAREACR6                0xE6785018U                 // R/W 32  DRAM FuSa Area Configuration Register 6
#define AXI_DFUSAAREACR7                0xE678501CU                 // R/W 32  DRAM FuSa Area Configuration Register 7
#define AXI_DFUSAAREACR8                0xE6785020U                 // R/W 32  DRAM FuSa Area Configuration Register 8
#define AXI_DFUSAAREACR9                0xE6785024U                 // R/W 32  DRAM FuSa Area Configuration Register 9
#define AXI_DFUSAAREACR10               0xE6785028U                 // R/W 32  DRAM FuSa Area Configuration Register 10
#define AXI_DFUSAAREACR11               0xE678502CU                 // R/W 32  DRAM FuSa Area Configuration Register 11
#define AXI_DFUSAAREACR12               0xE6785030U                 // R/W 32  DRAM FuSa Area Configuration Register 12
#define AXI_DFUSAAREACR13               0xE6785034U                 // R/W 32  DRAM FuSa Area Configuration Register 13
#define AXI_DFUSAAREACR14               0xE6785038U                 // R/W 32  DRAM FuSa Area Configuration Register 14
#define AXI_DFUSAAREACR15               0xE678503CU                 // R/W 32  DRAM FuSa Area Configuration Register 15

#define AXI_DECCAREACR0                 0xE6785040U                 // R/W 32  DRAM ECC Area Configuration Register 0
#define AXI_DECCAREACR1                 0xE6785044U                 // R/W 32  DRAM ECC Area Configuration Register 1
#define AXI_DECCAREACR2                 0xE6785048U                 // R/W 32  DRAM ECC Area Configuration Register 2
#define AXI_DECCAREACR3                 0xE678504CU                 // R/W 32  DRAM ECC Area Configuration Register 3
#define AXI_DECCAREACR4                 0xE6785050U                 // R/W 32  DRAM ECC Area Configuration Register 4
#define AXI_DECCAREACR5                 0xE6785054U                 // R/W 32  DRAM ECC Area Configuration Register 5
#define AXI_DECCAREACR6                 0xE6785058U                 // R/W 32  DRAM ECC Area Configuration Register 6
#define AXI_DECCAREACR7                 0xE678505CU                 // R/W 32  DRAM ECC Area Configuration Register 7
#define AXI_DECCAREACR8                 0xE6785060U                 // R/W 32  DRAM ECC Area Configuration Register 8
#define AXI_DECCAREACR9                 0xE6785064U                 // R/W 32  DRAM ECC Area Configuration Register 9
#define AXI_DECCAREACR10                0xE6785068U                 // R/W 32  DRAM ECC Area Configuration Register 10
#define AXI_DECCAREACR11                0xE678506CU                 // R/W 32  DRAM ECC Area Configuration Register 11
#define AXI_DECCAREACR12                0xE6785070U                 // R/W 32  DRAM ECC Area Configuration Register 12
#define AXI_DECCAREACR13                0xE6785074U                 // R/W 32  DRAM ECC Area Configuration Register 13
#define AXI_DECCAREACR14                0xE6785078U                 // R/W 32  DRAM ECC Area Configuration Register 14
#define AXI_DECCAREACR15                0xE678507CU                 // R/W 32  DRAM ECC Area Configuration Register 15

#define AXI_SFUSAAREACR0                0xE6785100U                 // R/W 32  SRAM FuSa Area Configuration Register 0
#define AXI_SFUSAAREACR1                0xE6785104U                 // R/W 32  SRAM FuSa Area Configuration Register 1
#define AXI_SFUSAAREACR2                0xE6785108U                 // R/W 32  SRAM FuSa Area Configuration Register 2
#define AXI_SFUSAAREACR3                0xE678510CU                 // R/W 32  SRAM FuSa Area Configuration Register 3
#define AXI_SFUSAAREACR4                0xE6785110U                 // R/W 32  SRAM FuSa Area Configuration Register 4
#define AXI_SFUSAAREACR5                0xE6785114U                 // R/W 32  SRAM FuSa Area Configuration Register 5
#define AXI_SFUSAAREACR6                0xE6785118U                 // R/W 32  SRAM FuSa Area Configuration Register 6
#define AXI_SFUSAAREACR7                0xE678511CU                 // R/W 32  SRAM FuSa Area Configuration Register 7
#define AXI_SFUSAAREACR8                0xE6785120U                 // R/W 32  SRAM FuSa Area Configuration Register 8
#define AXI_SFUSAAREACR9                0xE6785124U                 // R/W 32  SRAM FuSa Area Configuration Register 9
#define AXI_SFUSAAREACR10               0xE6785128U                 // R/W 32  SRAM FuSa Area Configuration Register 10
#define AXI_SFUSAAREACR11               0xE678512CU                 // R/W 32  SRAM FuSa Area Configuration Register 11
#define AXI_SFUSAAREACR12               0xE6785130U                 // R/W 32  SRAM FuSa Area Configuration Register 12
#define AXI_SFUSAAREACR13               0xE6785134U                 // R/W 32  SRAM FuSa Area Configuration Register 13
#define AXI_SFUSAAREACR14               0xE6785138U                 // R/W 32  SRAM FuSa Area Configuration Register 14
#define AXI_SFUSAAREACR15               0xE678513CU                 // R/W 32  SRAM FuSa Area Configuration Register 15

#define AXI_SECCAREACR0                 0xE6785140U                 // R/W 32  SRAM ECC Area Configuration Register 0
#define AXI_SECCAREACR1                 0xE6785144U                 // R/W 32  SRAM ECC Area Configuration Register 1
#define AXI_SECCAREACR2                 0xE6785148U                 // R/W 32  SRAM ECC Area Configuration Register 2
#define AXI_SECCAREACR3                 0xE678514CU                 // R/W 32  SRAM ECC Area Configuration Register 3
#define AXI_SECCAREACR4                 0xE6785150U                 // R/W 32  SRAM ECC Area Configuration Register 4
#define AXI_SECCAREACR5                 0xE6785154U                 // R/W 32  SRAM ECC Area Configuration Register 5
#define AXI_SECCAREACR6                 0xE6785158U                 // R/W 32  SRAM ECC Area Configuration Register 6
#define AXI_SECCAREACR7                 0xE678515CU                 // R/W 32  SRAM ECC Area Configuration Register 7
#define AXI_SECCAREACR8                 0xE6785160U                 // R/W 32  SRAM ECC Area Configuration Register 8
#define AXI_SECCAREACR9                 0xE6785164U                 // R/W 32  SRAM ECC Area Configuration Register 9
#define AXI_SECCAREACR10                0xE6785168U                 // R/W 32  SRAM ECC Area Configuration Register 10
#define AXI_SECCAREACR11                0xE678516CU                 // R/W 32  SRAM ECC Area Configuration Register 11
#define AXI_SECCAREACR12                0xE6785170U                 // R/W 32  SRAM ECC Area Configuration Register 12
#define AXI_SECCAREACR13                0xE6785174U                 // R/W 32  SRAM ECC Area Configuration Register 13
#define AXI_SECCAREACR14                0xE6785178U                 // R/W 32  SRAM ECC Area Configuration Register 14
#define AXI_SECCAREACR15                0xE678517CU                 // R/W 32  SRAM ECC Area Configuration Register 15

#define AXI_EDCEN0                      0xFF840010U                 // R/W   32  EDC Enable  Register0
#define AXI_EDCEN1                      0xFF840014U                 // R/W   32  EDC Enable  Register1
#define AXI_EDCEN2                      0xFF840018U                 // R/W   32  EDC Enable  Register2
#define AXI_EDCST0                      0xFF840020U                 // R/WC1 32  EDC Status  Register0
#define AXI_EDCST1                      0xFF840024U                 // R/WC1 32  EDC Status  Register1
#define AXI_EDCST2                      0xFF840028U                 // R/WC1 32  EDC Status  Register2
#define AXI_EDCST3                      0xFF84002CU                 // R/WC1 32  EDC Status  Register3
#define AXI_EDCST5                      0xFF840180U                 // R/WC1 32  EDC Status  Register5
#define AXI_EDCST6                      0xFF840184U                 // R/WC1 32  EDC Status  Register6
#define AXI_EDCST7                      0xFF840188U                 // R/WC1 32  EDC Status  Register7
#define AXI_EDCINTEN0                   0xFF840040U                 // R/W   32  EDC Interrupt Enable  Register0
#define AXI_EDCINTEN1                   0xFF840044U                 // R/W   32  EDC Interrupt Enable  Register1
#define AXI_EDCINTEN2                   0xFF840048U                 // R/W   32  EDC Interrupt Enable  Register2
#define AXI_EDCINTEN3                   0xFF84004CU                 // R/W   32  EDC Interrupt Enable  Register3
#define AXI_EDCINTEN5                   0xFF8401C0U                 // R/W   32  EDC Interrupt Enable  Register5
#define AXI_EDCINTEN6                   0xFF8401C4U                 // R/W   32  EDC Interrupt Enable  Register6
#define AXI_EDCINTEN7                   0xFF8401C8U                 // R/W   32  EDC Interrupt Enable  Register7
#define AXI_EDCDMERR0                   0xFF840030U                 // R/W   32  EDC Dummy Error Register0
#define AXI_EDCDMERR1                   0xFF840034U                 // R/W   32  EDC Dummy Error Register1
#define AXI_EDCDMERR2                   0xFF840038U                 // R/W   32  EDC Dummy Error Register2
#define AXI_EDCDMERR3                   0xFF84003CU                 // R/W   32  EDC Dummy Error Register3
#define AXI_EDCDMERR5                   0xFF8401A0U                 // R/W   32  EDC Dummy Error Register5
#define AXI_EDCDMERR6                   0xFF8401A4U                 // R/W   32  EDC Dummy Error Register6
#define AXI_EDCDMERR7                   0xFF8401A8U                 // R/W   32  EDC Dummy Error Register7
#define AXI_EDCROUERREN                 0xFF840100U                 // R/W   32  EDC Routing Error Enable  Register
#define AXI_EDCROUERRST0                0xFF840110U                 // R/WC1 32  EDC Routing ErrorStatus0  Register
#define AXI_EDCROUERRST1                0xFF840114U                 // R/WC1 32  EDC Routing Error Status1 Register
#define AXI_EDCROUERRST2                0xFF840118U                 // R/WC1 32  EDC Routing Error Status2 Register
#define AXI_EDCROUERRST3                0xFF84011CU                 // R/WC1 32  EDC Routing Error Status3 Register
#define AXI_EDCROUERRST4                0xFF840120U                 // R/WC1 32  EDC Routing Error Status4 Register
#define AXI_EDCROUERRST5                0xFF840124U                 // R/WC1 32  EDC Routing Error Status5 Register
#define AXI_EDCROUERRST6                0xFF840128U                 // R/WC1 32  EDC Routing Error Status6 Register
#define AXI_EDCROUERRST7                0xFF84012CU                 // R/WC1 32  EDC Routing Error Status7 Register
#define AXI_EDCRERRINTEN0               0xFF840150U                 // R/W   32  EDC Routing ERROR Interrupt Enable0 Register
#define AXI_EDCRERRINTEN1               0xFF840154U                 // R/W   32  EDC Routing ERROR Interrupt Enable1 Register
#define AXI_EDCRERRINTEN2               0xFF840158U                 // R/W   32  EDC Routing ERROR Interrupt Enable2 Register
#define AXI_EDCRERRINTEN3               0xFF84015CU                 // R/W   32  EDC Routing ERROR Interrupt Enable3 Register
#define AXI_EDCRERRINTEN4               0xFF840160U                 // R/W   32  EDC Routing ERROR Interrupt Enable4 Register
#define AXI_EDCRERRINTEN5               0xFF840164U                 // R/W   32  EDC Routing ERROR Interrupt Enable5 Register
#define AXI_EDCRERRINTEN6               0xFF840168U                 // R/W   32  EDC Routing ERROR Interrupt Enable6 Register
#define AXI_EDCRERRINTEN7               0xFF84016CU                 // R/W   32  EDC Routing ERROR Interrupt Enable7 Register
#define AXI_EDCRERRDUMMY0               0xFF840130U                 // R/W   32  EDC Routing ERROR Dummy Register0
#define AXI_EDCRERRDUMMY1               0xFF840134U                 // R/W   32  EDC Routing ERROR Dummy Register1
#define AXI_EDCRERRDUMMY2               0xFF840138U                 // R/W   32  EDC Routing ERROR Dummy Register2
#define AXI_EDCRERRDUMMY3               0xFF84013CU                 // R/W   32  EDC Routing ERROR Dummy Register3
#define AXI_EDCRERRDUMMY4               0xFF840140U                 // R/W   32  EDC Routing ERROR Dummy Register4
#define AXI_EDCRERRDUMMY5               0xFF840144U                 // R/W   32  EDC Routing ERROR Dummy Register5
#define AXI_EDCRERRDUMMY6               0xFF840148U                 // R/W   32  EDC Routing ERROR Dummy Register6
#define AXI_EDCRERRDUMMY7               0xFF84014CU                 // R/W   32  EDC Routing ERROR Dummy Register7
#define AXI_EDCFIXERREN                 0xFF840050U                 // R/W   32  EDC FIX ERR Enable  Register
#define AXI_EDCFIXERRST0                0xFF840060U                 // R/WC1 32  EDC FIX ERR Status0 Register
#define AXI_EDCFIXERRST1                0xFF840064U                 // R/WC1 32  EDC FIX ERR Status1 Register
#define AXI_EDCFIXERRST2                0xFF840068U                 // R/WC1 32  EDC FIX ERR Status2 Register
#define AXI_EDCFIXERRST3                0xFF84006CU                 // R/WC1 32  EDC FIX ERR Status3 Register
#define AXI_EDCFIXERRST4                0xFF840090U                 // R/WC1 32  EDC FIX ERR Status4 Register
#define AXI_EDCFIXERRST5                0xFF840094U                 // R/WC1 32  EDC FIX ERR Status5 Register
#define AXI_EDCFIXERRINTEN0             0xFF840080U                 // R/W   32  EDC FIX ERR Interrupt Enable0 Register
#define AXI_EDCFIXERRINTEN1             0xFF840084U                 // R/W   32  EDC FIX ERR Interrupt Enable1 Register
#define AXI_EDCFIXERRINTEN2             0xFF840088U                 // R/W   32  EDC FIX ERR Interrupt Enable2 Register
#define AXI_EDCFIXERRINTEN3             0xFF84008CU                 // R/W   32  EDC FIX ERR Interrupt Enable3 Register
#define AXI_EDCFIXERRINTEN4             0xFF8400B0U                 // R/W   32  EDC FIX ERR Interrupt Enable4 Register
#define AXI_EDCFIXERRINTEN5             0xFF8400B4U                 // R/W   32  EDC FIX ERR Interrupt Enable5 Register
#define AXI_EDCFIXERRDM0                0xFF840070U                 // R/W   32  EDC FIX ERR DUMMY0  Register
#define AXI_EDCFIXERRDM1                0xFF840074U                 // R/W   32  EDC FIX ERR DUMMY1  Register
#define AXI_EDCFIXERRDM2                0xFF840078U                 // R/W   32  EDC FIX ERR DUMMY2  Register
#define AXI_EDCFIXERRDM3                0xFF84007CU                 // R/W   32  EDC FIX ERR DUMMY3  Register
#define AXI_EDCFIXERRDM4                0xFF8400A0U                 // R/W   32  EDC FIX ERR DUMMY4  Register
#define AXI_EDCFIXERRDM5                0xFF8400A4U                 // R/W   32  EDC FIX ERR DUMMY5  Register
#define AXI_FDT_CA5x                    0xF1200100U                 // R/W   32  Timeout counter setting register for CA5x
#define AXI_FDT_FCPRA_CC                0xF1210108U                 // R/W   32  Timeout counter setting register for FCPRA_CC
#define AXI_FDT_PCI0                    0xFEBF0660U                 // R/W   32  Timeout counter settingregister for PCIE-IF0
#define AXI_FDT_IMP0                    0xFF880600U                 // R/W   32  Timeout counter settingregister for IMP0
#define AXI_FDT_IMP1                    0xFF880604U                 // R/W   32  Timeout counter settingregister for IMP1
#define AXI_FDT_FCPRA_IMP               0xFF88061CU                 // R/W   32  Timeout counter settingregister for FCPRA_IM
#define AXI_FDT_FBAIR                   0xFF8E0600U                 // R/W   32  Timeout counter settingregister for FBAIR
#define AXI_FDT_ICUMX                   0xE6620204U                 // R/W   32  Timeout counter setting register for ICUMX
#define AXI_FDT_CCS                     0xE6620500U                 // R/W   32  Timeout counter setting register for Secure Engine0
#define AXI_FDT_RTD0P                   0xFFC30700U                 // R/W   32  Timeout counter setting register for RT-DMAC0PERI
#define AXI_FDT_RTD1P                   0xFFC30704U                 // R/W   32  Timeout counter setting register for RT-DMAC1PERI
#define AXI_FDT_CR7                     0xFFC40500U                 // R/W   32  Timeout counter setting register for Cortex-R7
#define AXI_FDT_RTD0B                   0xFFC40504U                 // R/W   32  Timeout counter setting register for RT-DMAC BUSI/F ch0
#define AXI_FDT_RTD0M                   0xFFC40508U                 // R/W   32  Timeout counter setting register for RT-DMACMEM I/F ch0
#define AXI_FDT_CSD                     0xFFC40520U                 // R/W   32  Timeout counter setting register for Coresight
#define AXI_FDT_RTD2B                   0xFFC40584U                 // R/W   32  Timeout counter setting register for RT-DMAC BUSI/F ch2
#define AXI_FDT_RTD2M                   0xFFC40588U                 // R/W   32  Timeout counter setting register for RT-DMACMEM I/F ch2
#define AXI_FDT_FCPRA_CR7               0xFFC40590U                 // R/W   32  Timeout counter setting register for FCPRA_CR7
#define AXI_FDT_FCPRA_RTD0              0xFFC40594U                 // R/W   32  Timeout counter setting register forFCPRA_RTDMAC0
#define AXI_FDT_IPC                     0xFFC405C4U                 // R/W   32  Timeout counter setting register for IPC
#define AXI_FDT_FRAY                    0xFFC405CCU                 // R/W   32  Timeout counter setting register for FlexRay
#define AXI_FDT_RTD1B                   0xFFC405D4U                 // R/W   32  Timeout counter setting register for RT-DMAC BUSI/F ch1
#define AXI_FDT_RTD1M                   0xFFC405D8U                 // R/W   32  Timeout counter setting register for RT-DMACMEM I/F ch1
#define AXI_FDT_SDM1P                   0xE7780704U                 // R/W   32  Timeout counter setting register for SYS-DMAC1PERI
#define AXI_FDT_SDM2P                   0xE7780708U                 // R/W   32  Timeout counter setting register for SYS-DMAC2PERI
#define AXI_FDT_EAVB                    0xE7750328U                 // R/W   32  Timeout counter setting register for EAVB-IF
#define AXI_FDT_RGP2                    0xE7750308U                 // R/W   32  Timeout counter setting register for R-GP2
#define AXI_FDT_SDHI0                   0xE7750310U                 // R/W   32  Timeout counter setting register for SDHI0
#define AXI_FDT_SDM1B                   0xE7750314U                 // R/W   32  Timeout counter setting register for SYS-DMACBUS I/F ch1
#define AXI_FDT_SDM2B                   0xE7750318U                 // R/W   32  Timeout counter setting register for SYS-DMACBUS I/F ch2
#define AXI_FDT_SDM1M                   0xE775031CU                 // R/W   32  Timeout counter setting register for SYS-DMACMEM I/F ch1
#define AXI_FDT_SDM2M                   0xE7750320U                 // R/W   32  Timeout counter setting register for SYS-DMACMEM I/F ch2
#define AXI_FDT_GETH                    0xE775030CU                 // R/W   32  Timeout counter setting register for Gether
#define AXI_FDT_FCPRA_EAVB              0xE7750324U                 // R/W   32  Timeout counter setting register for FCPRA_EAVB
#define AXI_FDT_FBAC530                 0xFF86140CU                 // R/W   32  Timeout counter setting register for FBAC530
#define AXI_FDT_FBAC531                 0xFF861410U                 // R/W   32  Timeout counter setting register for FBAC531
#define AXI_FDT_FBAC53D                 0xFF861408U                 // R/W   32  Timeout counter setting register for FBAC53D
#define AXI_FDT_FBAC532                 0xFF86143CU                 // R/W   32  Timeout counter setting register for FBAC532
#define AXI_FDT_FBAC533                 0xFF861440U                 // R/W   32  Timeout counter setting register for FBAC533
#define AXI_FDT_FBAIMP0                 0xFF8E0630U                 // R/W   32  Timeout counter setting register for FBAIMP0
#define AXI_FDT_FBAIMP1                 0xFF8E0634U                 // R/W   32  Timeout counter setting register for FBAIMP1
#define AXI_FDT_FBAIMP2                 0xFF8E0638U                 // R/W   32  Timeout counter setting register for FBAIMP2
#define AXI_FDT_FBAIMP3                 0xFF8E063CU                 // R/W   32  Timeout counter setting register for FBAIMP3
#define AXI_FDT_FBAPSC0                 0xFF8E0604U                 // R/W   32  Timeout counter setting register for FBAPSC0
#define AXI_FDT_FBAPSC1                 0xFF8E0608U                 // R/W   32  Timeout counter setting register for FBAPSC1
#define AXI_FDT_FBAOCV0                 0xFF8E0610U                 // R/W   32  Timeout counter setting register for FBAOCV0
#define AXI_FDT_FBAOCV1                 0xFF8E0614U                 // R/W   32  Timeout counter setting register for FBAOCV1
#define AXI_FDT_FBAOCV2                 0xFF8E0618U                 // R/W   32  Timeout counter setting register for FBAOCV2
#define AXI_FDT_FBAOCV3                 0xFF8E061CU                 // R/W   32  Timeout counter setting register for FBAOCV3
#define AXI_FDT_FBAOCV4                 0xFF8E0620U                 // R/W   32  Timeout counter setting register for FBAOCV4
#define AXI_FDT_FBAIMP4                 0xFF8E0640U                 // R/W   32  Timeout counter setting register for FBAIMP4
#define AXI_FDT_FBACNN                  0xFF8E0650U                 // R/W   32  Timeout counter setting register for FBACNN
#define AXI_FDT_FBASLIM                 0xFF8E0654U                 // R/W   32  Timeout counter setting register for FBASLIM
#define AXI_FDT_FBAIMR4                 0xFE9D0304U                 // R/W   32  Timeout counter setting register for FBAIMR4
#define AXI_FDT_FBAIMR5                 0xFE9D0308U                 // R/W   32  Timeout counter setting register for FBAIMR5
#define AXI_FDT_FBAIMR0                 0xFE9D030CU                 // R/W   32  Timeout counter setting register for FBAIMR0
#define AXI_FDT_FBAIMR1                 0xFE9D0310U                 // R/W   32  Timeout counter setting register for FBAIMR1
#define AXI_FDT_FBAIMR2                 0xFE9D0314U                 // R/W   32  Timeout counter setting register for FBAIMR2
#define AXI_FDT_FBAIMR3                 0xFE9D0318U                 // R/W   32  Timeout counter setting register for FBAIMR3
#define AXI_FDT_IMR40                   0xFE9D031CU                 // R/W   32  Timeout counter setting register for IMR40
#define AXI_FDT_IMR41                   0xFE9D0320U                 // R/W   32  Timeout counter setting register for IMR41
#define AXI_FDT_IMR50                   0xFE9D0324U                 // R/W   32  Timeout counter setting register for IMR50
#define AXI_FDT_IMR51                   0xFE9D0328U                 // R/W   32  Timeout counter setting register for IMR51
#define AXI_FDT_IMR0                    0xFE9D032CU                 // R/W   32  Timeout counter setting register for IMR0
#define AXI_FDT_IMR1                    0xFE9D0330U                 // R/W   32  Timeout counter setting register for IMR1
#define AXI_FDT_IMR2                    0xFE9D0334U                 // R/W   32  Timeout counter setting register for IMR2
#define AXI_FDT_IMR3                    0xFE9D0338U                 // R/W   32  Timeout counter setting register for IMR3
#define AXI_FDT_FCPRA_IMR               0xFE9D033CU                 // R/W   32  Timeout counter setting register for FCPRA_IMR
#define AXI_FDT_FCPVD0                  0xFEBF0600U                 // R/W   32  Timeout counter setting register for FCPVD0
#define AXI_FDT_FCPRA_VIO               0xFEBF0204U                 // R/W   32  Timeout counter setting register for FCPRA_VIO
#define AXI_FDT_VIN0                    0xFEBF0630U                 // R/W   32  Timeout counter setting register for VIN0
#define AXI_FDT_VIN1                    0xFEBF0634U                 // R/W   32  Timeout counter setting register for VIN1
#define AXI_FDT_VIN2                    0xFEBF0638U                 // R/W   32  Timeout counter setting register for VIN2
#define AXI_FDT_VIN3                    0xFEBF063CU                 // R/W   32  Timeout counter setting register for VIN3
#define AXI_FDT_ISP00                   0xFEBF0670U                 // R/W   32  Timeout counter setting register for ISP00
#define AXI_FDT_ISP01                   0xFEBF0674U                 // R/W   32  Timeout counter setting register for ISP01
#define AXI_FDT_ISP10                   0xFEBF0678U                 // R/W   32  Timeout counter setting register for ISP10
#define AXI_FDT_ISP11                   0xFEBF067CU                 // R/W   32  Timeout counter setting register for ISP11
#define AXI_FDT_IV1E                    0xFEBF0680U                 // R/W   32  Timeout counter setting register for iVCP1E
#define AXI_FDT_DISP                    0xE7810600U                 // R/W   32  Timeout counter setting register for DISP
#define AXI_FDT_UMF                     0xE7810604U                 // R/W   32  Timeout counter setting register for UMF
#define AXI_FDT_CLE0                    0xE7810618U                 // R/W   32  Timeout counter setting register for CLE0
#define AXI_FDT_CLE1                    0xE781061CU                 // R/W   32  Timeout counter setting register for CLE1
#define AXI_FDT_CLE2                    0xE7810620U                 // R/W   32  Timeout counter setting register for CLE2
#define AXI_FDT_CLE3                    0xE7810624U                 // R/W   32  Timeout counter setting register for CLE3
#define AXI_FDT_CLE4                    0xE7810628U                 // R/W   32  Timeout counter setting register for CLE4
#define AXI_FDT_FCPRA_VIP0              0xE7810634U                 // R/W   32  Timeout counter setting register for FCPRA_VIP0
#define AXI_FDT_FCPRA_VIP1              0xE7810638U                 // R/W   32  Timeout counter setting register for FCPRA_VIP1
#define AXI_FDT_FBACLE01                0xE784020CU                 // R/W   32  Timeout counter setting register for FBACLE01
#define AXI_FDT_FBACLE234               0xE7840210U                 // R/W   32  Timeout counter setting register for FBACLE234
#define AXI_FDT_FBADISP                 0xE7840600U                 // R/W   32  Timeout counter setting register for FBADISP
#define AXI_FDT_FBAUVF                  0xE7840604U                 // R/W   32  Timeout counter setting register for FBAUVF

// *** 15.3.4 AXI-bus Protection **********************************************************************************************************************************
#define DPTCR0           0xE6784440u                                // R/W   32  DDR Protection Control Register 0
#define DPTCR1           0xE6784444u                                // R/W   32  DDR Protection Control Register 1
#define DPTCR2           0xE6784448u                                // R/W   32  DDR Protection Control Register 2
#define DPTCR3           0xE678444Cu                                // R/W   32  DDR Protection Control Register 3
#define DPTCR4           0xE6784450u                                // R/W   32  DDR Protection Control Register 4
#define DPTCR5           0xE6784454u                                // R/W   32  DDR Protection Control Register 5
#define DPTCR6           0xE6784458u                                // R/W   32  DDR Protection Control Register 6
#define DPTCR7           0xE678445Cu                                // R/W   32  DDR Protection Control Register 7
#define DPTCR8           0xE6784460u                                // R/W   32  DDR Protection Control Register 8
#define DPTCR9           0xE6784464u                                // R/W   32  DDR Protection Control Register 9
#define DPTCR10          0xE6784468u                                // R/W   32  DDR Protection Control Register 10
#define DPTCR11          0xE678446Cu                                // R/W   32  DDR Protection Control Register 11
#define DPTCR12          0xE6784470u                                // R/W   32  DDR Protection Control Register 12
#define DPTCR13          0xE6784474u                                // R/W   32  DDR Protection Control Register 13
#define DPTCR14          0xE6784478u                                // R/W   32  DDR Protection Control Register 14
#define DPTCR15          0xE678447Cu                                // R/W   32  DDR Protection Control Register 15

#define DPTDIVCR0        0xE6784400u                                // R/W   32  DDR Protection Division Control Register 0
#define DPTDIVCR1        0xE6784404u                                // R/W   32  DDR Protection Division Control Register 1
#define DPTDIVCR2        0xE6784408u                                // R/W   32  DDR Protection Division Control Register 2
#define DPTDIVCR3        0xE678440Cu                                // R/W   32  DDR Protection Division Control Register 3
#define DPTDIVCR4        0xE6784410u                                // R/W   32  DDR Protection Division Control Register 4
#define DPTDIVCR5        0xE6784414u                                // R/W   32  DDR Protection Division Control Register 5
#define DPTDIVCR6        0xE6784418u                                // R/W   32  DDR Protection Division Control Register 6
#define DPTDIVCR7        0xE678441Cu                                // R/W   32  DDR Protection Division Control Register 7
#define DPTDIVCR8        0xE6784420u                                // R/W   32  DDR Protection Division Control Register 8
#define DPTDIVCR9        0xE6784424u                                // R/W   32  DDR Protection Division Control Register 9
#define DPTDIVCR10       0xE6784428u                                // R/W   32  DDR Protection Division Control Register 10
#define DPTDIVCR11       0xE678442Cu                                // R/W   32  DDR Protection Division Control Register 11
#define DPTDIVCR12       0xE6784430u                                // R/W   32  DDR Protection Division Control Register 12
#define DPTDIVCR13       0xE6784434u                                // R/W   32  DDR Protection Division Control Register 13
#define DPTDIVCR14       0xE6784438u                                // R/W   32  DDR Protection Division Control Register 14

#define SPTCR0           0xE6784540u                                // R/W   32  SYSRAM Protection Control Register 0
#define SPTCR1           0xE6784544u                                // R/W   32  SYSRAM Protection Control Register 1
#define SPTCR2           0xE6784548u                                // R/W   32  SYSRAM Protection Control Register 2
#define SPTCR3           0xE678454Cu                                // R/W   32  SYSRAM Protection Control Register 3
#define SPTCR4           0xE6784550u                                // R/W   32  SYSRAM Protection Control Register 4
#define SPTCR5           0xE6784554u                                // R/W   32  SYSRAM Protection Control Register 5
#define SPTCR6           0xE6784558u                                // R/W   32  SYSRAM Protection Control Register 6
#define SPTCR7           0xE678455Cu                                // R/W   32  SYSRAM Protection Control Register 7
#define SPTCR8           0xE6784560u                                // R/W   32  SYSRAM Protection Control Register 8
#define SPTCR9           0xE6784564u                                // R/W   32  SYSRAM Protection Control Register 9
#define SPTCR10          0xE6784568u                                // R/W   32  SYSRAM Protection Control Register 10
#define SPTCR11          0xE678456Cu                                // R/W   32  SYSRAM Protection Control Register 11
#define SPTCR12          0xE6784570u                                // R/W   32  SYSRAM Protection Control Register 12
#define SPTCR13          0xE6784574u                                // R/W   32  SYSRAM Protection Control Register 13
#define SPTCR14          0xE6784578u                                // R/W   32  SYSRAM Protection Control Register 14
#define SPTCR15          0xE678457Cu                                // R/W   32  SYSRAM Protection Control Register 15

#define SPTDIVCR0        0xE6784500u                                // R/W   32  SYSRAM Protection Division Control Register 0
#define SPTDIVCR1        0xE6784504u                                // R/W   32  SYSRAM Protection Division Control Register 1
#define SPTDIVCR2        0xE6784508u                                // R/W   32  SYSRAM Protection Division Control Register 2
#define SPTDIVCR3        0xE678450Cu                                // R/W   32  SYSRAM Protection Division Control Register 3
#define SPTDIVCR4        0xE6784510u                                // R/W   32  SYSRAM Protection Division Control Register 4
#define SPTDIVCR5        0xE6784514u                                // R/W   32  SYSRAM Protection Division Control Register 5
#define SPTDIVCR6        0xE6784518u                                // R/W   32  SYSRAM Protection Division Control Register 6
#define SPTDIVCR7        0xE678451Cu                                // R/W   32  SYSRAM Protection Division Control Register 7
#define SPTDIVCR8        0xE6784520u                                // R/W   32  SYSRAM Protection Division Control Register 8
#define SPTDIVCR9        0xE6784524u                                // R/W   32  SYSRAM Protection Division Control Register 9
#define SPTDIVCR10       0xE6784528u                                // R/W   32  SYSRAM Protection Division Control Register 10
#define SPTDIVCR11       0xE678452Cu                                // R/W   32  SYSRAM Protection Division Control Register 11
#define SPTDIVCR12       0xE6784530u                                // R/W   32  SYSRAM Protection Division Control Register 12
#define SPTDIVCR13       0xE6784534u                                // R/W   32  SYSRAM Protection Division Control Register 13
#define SPTDIVCR14       0xE6784538u                                // R/W   32  SYSRAM Protection Division Control Register 14

#define SECDIV0D         0xFFE90000u                                // R/W   32  RT-SYSRAM Protection Control Register 0
#define SECDIV1D         0xFFE90004u                                // R/W   32  RT-SYSRAM Protection Control Register 1
#define SECDIV2D         0xFFE90008u                                // R/W   32  RT-SYSRAM Protection Control Register 2
#define SECDIV3D         0xFFE9000Cu                                // R/W   32  RT-SYSRAM Protection Control Register 3
#define SECDIV4D         0xFFE90010u                                // R/W   32  RT-SYSRAM Protection Control Register 4
#define SECDIV5D         0xFFE90014u                                // R/W   32  RT-SYSRAM Protection Control Register 5
#define SECDIV6D         0xFFE90018u                                // R/W   32  RT-SYSRAM Protection Control Register 6
#define SECDIV7D         0xFFE9001Cu                                // R/W   32  RT-SYSRAM Protection Control Register 7
#define SECDIV8D         0xFFE90020u                                // R/W   32  RT-SYSRAM Protection Control Register 8
#define SECDIV9D         0xFFE90024u                                // R/W   32  RT-SYSRAM Protection Control Register 9
#define SECDIV10D        0xFFE90028u                                // R/W   32  RT-SYSRAM Protection Control Register 10
#define SECDIV11D        0xFFE9002Cu                                // R/W   32  RT-SYSRAM Protection Control Register 11
#define SECDIV12D        0xFFE90030u                                // R/W   32  RT-SYSRAM Protection Control Register 12
#define SECDIV13D        0xFFE90034u                                // R/W   32  RT-SYSRAM Protection Control Register 13
#define SECDIV14D        0xFFE90038u                                // R/W   32  RT-SYSRAM Protection Control Register 14
#define SECDIV15D        0xFFE9003Cu                                // R/W   32  RT-SYSRAM Protection Control Register 15

#define SECCTR0D         0xFFE90040u                                // R/W   32  RT-SYSRAM Protection Division Control Register 0
#define SECCTR1D         0xFFE90044u                                // R/W   32  RT-SYSRAM Protection Division Control Register 1
#define SECCTR2D         0xFFE90048u                                // R/W   32  RT-SYSRAM Protection Division Control Register 2
#define SECCTR3D         0xFFE9004Cu                                // R/W   32  RT-SYSRAM Protection Division Control Register 3
#define SECCTR4D         0xFFE90050u                                // R/W   32  RT-SYSRAM Protection Division Control Register 4
#define SECCTR5D         0xFFE90054u                                // R/W   32  RT-SYSRAM Protection Division Control Register 5
#define SECCTR6D         0xFFE90058u                                // R/W   32  RT-SYSRAM Protection Division Control Register 6
#define SECCTR7D         0xFFE9005Cu                                // R/W   32  RT-SYSRAM Protection Division Control Register 7
#define SECCTR8D         0xFFE90060u                                // R/W   32  RT-SYSRAM Protection Division Control Register 8
#define SECCTR9D         0xFFE90064u                                // R/W   32  RT-SYSRAM Protection Division Control Register 9
#define SECCTR10D        0xFFE90068u                                // R/W   32  RT-SYSRAM Protection Division Control Register 10
#define SECCTR11D        0xFFE9006Cu                                // R/W   32  RT-SYSRAM Protection Division Control Register 11
#define SECCTR12D        0xFFE90070u                                // R/W   32  RT-SYSRAM Protection Division Control Register 12
#define SECCTR13D        0xFFE90074u                                // R/W   32  RT-SYSRAM Protection Division Control Register 13
#define SECCTR14D        0xFFE90078u                                // R/W   32  RT-SYSRAM Protection Division Control Register 14
#define SECCTR15D        0xFFE9007Cu                                // R/W   32  RT-SYSRAM Protection Division Control Register 15

#define SAFERR_RTRC0     0xE6625008u  // RT domain Safety - Error Register RC0
#define SAFADDRU_RTRC    0xE6625004u  // RT domain Safety Error Upper Address Register RC
#define SAFADDRL_RTRC    0xE6625000u  // RT domain Safety Error Lower Address Register RC

#define SAFERR_RTDM0     0xFFC3060Cu  // RT domain Safety Error Register DM0
#define SAFADDRU_RTDM    0xFFC30604u  // RT domain Safety Error Upper Address Register DM
#define SAFADDRL_RTDM    0xFFC30608u  // RT domain Safety Error Lower Address Register DM

#define SAFERR_RT0       0xFFC45008u  // RT domain Safety Error Register 0
#define SAFERR_RT1       0xFFC45108u  // RT domain Safety Error Register 1
#define SAFERR_RT2       0xFFC45208u  // RT domain Safety - Error Register 2  
#define SAFADDRU_RT      0xFFC45004u  // RT domain Safety Error Upper Address Register
#define SAFADDRL_RT      0xFFC45000u  // RT domain Safety Error Lower Address Register

#define SAFERR_VI0       0xFEBF5014u  // VI domain Safety Error Register 0
#define SAFERR_VI1       0xFEBF5018u  // VI domain Safety Error Register 1
#define SAFADDRU_VI      0xFEBF5020u  // VI domain Safety Error Upper Address Register
#define SAFADDRL_VI      0xFEBF5024u  // VI domain Safety Error Lower Address Register

#define SAFERR_VC0       0xFE685010u  // VC domain Safety Error Register 0
#define SAFADDRU_VC      0xFE685018u  // VC domain Safety Error Upper Address Register
#define SAFADDRL_VC      0xFE68501Cu  // VC domain Safety Error Lower Address Register

#define SAFERR_IMP00     0xFF885010u  // IMP domain Safety Error Register 00
#define SAFADDRU_IMP0    0xFF885018u  // IMP domain Safety Error Upper Address Register 0
#define SAFADDRL_IMP0    0xFF88501Cu  // IMP domain Safety Error Lower Address Register 0

#define SAFERR_IMP10     0xFF8E5010u  // IMP domain Safety Error Register 10
#define SAFADDRU_IMP1    0xFF8E5018u  // IMP domain Safety Error Upper Address Register 1
#define SAFADDRL_IMP1    0xFF8E501Cu  // IMP domain Safety Error Lower Address Register 1

#define SAFERR_PE00      0xE7750700u  // PeriE domain Safety Error Register 00
#define SAFERR_PE01      0xE7750704u  // PeriE domain Safety Error Register 01
#define SAFERR_PE02      0xE7750708u  // PeriE domain Safety Error Register 02

#define SAFERR_PEDM0      0xE778060Cu  // PeriE domain Safety Error Register DM0
#define SAFADDRU_PEDM     0xE7780604u  // PeriE domain Safety Error Upper Address Register DM
#define SAFADDRL_PEDM     0xE7780608u  // PeriE domain Safety Error Lower Address Register DM

#define SAFERR_SLV0       0xFF860120u  // Slave Access Bus Safety Error Register 00
#define SAFADDRU_SLV      0xFF860108u  // Slave Access Bus Safety Error Upper Address Register
#define SAFADDRL_SLV      0xFF860008u  // Slave Access Bus Safety Error Lower Address Register

#define SAFERR_MM0        0xE67C0120u  // Main Memory domain Safety Error Register 0
#define SAFADDRU_MM       0xE67C0138u  // Main Memory domain Safety Error Upper Address Register
#define SAFADDRL_MM       0xE67C013Cu  // Main Memory domain Safety Error Lower Address Register

#define SAFERR_VIP00      0xE7815014u  // VIP domain Safety Error Register 00
#define SAFERR_VIP02      0xE7845014u  // VIP domain Safety Error Register 02
#define SAFADDRU_VIP0     0xE7815020u  // VIP domain Safety Error Upper Address Register 0
#define SAFADDRL_VIP0     0xE7815024u  // VIP domain Safety Error Lower Address Register 0
#define SAFADDRU_VIP2     0xE7845020u  // VIP domain Safety Error Upper Address Register 2
#define SAFADDRL_VIP2     0xE7845024u  // VIP domain Safety Error Lower Address Register 2

#define MMSAFERRST        0xE6784604u  // Main Memory Safety Error Status Register
#define MMSAFERRADDR0     0xE6784624u  // Main Memory Safety Error Address Register0
#define MMSAFERRADDR1     0xE678462Cu  // Main Memory Safety Error Address Register1

// *** 16. IPMMU ************************************************************************************************************************************
//IPMMU_VI.h
#define IPMMU_VI_IMCTR0                 0xFEBD0000                  // R/W   32  MMU Control Register 0
#define IPMMU_VI_IMCTR1                 0xFEBD0040                  // R/W   32  MMU Control Register 1
#define IPMMU_VI_IMCTR2                 0xFEBD0080                  // R/W   32  MMU Control Register 2
#define IPMMU_VI_IMCTR3                 0xFEBD00C0                  // R/W   32  MMU Control Register 3
#define IPMMU_VI_IMCTR4                 0xFEBD0100                  // R/W   32  MMU Control Register 4
#define IPMMU_VI_IMCTR5                 0xFEBD0140                  // R/W   32  MMU Control Register 5
#define IPMMU_VI_IMCTR6                 0xFEBD0180                  // R/W   32  MMU Control Register 6
#define IPMMU_VI_IMCTR7                 0xFEBD01C0                  // R/W   32  MMU Control Register 7
#define IPMMU_VI_IMCAAR0_KAKUSHI        0xFEBD0004                  // R/W   32  MMU CCI Address Allocation Register 0
#define IPMMU_VI_IMCAAR1_KAKUSHI        0xFEBD0044                  // R/W   32  MMU CCI Address Allocation Register 1
#define IPMMU_VI_IMCAAR2_KAKUSHI        0xFEBD0084                  // R/W   32  MMU CCI Address Allocation Register 2
#define IPMMU_VI_IMCAAR3_KAKUSHI        0xFEBD00C4                  // R/W   32  MMU CCI Address Allocation Register 3
#define IPMMU_VI_IMTTBCR0               0xFEBD0008                  // R/W   32  MMU Translation Table Base Control Register 0
#define IPMMU_VI_IMTTBCR1               0xFEBD0048                  // R/W   32  MMU Translation Table Base Control Register 1
#define IPMMU_VI_IMTTBCR2               0xFEBD0088                  // R/W   32  MMU Translation Table Base Control Register 2
#define IPMMU_VI_IMTTBCR3               0xFEBD00C8                  // R/W   32  MMU Translation Table Base Control Register 3
#define IPMMU_VI_IMBUSCR0               0xFEBD000C                  // R/W   32  MMU Bus Control Register 0
#define IPMMU_VI_IMBUSCR1               0xFEBD004C                  // R/W   32  MMU Bus Control Register 1
#define IPMMU_VI_IMBUSCR2               0xFEBD008C                  // R/W   32  MMU Bus Control Register 2
#define IPMMU_VI_IMBUSCR3               0xFEBD00CC                  // R/W   32  MMU Bus Control Register 3
#define IPMMU_VI_IMTTLBR00              0xFEBD0010                  // R/W   32  MMU Translation Table Lower Base Register 00
#define IPMMU_VI_IMTTLBR01              0xFEBD0050                  // R/W   32  MMU Translation Table Lower Base Register 01
#define IPMMU_VI_IMTTLBR02              0xFEBD0090                  // R/W   32  MMU Translation Table Lower Base Register 02
#define IPMMU_VI_IMTTLBR03              0xFEBD00D0                  // R/W   32  MMU Translation Table Lower Base Register 03
#define IPMMU_VI_IMTTUBR00              0xFEBD0014                  // R/W   32  MMU Translation Table Upper Base Register 00
#define IPMMU_VI_IMTTUBR01              0xFEBD0054                  // R/W   32  MMU Translation Table Upper Base Register 01
#define IPMMU_VI_IMTTUBR02              0xFEBD0094                  // R/W   32  MMU Translation Table Upper Base Register 02
#define IPMMU_VI_IMTTUBR03              0xFEBD00D4                  // R/W   32  MMU Translation Table Upper Base Register 03
#define IPMMU_VI_IMTTLBR10              0xFEBD0018                  // R/W   32  MMU Translation Table Lower Base Register 10
#define IPMMU_VI_IMTTLBR11              0xFEBD0058                  // R/W   32  MMU Translation Table Lower Base Register 11
#define IPMMU_VI_IMTTLBR12              0xFEBD0098                  // R/W   32  MMU Translation Table Lower Base Register 12
#define IPMMU_VI_IMTTLBR13              0xFEBD00D8                  // R/W   32  MMU Translation Table Lower Base Register 13
#define IPMMU_VI_IMTTUBR10              0xFEBD001C                  // R/W   32  MMU Translation Table Upper Base Register 10
#define IPMMU_VI_IMTTUBR11              0xFEBD005C                  // R/W   32  MMU Translation Table Upper Base Register 11
#define IPMMU_VI_IMTTUBR12              0xFEBD009C                  // R/W   32  MMU Translation Table Upper Base Register 12
#define IPMMU_VI_IMTTUBR13              0xFEBD00DC                  // R/W   32  MMU Translation Table Upper Base Register 13
#define IPMMU_VI_IMSTR0                 0xFEBD0020U                 // R/W   32  MMU Status Register 0
#define IPMMU_VI_IMSTR1                 0xFEBD0060U                 // R/W   32  MMU Status Register 1
#define IPMMU_VI_IMSTR2                 0xFEBD00A0U                 // R/W   32  MMU Status Register 2
#define IPMMU_VI_IMSTR3                 0xFEBD00E0U                 // R/W   32  MMU Status Register 3
#define IPMMU_VI_IMSTR4                 0XFEBD0120U                 // R/W   32  MMU Status Register 4
#define IPMMU_VI_IMSTR5                 0XFEBD0160U                 // R/W   32  MMU Status Register 5
#define IPMMU_VI_IMSTR6                 0XFEBD01A0U                 // R/W   32  MMU Status Register 6
#define IPMMU_VI_IMSTR7                 0XFEBD01E0U                 // R/W   32  MMU Status Register 7
#define IPMMU_VI_IMMAIR00               0xFEBD0028                  // R/W   32  MMU Memory Attribute Indirection Register 00
#define IPMMU_VI_IMMAIR01               0xFEBD0068                  // R/W   32  MMU Memory Attribute Indirection Register 01
#define IPMMU_VI_IMMAIR02               0xFEBD00A8                  // R/W   32  MMU Memory Attribute Indirection Register 02
#define IPMMU_VI_IMMAIR03               0xFEBD00E8                  // R/W   32  MMU Memory Attribute Indirection Register 03
#define IPMMU_VI_IMMAIR10               0xFEBD002C                  // R/W   32  MMU Memory Attribute Indirection Register 10
#define IPMMU_VI_IMMAIR11               0xFEBD006C                  // R/W   32  MMU Memory Attribute Indirection Register 11
#define IPMMU_VI_IMMAIR12               0xFEBD00AC                  // R/W   32  MMU Memory Attribute Indirection Register 12
#define IPMMU_VI_IMMAIR13               0xFEBD00EC                  // R/W   32  MMU Memory Attribute Indirection Register 13
#define IPMMU_VI_IMELAR0                0xFEBD0030                  // R     32  MMU Error Low Address Register 00 .add
#define IPMMU_VI_IMEUAR0                0xFEBD0034                  // R     32  MMU Error Upper Address Register 00 .add
#define IPMMU_VI_IMEAR0                 0xFEBD0030                  // R     32  MMU Error Address Register 0
#define IPMMU_VI_IMEAR1                 0xFEBD0070                  // R     32  MMU Error Address Register 1
#define IPMMU_VI_IMEAR2                 0xFEBD00B0                  // R     32  MMU Error Address Register 2
#define IPMMU_VI_IMEAR3                 0xFEBD00F0                  // R     32  MMU Error Address Register 3
#define IPMMU_VI_IMPCTR                 0xFEBD0200                  // R/W   32  PMB Control Register
#define IPMMU_VI_IMPSTR                 0xFEBD0208                  // R/W   32  PMB Status Register
#define IPMMU_VI_IMPEAR                 0xFEBD020C                  // R     32  PMB Error Address Register
#define IPMMU_VI_IMPMBA0                0xFEBD0280                  // R/W   32  PMB Address Array 0
#define IPMMU_VI_IMPMBA1                0xFEBD0284                  // R/W   32  PMB Address Array 1
#define IPMMU_VI_IMPMBA2                0xFEBD0288                  // R/W   32  PMB Address Array 2
#define IPMMU_VI_IMPMBA3                0xFEBD028C                  // R/W   32  PMB Address Array 3
#define IPMMU_VI_IMPMBA4                0xFEBD0290                  // R/W   32  PMB Address Array 4
#define IPMMU_VI_IMPMBA5                0xFEBD0294                  // R/W   32  PMB Address Array 5
#define IPMMU_VI_IMPMBA6                0xFEBD0298                  // R/W   32  PMB Address Array 6
#define IPMMU_VI_IMPMBA7                0xFEBD029C                  // R/W   32  PMB Address Array 7
#define IPMMU_VI_IMPMBA8                0xFEBD02A0                  // R/W   32  PMB Address Array 8
#define IPMMU_VI_IMPMBA9                0xFEBD02A4                  // R/W   32  PMB Address Array 9
#define IPMMU_VI_IMPMBA10               0xFEBD02A8                  // R/W   32  PMB Address Array 10
#define IPMMU_VI_IMPMBA11               0xFEBD02AC                  // R/W   32  PMB Address Array 11
#define IPMMU_VI_IMPMBA12               0xFEBD02B0                  // R/W   32  PMB Address Array 12
#define IPMMU_VI_IMPMBA13               0xFEBD02B4                  // R/W   32  PMB Address Array 13
#define IPMMU_VI_IMPMBA14               0xFEBD02B8                  // R/W   32  PMB Address Array 14
#define IPMMU_VI_IMPMBA15               0xFEBD02BC                  // R/W   32  PMB Address Array 15
#define IPMMU_VI_IMPMBD0                0xFEBD02C0                  // R/W   32  PMB Data Array 0
#define IPMMU_VI_IMPMBD1                0xFEBD02C4                  // R/W   32  PMB Data Array 1
#define IPMMU_VI_IMPMBD2                0xFEBD02C8                  // R/W   32  PMB Data Array 2
#define IPMMU_VI_IMPMBD3                0xFEBD02CC                  // R/W   32  PMB Data Array 3
#define IPMMU_VI_IMPMBD4                0xFEBD02D0                  // R/W   32  PMB Data Array 4
#define IPMMU_VI_IMPMBD5                0xFEBD02D4                  // R/W   32  PMB Data Array 5
#define IPMMU_VI_IMPMBD6                0xFEBD02D8                  // R/W   32  PMB Data Array 6
#define IPMMU_VI_IMPMBD7                0xFEBD02DC                  // R/W   32  PMB Data Array 7
#define IPMMU_VI_IMPMBD8                0xFEBD02E0                  // R/W   32  PMB Data Array 8
#define IPMMU_VI_IMPMBD9                0xFEBD02E4                  // R/W   32  PMB Data Array 9
#define IPMMU_VI_IMPMBD10               0xFEBD02E8                  // R/W   32  PMB Data Array 10
#define IPMMU_VI_IMPMBD11               0xFEBD02EC                  // R/W   32  PMB Data Array 11
#define IPMMU_VI_IMPMBD12               0xFEBD02F0                  // R/W   32  PMB Data Array 12
#define IPMMU_VI_IMPMBD13               0xFEBD02F4                  // R/W   32  PMB Data Array 13
#define IPMMU_VI_IMPMBD14               0xFEBD02F8                  // R/W   32  PMB Data Array 14
#define IPMMU_VI_IMPMBD15               0xFEBD02FC                  // R/W   32  PMB Data Array 15
#define IPMMU_VI_IMUCTR0                0xFEBD0300                  // R/W   32  uTLB Control Register 0
#define IPMMU_VI_IMUCTR1                0xFEBD0310                  // R/W   32  uTLB Control Register 1
#define IPMMU_VI_IMUCTR2                0xFEBD0320                  // R/W   32  uTLB Control Register 2
#define IPMMU_VI_IMUCTR3                0xFEBD0330                  // R/W   32  uTLB Control Register 3
#define IPMMU_VI_IMUCTR4                0xFEBD0340                  // R/W   32  uTLB Control Register 4
#define IPMMU_VI_IMUCTR5                0xFEBD0350                  // R/W   32  uTLB Control Register 5
#define IPMMU_VI_IMUCTR6                0xFEBD0360                  // R/W   32  uTLB Control Register 6
#define IPMMU_VI_IMUCTR7                0xFEBD0370                  // R/W   32  uTLB Control Register 7
#define IPMMU_VI_IMUCTR8                0xFEBD0380                  // R/W   32  uTLB Control Register 8
#define IPMMU_VI_IMUCTR9                0xFEBD0390                  // R/W   32  uTLB Control Register 9
#define IPMMU_VI_IMUCTR10               0xFEBD03A0                  // R/W   32  uTLB Control Register 10
#define IPMMU_VI_IMUCTR11               0xFEBD03B0                  // R/W   32  uTLB Control Register 11
#define IPMMU_VI_IMUCTR12               0xFEBD03C0                  // R/W   32  uTLB Control Register 12
#define IPMMU_VI_IMUCTR13               0xFEBD03D0                  // R/W   32  uTLB Control Register 13
#define IPMMU_VI_IMUCTR14               0xFEBD03E0                  // R/W   32  uTLB Control Register 14
#define IPMMU_VI_IMUCTR15               0xFEBD03F0                  // R/W   32  uTLB Control Register 15
#define IPMMU_VI_IMUCTR16               0xFEBD0400                  // R/W   32  uTLB Control Register 16
#define IPMMU_VI_IMUCTR17               0xFEBD0410                  // R/W   32  uTLB Control Register 17
#define IPMMU_VI_IMUCTR18               0xFEBD0420                  // R/W   32  uTLB Control Register 18
#define IPMMU_VI_IMUCTR19               0xFEBD0430                  // R/W   32  uTLB Control Register 19
#define IPMMU_VI_IMUCTR20               0xFEBD0440                  // R/W   32  uTLB Control Register 20
#define IPMMU_VI_IMUCTR21               0xFEBD0450                  // R/W   32  uTLB Control Register 21
#define IPMMU_VI_IMUCTR22               0xFEBD0460                  // R/W   32  uTLB Control Register 22
#define IPMMU_VI_IMUCTR23               0xFEBD0470                  // R/W   32  uTLB Control Register 23
#define IPMMU_VI_IMUCTR24               0xFEBD0480                  // R/W   32  uTLB Control Register 24
#define IPMMU_VI_IMUCTR25               0xFEBD0490                  // R/W   32  uTLB Control Register 25
#define IPMMU_VI_IMUCTR26               0xFEBD04A0                  // R/W   32  uTLB Control Register 26
#define IPMMU_VI_IMUCTR27               0xFEBD04B0                  // R/W   32  uTLB Control Register 27
#define IPMMU_VI_IMUCTR28               0xFEBD04C0                  // R/W   32  uTLB Control Register 28
#define IPMMU_VI_IMUCTR29               0xFEBD04D0                  // R/W   32  uTLB Control Register 29
#define IPMMU_VI_IMUCTR30               0xFEBD04E0                  // R/W   32  uTLB Control Register 30
#define IPMMU_VI_IMUCTR31               0xFEBD04F0                  // R/W   32  uTLB Control Register 31
#define IPMMU_VI_IMUASID0               0xFEBD0308                  // R/W   32  uTLB ASID Register 0
#define IPMMU_VI_IMUASID1               0xFEBD0318                  // R/W   32  uTLB ASID Register 1
#define IPMMU_VI_IMUASID2               0xFEBD0328                  // R/W   32  uTLB ASID Register 2
#define IPMMU_VI_IMUASID3               0xFEBD0338                  // R/W   32  uTLB ASID Register 3
#define IPMMU_VI_IMUASID4               0xFEBD0348                  // R/W   32  uTLB ASID Register 4
#define IPMMU_VI_IMUASID5               0xFEBD0358                  // R/W   32  uTLB ASID Register 5
#define IPMMU_VI_IMUASID6               0xFEBD0368                  // R/W   32  uTLB ASID Register 6
#define IPMMU_VI_IMUASID7               0xFEBD0378                  // R/W   32  uTLB ASID Register 7
#define IPMMU_VI_IMUASID8               0xFEBD0388                  // R/W   32  uTLB ASID Register 8
#define IPMMU_VI_IMUASID9               0xFEBD0398                  // R/W   32  uTLB ASID Register 9
#define IPMMU_VI_IMUASID10              0xFEBD03A8                  // R/W   32  uTLB ASID Register 10
#define IPMMU_VI_IMUASID11              0xFEBD03B8                  // R/W   32  uTLB ASID Register 11
#define IPMMU_VI_IMUASID12              0xFEBD03C8                  // R/W   32  uTLB ASID Register 12
#define IPMMU_VI_IMUASID13              0xFEBD03D8                  // R/W   32  uTLB ASID Register 13
#define IPMMU_VI_IMUASID14              0xFEBD03E8                  // R/W   32  uTLB ASID Register 14
#define IPMMU_VI_IMUASID15              0xFEBD03F8                  // R/W   32  uTLB ASID Register 15
#define IPMMU_VI_IMUASID16              0xFEBD0408                  // R/W   32  uTLB ASID Register 16
#define IPMMU_VI_IMUASID17              0xFEBD0418                  // R/W   32  uTLB ASID Register 17
#define IPMMU_VI_IMUASID18              0xFEBD0428                  // R/W   32  uTLB ASID Register 18
#define IPMMU_VI_IMUASID19              0xFEBD0438                  // R/W   32  uTLB ASID Register 19
#define IPMMU_VI_IMUASID20              0xFEBD0448                  // R/W   32  uTLB ASID Register 20
#define IPMMU_VI_IMUASID21              0xFEBD0458                  // R/W   32  uTLB ASID Register 21
#define IPMMU_VI_IMUASID22              0xFEBD0468                  // R/W   32  uTLB ASID Register 22
#define IPMMU_VI_IMUASID23              0xFEBD0478                  // R/W   32  uTLB ASID Register 23
#define IPMMU_VI_IMUASID24              0xFEBD0488                  // R/W   32  uTLB ASID Register 24
#define IPMMU_VI_IMUASID25              0xFEBD0498                  // R/W   32  uTLB ASID Register 25
#define IPMMU_VI_IMUASID26              0xFEBD04A8                  // R/W   32  uTLB ASID Register 26
#define IPMMU_VI_IMUASID27              0xFEBD04B8                  // R/W   32  uTLB ASID Register 27
#define IPMMU_VI_IMUASID28              0xFEBD04C8                  // R/W   32  uTLB ASID Register 28
#define IPMMU_VI_IMUASID29              0xFEBD04D8                  // R/W   32  uTLB ASID Register 29
#define IPMMU_VI_IMUASID30              0xFEBD04E8                  // R/W   32  uTLB ASID Register 30
#define IPMMU_VI_IMUASID31              0xFEBD04F8                  // R/W   32  uTLB ASID Register 31
#define IPMMU_VI_IMSCTLR                0xFEBD0500                  // R/W   32  MMU System Control Register
#define IPMMU_VI_IMSAUXCTLR             0xFEBD0504                  // R/W   32  MMU Auxiliary Control Register
#define IPMMU_VI_IMSSTR                 0xFEBD0540U                 // R/W   32  MMU Interrupt Status Register
#define IPMMU_VI_IMSRQCTR_KAKUSHI       0xFEBD0550                  // R/W   32  MMU Request Control Register
#define IPMMU_VI_IMRAM0ERRCTR           0xFEBD0560                  // R/W   32  MMU RAM0 Error Control Register
#define IPMMU_VI_IMRAM0ERRSTR           0xFEBD0564U                 // R/WC1 32  MMU RAM0 Error Status Register
#define IPMMU_VI_IMRAM1ERRCTR           0xFEBD0568U                 // R/W   32  MMU RAM1 Error Control Register
#define IPMMU_VI_IMRAM1ERRSTR           0xFEBD056CU                 // R/WC1 32  MMU RAM1 Error Status Register
#define IPMMU_VI_IMRAM2ERRSTR           0xFEBD0570U                 // R/WC1 32  MMU RAM2 Error Status Register
#define IPMMU_VI_IMRAM3ERRSTR           0xFEBD0574U                 // R/WC1 32  MMU RAM3 Error Status Register
#define IPMMU_VI_IMRAMECCCMPCTR         0xFEBD0578                  // R/W   32  MMU RAM ECC Comparison Error Control Register
#define IPMMU_VI_IMRAMECCCMPSTR         0xFEBD057C                  // R/WC1 32  MMU MMU RAM ECC Comparison Error Status Register
#define IPMMU_VI_IMPFMCTR_KAKUSHI       0xFEBD0580                  // R/W   32  MMU Performance Monitor Control Register
#define IPMMU_VI_IMPFMTOTAL_KAKUSHI     0xFEBD0590                  // R     32  MMU Performance Monitor Total Transaction Counter
#define IPMMU_VI_IMPFMHIT_KAKUSHI       0xFEBD0594                  // R     32  MMU Performance Monitor Hit Counter
#define IPMMU_VI_IMPFML3MISS_KAKUSHI    0xFEBD0598                  // R     32  MMU Performance Monitor L3 Miss Counter
#define IPMMU_VI_IMPFML2MISS_KAKUSHI    0xFEBD059C                  // R     32  MMU Performance Monitor L2 Miss Counter


//IPMMU_IR.h
#define IPMMU_IR_IMCTR0                 0xFF8B0000                  // R/W   32  MMU Control Register 0
#define IPMMU_IR_IMCTR1                 0xFF8B0040                  // R/W   32  MMU Control Register 1
#define IPMMU_IR_IMCTR2                 0xFF8B0080                  // R/W   32  MMU Control Register 2
#define IPMMU_IR_IMCTR3                 0xFF8B00C0                  // R/W   32  MMU Control Register 3
#define IPMMU_IR_IMCTR4                 0xFF8B0100                  // R/W   32  MMU Control Register 4
#define IPMMU_IR_IMCTR5                 0xFF8B0140                  // R/W   32  MMU Control Register 5
#define IPMMU_IR_IMCTR6                 0xFF8B0180                  // R/W   32  MMU Control Register 6
#define IPMMU_IR_IMCTR7                 0xFF8B01C0                  // R/W   32  MMU Control Register 7
#define IPMMU_IR_IMCAAR0_KAKUSHI        0xFF8B0004                  // R/W   32  MMU CCI Address Allocation Register 0
#define IPMMU_IR_IMCAAR1_KAKUSHI        0xFF8B0044                  // R/W   32  MMU CCI Address Allocation Register 1
#define IPMMU_IR_IMCAAR2_KAKUSHI        0xFF8B0084                  // R/W   32  MMU CCI Address Allocation Register 2
#define IPMMU_IR_IMCAAR3_KAKUSHI        0xFF8B00C4                  // R/W   32  MMU CCI Address Allocation Register 3
#define IPMMU_IR_IMTTBCR0               0xFF8B0008                  // R/W   32  MMU Translation Table Base Control Register 0
#define IPMMU_IR_IMTTBCR1               0xFF8B0048                  // R/W   32  MMU Translation Table Base Control Register 1
#define IPMMU_IR_IMTTBCR2               0xFF8B0088                  // R/W   32  MMU Translation Table Base Control Register 2
#define IPMMU_IR_IMTTBCR3               0xFF8B00C8                  // R/W   32  MMU Translation Table Base Control Register 3
#define IPMMU_IR_IMBUSCR0               0xFF8B000C                  // R/W   32  MMU Bus Control Register 0
#define IPMMU_IR_IMBUSCR1               0xFF8B004C                  // R/W   32  MMU Bus Control Register 1
#define IPMMU_IR_IMBUSCR2               0xFF8B008C                  // R/W   32  MMU Bus Control Register 2
#define IPMMU_IR_IMBUSCR3               0xFF8B00CC                  // R/W   32  MMU Bus Control Register 3
#define IPMMU_IR_IMTTLBR00              0xFF8B0010                  // R/W   32  MMU Translation Table Lower Base Register 00
#define IPMMU_IR_IMTTLBR01              0xFF8B0050                  // R/W   32  MMU Translation Table Lower Base Register 01
#define IPMMU_IR_IMTTLBR02              0xFF8B0090                  // R/W   32  MMU Translation Table Lower Base Register 02
#define IPMMU_IR_IMTTLBR03              0xFF8B00D0                  // R/W   32  MMU Translation Table Lower Base Register 03
#define IPMMU_IR_IMTTUBR00              0xFF8B0014                  // R/W   32  MMU Translation Table Upper Base Register 00
#define IPMMU_IR_IMTTUBR01              0xFF8B0054                  // R/W   32  MMU Translation Table Upper Base Register 01
#define IPMMU_IR_IMTTUBR02              0xFF8B0094                  // R/W   32  MMU Translation Table Upper Base Register 02
#define IPMMU_IR_IMTTUBR03              0xFF8B00D4                  // R/W   32  MMU Translation Table Upper Base Register 03
#define IPMMU_IR_IMTTLBR10              0xFF8B0018                  // R/W   32  MMU Translation Table Lower Base Register 10
#define IPMMU_IR_IMTTLBR11              0xFF8B0058                  // R/W   32  MMU Translation Table Lower Base Register 11
#define IPMMU_IR_IMTTLBR12              0xFF8B0098                  // R/W   32  MMU Translation Table Lower Base Register 12
#define IPMMU_IR_IMTTLBR13              0xFF8B00D8                  // R/W   32  MMU Translation Table Lower Base Register 13
#define IPMMU_IR_IMTTUBR10              0xFF8B001C                  // R/W   32  MMU Translation Table Upper Base Register 10
#define IPMMU_IR_IMTTUBR11              0xFF8B005C                  // R/W   32  MMU Translation Table Upper Base Register 11
#define IPMMU_IR_IMTTUBR12              0xFF8B009C                  // R/W   32  MMU Translation Table Upper Base Register 12
#define IPMMU_IR_IMTTUBR13              0xFF8B00DC                  // R/W   32  MMU Translation Table Upper Base Register 13
#define IPMMU_IR_IMSTR0                 0xFF8B0020U                 // R/W   32  MMU Status Register 0
#define IPMMU_IR_IMSTR1                 0xFF8B0060U                 // R/W   32  MMU Status Register 1
#define IPMMU_IR_IMSTR2                 0xFF8B00A0U                 // R/W   32  MMU Status Register 2
#define IPMMU_IR_IMSTR3                 0xFF8B00E0U                 // R/W   32  MMU Status Register 3
#define IPMMU_IR_IMSTR4                 0xFF8B0120U                 // R/W   32  MMU Status Register 4
#define IPMMU_IR_IMSTR5                 0xFF8B0160U                 // R/W   32  MMU Status Register 5
#define IPMMU_IR_IMSTR6                 0xFF8B01A0U                 // R/W   32  MMU Status Register 6
#define IPMMU_IR_IMSTR7                 0xFF8B01E0U                 // R/W   32  MMU Status Register 7
#define IPMMU_IR_IMMAIR00               0xFF8B0028                  // R/W   32  MMU Memory Attribute Indirection Register 00
#define IPMMU_IR_IMMAIR01               0xFF8B0068                  // R/W   32  MMU Memory Attribute Indirection Register 01
#define IPMMU_IR_IMMAIR02               0xFF8B00A8                  // R/W   32  MMU Memory Attribute Indirection Register 02
#define IPMMU_IR_IMMAIR03               0xFF8B00E8                  // R/W   32  MMU Memory Attribute Indirection Register 03
#define IPMMU_IR_IMMAIR10               0xFF8B002C                  // R/W   32  MMU Memory Attribute Indirection Register 10
#define IPMMU_IR_IMMAIR11               0xFF8B006C                  // R/W   32  MMU Memory Attribute Indirection Register 11
#define IPMMU_IR_IMMAIR12               0xFF8B00AC                  // R/W   32  MMU Memory Attribute Indirection Register 12
#define IPMMU_IR_IMMAIR13               0xFF8B00EC                  // R/W   32  MMU Memory Attribute Indirection Register 13
#define IPMMU_IR_IMELAR0                0xFF8B0030                  // R     32  MMU Error Low Address Register 00 .add
#define IPMMU_IR_IMEUAR0                0xFF8B0034                  // R     32  MMU Error Upper Address Register 00 .add
#define IPMMU_IR_IMEAR0                 0xFF8B0030                  // R     32  MMU Error Address Register 0
#define IPMMU_IR_IMEAR1                 0xFF8B0070                  // R     32  MMU Error Address Register 1
#define IPMMU_IR_IMEAR2                 0xFF8B00B0                  // R     32  MMU Error Address Register 2
#define IPMMU_IR_IMEAR3                 0xFF8B00F0                  // R     32  MMU Error Address Register 3
#define IPMMU_IR_IMPCTR                 0xFF8B0200                  // R/W   32  PMB Control Register
#define IPMMU_IR_IMPSTR                 0xFF8B0208                  // R/W   32  PMB Status Register
#define IPMMU_IR_IMPEAR                 0xFF8B020C                  // R     32  PMB Error Address Register
#define IPMMU_IR_IMPMBA0                0xFF8B0280                  // R/W   32  PMB Address Array 0
#define IPMMU_IR_IMPMBA1                0xFF8B0284                  // R/W   32  PMB Address Array 1
#define IPMMU_IR_IMPMBA2                0xFF8B0288                  // R/W   32  PMB Address Array 2
#define IPMMU_IR_IMPMBA3                0xFF8B028C                  // R/W   32  PMB Address Array 3
#define IPMMU_IR_IMPMBA4                0xFF8B0290                  // R/W   32  PMB Address Array 4
#define IPMMU_IR_IMPMBA5                0xFF8B0294                  // R/W   32  PMB Address Array 5
#define IPMMU_IR_IMPMBA6                0xFF8B0298                  // R/W   32  PMB Address Array 6
#define IPMMU_IR_IMPMBA7                0xFF8B029C                  // R/W   32  PMB Address Array 7
#define IPMMU_IR_IMPMBA8                0xFF8B02A0                  // R/W   32  PMB Address Array 8
#define IPMMU_IR_IMPMBA9                0xFF8B02A4                  // R/W   32  PMB Address Array 9
#define IPMMU_IR_IMPMBA10               0xFF8B02A8                  // R/W   32  PMB Address Array 10
#define IPMMU_IR_IMPMBA11               0xFF8B02AC                  // R/W   32  PMB Address Array 11
#define IPMMU_IR_IMPMBA12               0xFF8B02B0                  // R/W   32  PMB Address Array 12
#define IPMMU_IR_IMPMBA13               0xFF8B02B4                  // R/W   32  PMB Address Array 13
#define IPMMU_IR_IMPMBA14               0xFF8B02B8                  // R/W   32  PMB Address Array 14
#define IPMMU_IR_IMPMBA15               0xFF8B02BC                  // R/W   32  PMB Address Array 15
#define IPMMU_IR_IMPMBD0                0xFF8B02C0                  // R/W   32  PMB Data Array 0
#define IPMMU_IR_IMPMBD1                0xFF8B02C4                  // R/W   32  PMB Data Array 1
#define IPMMU_IR_IMPMBD2                0xFF8B02C8                  // R/W   32  PMB Data Array 2
#define IPMMU_IR_IMPMBD3                0xFF8B02CC                  // R/W   32  PMB Data Array 3
#define IPMMU_IR_IMPMBD4                0xFF8B02D0                  // R/W   32  PMB Data Array 4
#define IPMMU_IR_IMPMBD5                0xFF8B02D4                  // R/W   32  PMB Data Array 5
#define IPMMU_IR_IMPMBD6                0xFF8B02D8                  // R/W   32  PMB Data Array 6
#define IPMMU_IR_IMPMBD7                0xFF8B02DC                  // R/W   32  PMB Data Array 7
#define IPMMU_IR_IMPMBD8                0xFF8B02E0                  // R/W   32  PMB Data Array 8
#define IPMMU_IR_IMPMBD9                0xFF8B02E4                  // R/W   32  PMB Data Array 9
#define IPMMU_IR_IMPMBD10               0xFF8B02E8                  // R/W   32  PMB Data Array 10
#define IPMMU_IR_IMPMBD11               0xFF8B02EC                  // R/W   32  PMB Data Array 11
#define IPMMU_IR_IMPMBD12               0xFF8B02F0                  // R/W   32  PMB Data Array 12
#define IPMMU_IR_IMPMBD13               0xFF8B02F4                  // R/W   32  PMB Data Array 13
#define IPMMU_IR_IMPMBD14               0xFF8B02F8                  // R/W   32  PMB Data Array 14
#define IPMMU_IR_IMPMBD15               0xFF8B02FC                  // R/W   32  PMB Data Array 15
#define IPMMU_IR_IMUCTR0                0xFF8B0300                  // R/W   32  uTLB Control Register 0
#define IPMMU_IR_IMUCTR1                0xFF8B0310                  // R/W   32  uTLB Control Register 1
#define IPMMU_IR_IMUCTR2                0xFF8B0320                  // R/W   32  uTLB Control Register 2
#define IPMMU_IR_IMUCTR3                0xFF8B0330                  // R/W   32  uTLB Control Register 3
#define IPMMU_IR_IMUCTR4                0xFF8B0340                  // R/W   32  uTLB Control Register 4
#define IPMMU_IR_IMUCTR5                0xFF8B0350                  // R/W   32  uTLB Control Register 5
#define IPMMU_IR_IMUCTR6                0xFF8B0360                  // R/W   32  uTLB Control Register 6
#define IPMMU_IR_IMUCTR7                0xFF8B0370                  // R/W   32  uTLB Control Register 7
#define IPMMU_IR_IMUCTR8                0xFF8B0380                  // R/W   32  uTLB Control Register 8
#define IPMMU_IR_IMUCTR9                0xFF8B0390                  // R/W   32  uTLB Control Register 9
#define IPMMU_IR_IMUCTR10               0xFF8B03A0                  // R/W   32  uTLB Control Register 10
#define IPMMU_IR_IMUCTR11               0xFF8B03B0                  // R/W   32  uTLB Control Register 11
#define IPMMU_IR_IMUCTR12               0xFF8B03C0                  // R/W   32  uTLB Control Register 12
#define IPMMU_IR_IMUCTR13               0xFF8B03D0                  // R/W   32  uTLB Control Register 13
#define IPMMU_IR_IMUCTR14               0xFF8B03E0                  // R/W   32  uTLB Control Register 14
#define IPMMU_IR_IMUCTR15               0xFF8B03F0                  // R/W   32  uTLB Control Register 15
#define IPMMU_IR_IMUCTR16               0xFF8B0400                  // R/W   32  uTLB Control Register 16
#define IPMMU_IR_IMUCTR17               0xFF8B0410                  // R/W   32  uTLB Control Register 17
#define IPMMU_IR_IMUCTR18               0xFF8B0420                  // R/W   32  uTLB Control Register 18
#define IPMMU_IR_IMUCTR19               0xFF8B0430                  // R/W   32  uTLB Control Register 19
#define IPMMU_IR_IMUCTR20               0xFF8B0440                  // R/W   32  uTLB Control Register 20
#define IPMMU_IR_IMUCTR21               0xFF8B0450                  // R/W   32  uTLB Control Register 21
#define IPMMU_IR_IMUCTR22               0xFF8B0460                  // R/W   32  uTLB Control Register 22
#define IPMMU_IR_IMUCTR23               0xFF8B0470                  // R/W   32  uTLB Control Register 23
#define IPMMU_IR_IMUCTR24               0xFF8B0480                  // R/W   32  uTLB Control Register 24
#define IPMMU_IR_IMUCTR25               0xFF8B0490                  // R/W   32  uTLB Control Register 25
#define IPMMU_IR_IMUCTR26               0xFF8B04A0                  // R/W   32  uTLB Control Register 26
#define IPMMU_IR_IMUCTR27               0xFF8B04B0                  // R/W   32  uTLB Control Register 27
#define IPMMU_IR_IMUCTR28               0xFF8B04C0                  // R/W   32  uTLB Control Register 28
#define IPMMU_IR_IMUCTR29               0xFF8B04D0                  // R/W   32  uTLB Control Register 29
#define IPMMU_IR_IMUCTR30               0xFF8B04E0                  // R/W   32  uTLB Control Register 30
#define IPMMU_IR_IMUCTR31               0xFF8B04F0                  // R/W   32  uTLB Control Register 31
#define IPMMU_IR_IMUASID0               0xFF8B0308                  // R/W   32  uTLB ASID Register 0
#define IPMMU_IR_IMUASID1               0xFF8B0318                  // R/W   32  uTLB ASID Register 1
#define IPMMU_IR_IMUASID2               0xFF8B0328                  // R/W   32  uTLB ASID Register 2
#define IPMMU_IR_IMUASID3               0xFF8B0338                  // R/W   32  uTLB ASID Register 3
#define IPMMU_IR_IMUASID4               0xFF8B0348                  // R/W   32  uTLB ASID Register 4
#define IPMMU_IR_IMUASID5               0xFF8B0358                  // R/W   32  uTLB ASID Register 5
#define IPMMU_IR_IMUASID6               0xFF8B0368                  // R/W   32  uTLB ASID Register 6
#define IPMMU_IR_IMUASID7               0xFF8B0378                  // R/W   32  uTLB ASID Register 7
#define IPMMU_IR_IMUASID8               0xFF8B0388                  // R/W   32  uTLB ASID Register 8
#define IPMMU_IR_IMUASID9               0xFF8B0398                  // R/W   32  uTLB ASID Register 9
#define IPMMU_IR_IMUASID10              0xFF8B03A8                  // R/W   32  uTLB ASID Register 10
#define IPMMU_IR_IMUASID11              0xFF8B03B8                  // R/W   32  uTLB ASID Register 11
#define IPMMU_IR_IMUASID12              0xFF8B03C8                  // R/W   32  uTLB ASID Register 12
#define IPMMU_IR_IMUASID13              0xFF8B03D8                  // R/W   32  uTLB ASID Register 13
#define IPMMU_IR_IMUASID14              0xFF8B03E8                  // R/W   32  uTLB ASID Register 14
#define IPMMU_IR_IMUASID15              0xFF8B03F8                  // R/W   32  uTLB ASID Register 15
#define IPMMU_IR_IMUASID16              0xFF8B0408                  // R/W   32  uTLB ASID Register 16
#define IPMMU_IR_IMUASID17              0xFF8B0418                  // R/W   32  uTLB ASID Register 17
#define IPMMU_IR_IMUASID18              0xFF8B0428                  // R/W   32  uTLB ASID Register 18
#define IPMMU_IR_IMUASID19              0xFF8B0438                  // R/W   32  uTLB ASID Register 19
#define IPMMU_IR_IMUASID20              0xFF8B0448                  // R/W   32  uTLB ASID Register 20
#define IPMMU_IR_IMUASID21              0xFF8B0458                  // R/W   32  uTLB ASID Register 21
#define IPMMU_IR_IMUASID22              0xFF8B0468                  // R/W   32  uTLB ASID Register 22
#define IPMMU_IR_IMUASID23              0xFF8B0478                  // R/W   32  uTLB ASID Register 23
#define IPMMU_IR_IMUASID24              0xFF8B0488                  // R/W   32  uTLB ASID Register 24
#define IPMMU_IR_IMUASID25              0xFF8B0498                  // R/W   32  uTLB ASID Register 25
#define IPMMU_IR_IMUASID26              0xFF8B04A8                  // R/W   32  uTLB ASID Register 26
#define IPMMU_IR_IMUASID27              0xFF8B04B8                  // R/W   32  uTLB ASID Register 27
#define IPMMU_IR_IMUASID28              0xFF8B04C8                  // R/W   32  uTLB ASID Register 28
#define IPMMU_IR_IMUASID29              0xFF8B04D8                  // R/W   32  uTLB ASID Register 29
#define IPMMU_IR_IMUASID30              0xFF8B04E8                  // R/W   32  uTLB ASID Register 30
#define IPMMU_IR_IMUASID31              0xFF8B04F8                  // R/W   32  uTLB ASID Register 31
#define IPMMU_IR_IMSCTLR                0xFF8B0500                  // R/W   32  MMU System Control Register
#define IPMMU_IR_IMSAUXCTLR             0xFF8B0504                  // R/W   32  MMU Auxiliary Control Register  
#define IPMMU_IR_IMSSTR                 0xFF8B0540U                 // R/W   32  MMU Interrupt Status Register
#define IPMMU_IR_IMSRQCTR_KAKUSHI       0xFF8B0550                  // R/W   32  MMU Request Control Register
#define IPMMU_IR_IMRAM0ERRCTR           0xFF8B0560U                 // R/W   32  MMU RAM0 Error Control Register
#define IPMMU_IR_IMRAM0ERRSTR           0xFF8B0564U                 // R/WC1 32  MMU RAM0 Error Status Register
#define IPMMU_IR_IMRAM1ERRCTR           0xFF8B0568U                 // R/W   32  MMU RAM1 Error Control Register
#define IPMMU_IR_IMRAM1ERRSTR           0xFF8B056CU                 // R/WC1 32  MMU RAM1 Error Status Register
#define IPMMU_IR_IMRAM2ERRSTR           0xFF8B0570U                 // R/WC1 32  MMU RAM2 Error Status Register
#define IPMMU_IR_IMRAM3ERRSTR           0xFF8B0574U                 // R/WC1 32  MMU RAM3 Error Status Register
#define IPMMU_IR_IMRAMECCCMPCTR         0xFF8B0578                  // R/W   32  MMU RAM ECC Comparison Error Control Register
#define IPMMU_IR_IMRAMECCCMPSTR         0xFF8B057C                  // R/WC1 32  MMU MMU RAM ECC Comparison Error Status Register
#define IPMMU_IR_IMPFMCTR_KAKUSHI       0xFF8B0580                  // R/W   32  MMU Performance Monitor Control Register
#define IPMMU_IR_IMPFMTOTAL_KAKUSHI     0xFF8B0590                  // R     32  MMU Performance Monitor Total Transaction Counter
#define IPMMU_IR_IMPFMHIT_KAKUSHI       0xFF8B0594                  // R     32  MMU Performance Monitor Hit Counter
#define IPMMU_IR_IMPFML3MISS_KAKUSHI    0xFF8B0598                  // R     32  MMU Performance Monitor L3 Miss Counter
#define IPMMU_IR_IMPFML2MISS_KAKUSHI    0xFF8B059C                  // R     32  MMU Performance Monitor L2 Miss Counter


//IPMMU_RT.h
#define IPMMU_RT_IMCTR0                 0xFFC80000                  // R/W   32  MMU Control Register 0
#define IPMMU_RT_IMCTR1                 0xFFC80040                  // R/W   32  MMU Control Register 1
#define IPMMU_RT_IMCTR2                 0xFFC80080                  // R/W   32  MMU Control Register 2
#define IPMMU_RT_IMCTR3                 0xFFC800C0                  // R/W   32  MMU Control Register 3
#define IPMMU_RT_IMCTR4                 0xFFC80100                  // R/W   32  MMU Control Register 4
#define IPMMU_RT_IMCTR5                 0xFFC80140                  // R/W   32  MMU Control Register 5
#define IPMMU_RT_IMCTR6                 0xFFC80180                  // R/W   32  MMU Control Register 6
#define IPMMU_RT_IMCTR7                 0xFFC801C0                  // R/W   32  MMU Control Register 7
#define IPMMU_RT_IMCAAR0_KAKUSHI        0xFFC80004                  // R/W   32  MMU CCI Address Allocation Register 0
#define IPMMU_RT_IMCAAR1_KAKUSHI        0xFFC80044                  // R/W   32  MMU CCI Address Allocation Register 1
#define IPMMU_RT_IMCAAR2_KAKUSHI        0xFFC80084                  // R/W   32  MMU CCI Address Allocation Register 2
#define IPMMU_RT_IMCAAR3_KAKUSHI        0xFFC800C4                  // R/W   32  MMU CCI Address Allocation Register 3
#define IPMMU_RT_IMTTBCR0               0xFFC80008                  // R/W   32  MMU Translation Table Base Control Register 0
#define IPMMU_RT_IMTTBCR1               0xFFC80048                  // R/W   32  MMU Translation Table Base Control Register 1
#define IPMMU_RT_IMTTBCR2               0xFFC80088                  // R/W   32  MMU Translation Table Base Control Register 2
#define IPMMU_RT_IMTTBCR3               0xFFC800C8                  // R/W   32  MMU Translation Table Base Control Register 3
#define IPMMU_RT_IMBUSCR0               0xFFC8000C                  // R/W   32  MMU Bus Control Register 0
#define IPMMU_RT_IMBUSCR1               0xFFC8004C                  // R/W   32  MMU Bus Control Register 1
#define IPMMU_RT_IMBUSCR2               0xFFC8008C                  // R/W   32  MMU Bus Control Register 2
#define IPMMU_RT_IMBUSCR3               0xFFC800CC                  // R/W   32  MMU Bus Control Register 3
#define IPMMU_RT_IMTTLBR00              0xFFC80010                  // R/W   32  MMU Translation Table Lower Base Register 00
#define IPMMU_RT_IMTTLBR01              0xFFC80050                  // R/W   32  MMU Translation Table Lower Base Register 01
#define IPMMU_RT_IMTTLBR02              0xFFC80090                  // R/W   32  MMU Translation Table Lower Base Register 02
#define IPMMU_RT_IMTTLBR03              0xFFC800D0                  // R/W   32  MMU Translation Table Lower Base Register 03
#define IPMMU_RT_IMTTUBR00              0xFFC80014                  // R/W   32  MMU Translation Table Upper Base Register 00
#define IPMMU_RT_IMTTUBR01              0xFFC80054                  // R/W   32  MMU Translation Table Upper Base Register 01
#define IPMMU_RT_IMTTUBR02              0xFFC80094                  // R/W   32  MMU Translation Table Upper Base Register 02
#define IPMMU_RT_IMTTUBR03              0xFFC800D4                  // R/W   32  MMU Translation Table Upper Base Register 03
#define IPMMU_RT_IMTTLBR10              0xFFC80018                  // R/W   32  MMU Translation Table Lower Base Register 10
#define IPMMU_RT_IMTTLBR11              0xFFC80058                  // R/W   32  MMU Translation Table Lower Base Register 11
#define IPMMU_RT_IMTTLBR12              0xFFC80098                  // R/W   32  MMU Translation Table Lower Base Register 12
#define IPMMU_RT_IMTTLBR13              0xFFC800D8                  // R/W   32  MMU Translation Table Lower Base Register 13
#define IPMMU_RT_IMTTUBR10              0xFFC8001C                  // R/W   32  MMU Translation Table Upper Base Register 10
#define IPMMU_RT_IMTTUBR11              0xFFC8005C                  // R/W   32  MMU Translation Table Upper Base Register 11
#define IPMMU_RT_IMTTUBR12              0xFFC8009C                  // R/W   32  MMU Translation Table Upper Base Register 12
#define IPMMU_RT_IMTTUBR13              0xFFC800DC                  // R/W   32  MMU Translation Table Upper Base Register 13
#define IPMMU_RT_IMELAR0                0xFFC80030                  // R     32  MMU Error Low Address Register 00 .add
#define IPMMU_RT_IMEUAR0                0xFFC80034                  // R     32  MMU Error Upper Address Register 00 .add
#define IPMMU_RT_IMSTR0                 0xFFC80020U                 // R/W   32  MMU Status Register 0
#define IPMMU_RT_IMSTR1                 0xFFC80060U                 // R/W   32  MMU Status Register 1
#define IPMMU_RT_IMSTR2                 0xFFC800A0U                 // R/W   32  MMU Status Register 2
#define IPMMU_RT_IMSTR3                 0xFFC800E0U                 // R/W   32  MMU Status Register 3
#define IPMMU_RT_IMSTR4                 0XFFC80120U                 // R/W   32  MMU Status Register 4
#define IPMMU_RT_IMSTR5                 0XFFC80160U                 // R/W   32  MMU Status Register 5
#define IPMMU_RT_IMSTR6                 0XFFC801A0U                 // R/W   32  MMU Status Register 6
#define IPMMU_RT_IMSTR7                 0XFFC801E0U                 // R/W   32  MMU Status Register 7
#define IPMMU_RT_IMMAIR00               0xFFC80028                  // R/W   32  MMU Memory Attribute Indirection Register 00
#define IPMMU_RT_IMMAIR01               0xFFC80068                  // R/W   32  MMU Memory Attribute Indirection Register 01
#define IPMMU_RT_IMMAIR02               0xFFC800A8                  // R/W   32  MMU Memory Attribute Indirection Register 02
#define IPMMU_RT_IMMAIR03               0xFFC800E8                  // R/W   32  MMU Memory Attribute Indirection Register 03
#define IPMMU_RT_IMMAIR10               0xFFC8002C                  // R/W   32  MMU Memory Attribute Indirection Register 10
#define IPMMU_RT_IMMAIR11               0xFFC8006C                  // R/W   32  MMU Memory Attribute Indirection Register 11
#define IPMMU_RT_IMMAIR12               0xFFC800AC                  // R/W   32  MMU Memory Attribute Indirection Register 12
#define IPMMU_RT_IMMAIR13               0xFFC800EC                  // R/W   32  MMU Memory Attribute Indirection Register 13
#define IPMMU_RT_IMEAR0                 0xFFC80030                  // R     32  MMU Error Address Register 0
#define IPMMU_RT_IMEAR1                 0xFFC80070                  // R     32  MMU Error Address Register 1
#define IPMMU_RT_IMEAR2                 0xFFC800B0                  // R     32  MMU Error Address Register 2
#define IPMMU_RT_IMEAR3                 0xFFC800F0                  // R     32  MMU Error Address Register 3
#define IPMMU_RT_IMPCTR                 0xFFC80200                  // R/W   32  PMB Control Register
#define IPMMU_RT_IMPSTR                 0xFFC80208                  // R/W   32  PMB Status Register
#define IPMMU_RT_IMPEAR                 0xFFC8020C                  // R     32  PMB Error Address Register
#define IPMMU_RT_IMPMBA0                0xFFC80280                  // R/W   32  PMB Address Array 0
#define IPMMU_RT_IMPMBA1                0xFFC80284                  // R/W   32  PMB Address Array 1
#define IPMMU_RT_IMPMBA2                0xFFC80288                  // R/W   32  PMB Address Array 2
#define IPMMU_RT_IMPMBA3                0xFFC8028C                  // R/W   32  PMB Address Array 3
#define IPMMU_RT_IMPMBA4                0xFFC80290                  // R/W   32  PMB Address Array 4
#define IPMMU_RT_IMPMBA5                0xFFC80294                  // R/W   32  PMB Address Array 5
#define IPMMU_RT_IMPMBA6                0xFFC80298                  // R/W   32  PMB Address Array 6
#define IPMMU_RT_IMPMBA7                0xFFC8029C                  // R/W   32  PMB Address Array 7
#define IPMMU_RT_IMPMBA8                0xFFC802A0                  // R/W   32  PMB Address Array 8
#define IPMMU_RT_IMPMBA9                0xFFC802A4                  // R/W   32  PMB Address Array 9
#define IPMMU_RT_IMPMBA10               0xFFC802A8                  // R/W   32  PMB Address Array 10
#define IPMMU_RT_IMPMBA11               0xFFC802AC                  // R/W   32  PMB Address Array 11
#define IPMMU_RT_IMPMBA12               0xFFC802B0                  // R/W   32  PMB Address Array 12
#define IPMMU_RT_IMPMBA13               0xFFC802B4                  // R/W   32  PMB Address Array 13
#define IPMMU_RT_IMPMBA14               0xFFC802B8                  // R/W   32  PMB Address Array 14
#define IPMMU_RT_IMPMBA15               0xFFC802BC                  // R/W   32  PMB Address Array 15
#define IPMMU_RT_IMPMBD0                0xFFC802C0                  // R/W   32  PMB Data Array 0
#define IPMMU_RT_IMPMBD1                0xFFC802C4                  // R/W   32  PMB Data Array 1
#define IPMMU_RT_IMPMBD2                0xFFC802C8                  // R/W   32  PMB Data Array 2
#define IPMMU_RT_IMPMBD3                0xFFC802CC                  // R/W   32  PMB Data Array 3
#define IPMMU_RT_IMPMBD4                0xFFC802D0                  // R/W   32  PMB Data Array 4
#define IPMMU_RT_IMPMBD5                0xFFC802D4                  // R/W   32  PMB Data Array 5
#define IPMMU_RT_IMPMBD6                0xFFC802D8                  // R/W   32  PMB Data Array 6
#define IPMMU_RT_IMPMBD7                0xFFC802DC                  // R/W   32  PMB Data Array 7
#define IPMMU_RT_IMPMBD8                0xFFC802E0                  // R/W   32  PMB Data Array 8
#define IPMMU_RT_IMPMBD9                0xFFC802E4                  // R/W   32  PMB Data Array 9
#define IPMMU_RT_IMPMBD10               0xFFC802E8                  // R/W   32  PMB Data Array 10
#define IPMMU_RT_IMPMBD11               0xFFC802EC                  // R/W   32  PMB Data Array 11
#define IPMMU_RT_IMPMBD12               0xFFC802F0                  // R/W   32  PMB Data Array 12
#define IPMMU_RT_IMPMBD13               0xFFC802F4                  // R/W   32  PMB Data Array 13
#define IPMMU_RT_IMPMBD14               0xFFC802F8                  // R/W   32  PMB Data Array 14
#define IPMMU_RT_IMPMBD15               0xFFC802FC                  // R/W   32  PMB Data Array 15
#define IPMMU_RT_IMUCTR0                0xFFC80300                  // R/W   32  uTLB Control Register 0
#define IPMMU_RT_IMUCTR1                0xFFC80310                  // R/W   32  uTLB Control Register 1
#define IPMMU_RT_IMUCTR2                0xFFC80320                  // R/W   32  uTLB Control Register 2
#define IPMMU_RT_IMUCTR3                0xFFC80330                  // R/W   32  uTLB Control Register 3
#define IPMMU_RT_IMUCTR4                0xFFC80340                  // R/W   32  uTLB Control Register 4
#define IPMMU_RT_IMUCTR5                0xFFC80350                  // R/W   32  uTLB Control Register 5
#define IPMMU_RT_IMUCTR6                0xFFC80360                  // R/W   32  uTLB Control Register 6
#define IPMMU_RT_IMUCTR7                0xFFC80370                  // R/W   32  uTLB Control Register 7
#define IPMMU_RT_IMUCTR8                0xFFC80380                  // R/W   32  uTLB Control Register 8
#define IPMMU_RT_IMUCTR9                0xFFC80390                  // R/W   32  uTLB Control Register 9
#define IPMMU_RT_IMUCTR10               0xFFC803A0                  // R/W   32  uTLB Control Register 10
#define IPMMU_RT_IMUCTR11               0xFFC803B0                  // R/W   32  uTLB Control Register 11
#define IPMMU_RT_IMUCTR12               0xFFC803C0                  // R/W   32  uTLB Control Register 12
#define IPMMU_RT_IMUCTR13               0xFFC803D0                  // R/W   32  uTLB Control Register 13
#define IPMMU_RT_IMUCTR14               0xFFC803E0                  // R/W   32  uTLB Control Register 14
#define IPMMU_RT_IMUCTR15               0xFFC803F0                  // R/W   32  uTLB Control Register 15
#define IPMMU_RT_IMUCTR16               0xFFC80400                  // R/W   32  uTLB Control Register 16
#define IPMMU_RT_IMUCTR17               0xFFC80410                  // R/W   32  uTLB Control Register 17
#define IPMMU_RT_IMUCTR18               0xFFC80420                  // R/W   32  uTLB Control Register 18
#define IPMMU_RT_IMUCTR19               0xFFC80430                  // R/W   32  uTLB Control Register 19
#define IPMMU_RT_IMUCTR20               0xFFC80440                  // R/W   32  uTLB Control Register 20
#define IPMMU_RT_IMUCTR21               0xFFC80450                  // R/W   32  uTLB Control Register 21
#define IPMMU_RT_IMUCTR22               0xFFC80460                  // R/W   32  uTLB Control Register 22
#define IPMMU_RT_IMUCTR23               0xFFC80470                  // R/W   32  uTLB Control Register 23
#define IPMMU_RT_IMUCTR24               0xFFC80480                  // R/W   32  uTLB Control Register 24
#define IPMMU_RT_IMUCTR25               0xFFC80490                  // R/W   32  uTLB Control Register 25
#define IPMMU_RT_IMUCTR26               0xFFC804A0                  // R/W   32  uTLB Control Register 26
#define IPMMU_RT_IMUCTR27               0xFFC804B0                  // R/W   32  uTLB Control Register 27
#define IPMMU_RT_IMUCTR28               0xFFC804C0                  // R/W   32  uTLB Control Register 28
#define IPMMU_RT_IMUCTR29               0xFFC804D0                  // R/W   32  uTLB Control Register 29
#define IPMMU_RT_IMUCTR30               0xFFC804E0                  // R/W   32  uTLB Control Register 30
#define IPMMU_RT_IMUCTR31               0xFFC804F0                  // R/W   32  uTLB Control Register 31
#define IPMMU_RT_IMUASID0               0xFFC80308                  // R/W   32  uTLB ASID Register 0
#define IPMMU_RT_IMUASID1               0xFFC80318                  // R/W   32  uTLB ASID Register 1
#define IPMMU_RT_IMUASID2               0xFFC80328                  // R/W   32  uTLB ASID Register 2
#define IPMMU_RT_IMUASID3               0xFFC80338                  // R/W   32  uTLB ASID Register 3
#define IPMMU_RT_IMUASID4               0xFFC80348                  // R/W   32  uTLB ASID Register 4
#define IPMMU_RT_IMUASID5               0xFFC80358                  // R/W   32  uTLB ASID Register 5
#define IPMMU_RT_IMUASID6               0xFFC80368                  // R/W   32  uTLB ASID Register 6
#define IPMMU_RT_IMUASID7               0xFFC80378                  // R/W   32  uTLB ASID Register 7
#define IPMMU_RT_IMUASID8               0xFFC80388                  // R/W   32  uTLB ASID Register 8
#define IPMMU_RT_IMUASID9               0xFFC80398                  // R/W   32  uTLB ASID Register 9
#define IPMMU_RT_IMUASID10              0xFFC803A8                  // R/W   32  uTLB ASID Register 10
#define IPMMU_RT_IMUASID11              0xFFC803B8                  // R/W   32  uTLB ASID Register 11
#define IPMMU_RT_IMUASID12              0xFFC803C8                  // R/W   32  uTLB ASID Register 12
#define IPMMU_RT_IMUASID13              0xFFC803D8                  // R/W   32  uTLB ASID Register 13
#define IPMMU_RT_IMUASID14              0xFFC803E8                  // R/W   32  uTLB ASID Register 14
#define IPMMU_RT_IMUASID15              0xFFC803F8                  // R/W   32  uTLB ASID Register 15
#define IPMMU_RT_IMUASID16              0xFFC80408                  // R/W   32  uTLB ASID Register 16
#define IPMMU_RT_IMUASID17              0xFFC80418                  // R/W   32  uTLB ASID Register 17
#define IPMMU_RT_IMUASID18              0xFFC80428                  // R/W   32  uTLB ASID Register 18
#define IPMMU_RT_IMUASID19              0xFFC80438                  // R/W   32  uTLB ASID Register 19
#define IPMMU_RT_IMUASID20              0xFFC80448                  // R/W   32  uTLB ASID Register 20
#define IPMMU_RT_IMUASID21              0xFFC80458                  // R/W   32  uTLB ASID Register 21
#define IPMMU_RT_IMUASID22              0xFFC80468                  // R/W   32  uTLB ASID Register 22
#define IPMMU_RT_IMUASID23              0xFFC80478                  // R/W   32  uTLB ASID Register 23
#define IPMMU_RT_IMUASID24              0xFFC80488                  // R/W   32  uTLB ASID Register 24
#define IPMMU_RT_IMUASID25              0xFFC80498                  // R/W   32  uTLB ASID Register 25
#define IPMMU_RT_IMUASID26              0xFFC804A8                  // R/W   32  uTLB ASID Register 26
#define IPMMU_RT_IMUASID27              0xFFC804B8                  // R/W   32  uTLB ASID Register 27
#define IPMMU_RT_IMUASID28              0xFFC804C8                  // R/W   32  uTLB ASID Register 28
#define IPMMU_RT_IMUASID29              0xFFC804D8                  // R/W   32  uTLB ASID Register 29
#define IPMMU_RT_IMUASID30              0xFFC804E8                  // R/W   32  uTLB ASID Register 30
#define IPMMU_RT_IMUASID31              0xFFC804F8                  // R/W   32  uTLB ASID Register 31
#define IPMMU_RT_IMSCTLR                0xFFC80500                  // R/W   32  MMU System Control Register
#define IPMMU_RT_IMSAUXCTLR             0xFFC80504                  // R/W   32  MMU Auxiliary Control Register
#define IPMMU_RT_IMSSTR                 0xFFC80540U                 // R/W   32  MMU Interrupt Status Register
#define IPMMU_RT_IMSRQCTR_KAKUSHI       0xFFC80550                  // R/W   32  MMU Request Control Register
#define IPMMU_RT_IMRAM0ERRCTR           0xFFC80560U                 // R/W   32  MMU RAM0 Error Control Register
#define IPMMU_RT_IMRAM0ERRSTR           0xFFC80564U                 // R/WC1 32  MMU RAM0 Error Status Register
#define IPMMU_RT_IMRAM1ERRCTR           0xFFC80568U                 // R/W   32  MMU RAM1 Error Control Register
#define IPMMU_RT_IMRAM1ERRSTR           0xFFC8056CU                 // R/WC1 32  MMU RAM1 Error Status Register
#define IPMMU_RT_IMRAM2ERRSTR           0xFFC80570U                 // R/WC1 32  MMU RAM2 Error Status Register
#define IPMMU_RT_IMRAM3ERRSTR           0xFFC80574U                 // R/WC1 32  MMU RAM3 Error Status Register
#define IPMMU_RT_IMRAMECCCMPCTR         0xFFC80578                  // R/W   32  MMU RAM ECC Comparison Error Control Register
#define IPMMU_RT_IMRAMECCCMPSTR         0xFFC8057C                  // R/WC1 32  MMU MMU RAM ECC Comparison Error Status Register
#define IPMMU_RT_IMPFMCTR_KAKUSHI       0xFFC80580                  // R/W   32  MMU Performance Monitor Control Register
#define IPMMU_RT_IMPFMTOTAL_KAKUSHI     0xFFC80590                  // R     32  MMU Performance Monitor Total Transaction Counter
#define IPMMU_RT_IMPFMHIT_KAKUSHI       0xFFC80594                  // R     32  MMU Performance Monitor Hit Counter
#define IPMMU_RT_IMPFML3MISS_KAKUSHI    0xFFC80598                  // R     32  MMU Performance Monitor L3 Miss Counter
#define IPMMU_RT_IMPFML2MISS_KAKUSHI    0xFFC8059C                  // R     32  MMU Performance Monitor L2 Miss Counter


//IPMMU_DS0.h
#define IPMMU_DS0_IMCTR0                0xE6740000                  // R/W   32  MMU Control Register 0
#define IPMMU_DS0_IMCTR1                0xE6740040                  // R/W   32  MMU Control Register 1
#define IPMMU_DS0_IMCTR2                0xE6740080                  // R/W   32  MMU Control Register 2
#define IPMMU_DS0_IMCTR3                0xE67400C0                  // R/W   32  MMU Control Register 3
#define IPMMU_DS0_IMCTR4                0xE6740100                  // R/W   32  MMU Control Register 4
#define IPMMU_DS0_IMCTR5                0xE6740140                  // R/W   32  MMU Control Register 5
#define IPMMU_DS0_IMCTR6                0xE6740180                  // R/W   32  MMU Control Register 6
#define IPMMU_DS0_IMCTR7                0xE67401C0                  // R/W   32  MMU Control Register 7
#define IPMMU_DS0_IMCAAR0_KAKUSHI       0xE6740004                  // R/W   32  MMU CCI Address Allocation Register 0
#define IPMMU_DS0_IMCAAR1_KAKUSHI       0xE6740044                  // R/W   32  MMU CCI Address Allocation Register 1
#define IPMMU_DS0_IMCAAR2_KAKUSHI       0xE6740084                  // R/W   32  MMU CCI Address Allocation Register 2
#define IPMMU_DS0_IMCAAR3_KAKUSHI       0xE67400C4                  // R/W   32  MMU CCI Address Allocation Register 3
#define IPMMU_DS0_IMTTBCR0              0xE6740008                  // R/W   32  MMU Translation Table Base Control Register 0
#define IPMMU_DS0_IMTTBCR1              0xE6740048                  // R/W   32  MMU Translation Table Base Control Register 1
#define IPMMU_DS0_IMTTBCR2              0xE6740088                  // R/W   32  MMU Translation Table Base Control Register 2
#define IPMMU_DS0_IMTTBCR3              0xE67400C8                  // R/W   32  MMU Translation Table Base Control Register 3
#define IPMMU_DS0_IMBUSCR0              0xE674000C                  // R/W   32  MMU Bus Control Register 0
#define IPMMU_DS0_IMBUSCR1              0xE674004C                  // R/W   32  MMU Bus Control Register 1
#define IPMMU_DS0_IMBUSCR2              0xE674008C                  // R/W   32  MMU Bus Control Register 2
#define IPMMU_DS0_IMBUSCR3              0xE67400CC                  // R/W   32  MMU Bus Control Register 3
#define IPMMU_DS0_IMTTLBR00             0xE6740010                  // R/W   32  MMU Translation Table Lower Base Register 00
#define IPMMU_DS0_IMTTLBR01             0xE6740050                  // R/W   32  MMU Translation Table Lower Base Register 01
#define IPMMU_DS0_IMTTLBR02             0xE6740090                  // R/W   32  MMU Translation Table Lower Base Register 02
#define IPMMU_DS0_IMTTLBR03             0xE67400D0                  // R/W   32  MMU Translation Table Lower Base Register 03
#define IPMMU_DS0_IMTTUBR00             0xE6740014                  // R/W   32  MMU Translation Table Upper Base Register 00
#define IPMMU_DS0_IMTTUBR01             0xE6740054                  // R/W   32  MMU Translation Table Upper Base Register 01
#define IPMMU_DS0_IMTTUBR02             0xE6740094                  // R/W   32  MMU Translation Table Upper Base Register 02
#define IPMMU_DS0_IMTTUBR03             0xE67400D4                  // R/W   32  MMU Translation Table Upper Base Register 03
#define IPMMU_DS0_IMTTLBR10             0xE6740018                  // R/W   32  MMU Translation Table Lower Base Register 10
#define IPMMU_DS0_IMTTLBR11             0xE6740058                  // R/W   32  MMU Translation Table Lower Base Register 11
#define IPMMU_DS0_IMTTLBR12             0xE6740098                  // R/W   32  MMU Translation Table Lower Base Register 12
#define IPMMU_DS0_IMTTLBR13             0xE67400D8                  // R/W   32  MMU Translation Table Lower Base Register 13
#define IPMMU_DS0_IMTTUBR10             0xE674001C                  // R/W   32  MMU Translation Table Upper Base Register 10
#define IPMMU_DS0_IMTTUBR11             0xE674005C                  // R/W   32  MMU Translation Table Upper Base Register 11
#define IPMMU_DS0_IMTTUBR12             0xE674009C                  // R/W   32  MMU Translation Table Upper Base Register 12
#define IPMMU_DS0_IMTTUBR13             0xE67400DC                  // R/W   32  MMU Translation Table Upper Base Register 13
#define IPMMU_DS0_IMSTR0                0xE6740020                  // R/W   32  MMU Status Register 0
#define IPMMU_DS0_IMSTR1                0xE6740060                  // R/W   32  MMU Status Register 1
#define IPMMU_DS0_IMSTR2                0xE67400A0                  // R/W   32  MMU Status Register 2
#define IPMMU_DS0_IMSTR3                0xE67400E0                  // R/W   32  MMU Status Register 3
#define IPMMU_DS0_IMMAIR00              0xE6740028                  // R/W   32  MMU Memory Attribute Indirection Register 00
#define IPMMU_DS0_IMMAIR01              0xE6740068                  // R/W   32  MMU Memory Attribute Indirection Register 01
#define IPMMU_DS0_IMMAIR02              0xE67400A8                  // R/W   32  MMU Memory Attribute Indirection Register 02
#define IPMMU_DS0_IMMAIR03              0xE67400E8                  // R/W   32  MMU Memory Attribute Indirection Register 03
#define IPMMU_DS0_IMMAIR10              0xE674002C                  // R/W   32  MMU Memory Attribute Indirection Register 10
#define IPMMU_DS0_IMMAIR11              0xE674006C                  // R/W   32  MMU Memory Attribute Indirection Register 11
#define IPMMU_DS0_IMMAIR12              0xE67400AC                  // R/W   32  MMU Memory Attribute Indirection Register 12
#define IPMMU_DS0_IMMAIR13              0xE67400EC                  // R/W   32  MMU Memory Attribute Indirection Register 13
#define IPMMU_DS0_IMELAR0               0xE6740030                  // R     32  MMU Error Low Address Register 00 .add
#define IPMMU_DS0_IMEUAR0               0xE6740034                  // R     32  MMU Error Upper Address Register 00 .add
#define IPMMU_DS0_IMEAR0                0xE6740030                  // R     32  MMU Error Address Register 0
#define IPMMU_DS0_IMEAR1                0xE6740070                  // R     32  MMU Error Address Register 1
#define IPMMU_DS0_IMEAR2                0xE67400B0                  // R     32  MMU Error Address Register 2
#define IPMMU_DS0_IMEAR3                0xE67400F0                  // R     32  MMU Error Address Register 3
#define IPMMU_DS0_IMPCTR                0xE6740200                  // R/W   32  PMB Control Register
#define IPMMU_DS0_IMPSTR                0xE6740208                  // R/W   32  PMB Status Register
#define IPMMU_DS0_IMPEAR                0xE674020C                  // R     32  PMB Error Address Register
#define IPMMU_DS0_IMPMBA0               0xE6740280                  // R/W   32  PMB Address Array 0
#define IPMMU_DS0_IMPMBA1               0xE6740284                  // R/W   32  PMB Address Array 1
#define IPMMU_DS0_IMPMBA2               0xE6740288                  // R/W   32  PMB Address Array 2
#define IPMMU_DS0_IMPMBA3               0xE674028C                  // R/W   32  PMB Address Array 3
#define IPMMU_DS0_IMPMBA4               0xE6740290                  // R/W   32  PMB Address Array 4
#define IPMMU_DS0_IMPMBA5               0xE6740294                  // R/W   32  PMB Address Array 5
#define IPMMU_DS0_IMPMBA6               0xE6740298                  // R/W   32  PMB Address Array 6
#define IPMMU_DS0_IMPMBA7               0xE674029C                  // R/W   32  PMB Address Array 7
#define IPMMU_DS0_IMPMBA8               0xE67402A0                  // R/W   32  PMB Address Array 8
#define IPMMU_DS0_IMPMBA9               0xE67402A4                  // R/W   32  PMB Address Array 9
#define IPMMU_DS0_IMPMBA10              0xE67402A8                  // R/W   32  PMB Address Array 10
#define IPMMU_DS0_IMPMBA11              0xE67402AC                  // R/W   32  PMB Address Array 11
#define IPMMU_DS0_IMPMBA12              0xE67402B0                  // R/W   32  PMB Address Array 12
#define IPMMU_DS0_IMPMBA13              0xE67402B4                  // R/W   32  PMB Address Array 13
#define IPMMU_DS0_IMPMBA14              0xE67402B8                  // R/W   32  PMB Address Array 14
#define IPMMU_DS0_IMPMBA15              0xE67402BC                  // R/W   32  PMB Address Array 15
#define IPMMU_DS0_IMPMBD0               0xE67402C0                  // R/W   32  PMB Data Array 0
#define IPMMU_DS0_IMPMBD1               0xE67402C4                  // R/W   32  PMB Data Array 1
#define IPMMU_DS0_IMPMBD2               0xE67402C8                  // R/W   32  PMB Data Array 2
#define IPMMU_DS0_IMPMBD3               0xE67402CC                  // R/W   32  PMB Data Array 3
#define IPMMU_DS0_IMPMBD4               0xE67402D0                  // R/W   32  PMB Data Array 4
#define IPMMU_DS0_IMPMBD5               0xE67402D4                  // R/W   32  PMB Data Array 5
#define IPMMU_DS0_IMPMBD6               0xE67402D8                  // R/W   32  PMB Data Array 6
#define IPMMU_DS0_IMPMBD7               0xE67402DC                  // R/W   32  PMB Data Array 7
#define IPMMU_DS0_IMPMBD8               0xE67402E0                  // R/W   32  PMB Data Array 8
#define IPMMU_DS0_IMPMBD9               0xE67402E4                  // R/W   32  PMB Data Array 9
#define IPMMU_DS0_IMPMBD10              0xE67402E8                  // R/W   32  PMB Data Array 10
#define IPMMU_DS0_IMPMBD11              0xE67402EC                  // R/W   32  PMB Data Array 11
#define IPMMU_DS0_IMPMBD12              0xE67402F0                  // R/W   32  PMB Data Array 12
#define IPMMU_DS0_IMPMBD13              0xE67402F4                  // R/W   32  PMB Data Array 13
#define IPMMU_DS0_IMPMBD14              0xE67402F8                  // R/W   32  PMB Data Array 14
#define IPMMU_DS0_IMPMBD15              0xE67402FC                  // R/W   32  PMB Data Array 15
#define IPMMU_DS0_IMUCTR0               0xE6740300                  // R/W   32  uTLB Control Register 0
#define IPMMU_DS0_IMUCTR1               0xE6740310                  // R/W   32  uTLB Control Register 1
#define IPMMU_DS0_IMUCTR2               0xE6740320                  // R/W   32  uTLB Control Register 2
#define IPMMU_DS0_IMUCTR3               0xE6740330                  // R/W   32  uTLB Control Register 3
#define IPMMU_DS0_IMUCTR4               0xE6740340                  // R/W   32  uTLB Control Register 4
#define IPMMU_DS0_IMUCTR5               0xE6740350                  // R/W   32  uTLB Control Register 5
#define IPMMU_DS0_IMUCTR6               0xE6740360                  // R/W   32  uTLB Control Register 6
#define IPMMU_DS0_IMUCTR7               0xE6740370                  // R/W   32  uTLB Control Register 7
#define IPMMU_DS0_IMUCTR8               0xE6740380                  // R/W   32  uTLB Control Register 8
#define IPMMU_DS0_IMUCTR9               0xE6740390                  // R/W   32  uTLB Control Register 9
#define IPMMU_DS0_IMUCTR10              0xE67403A0                  // R/W   32  uTLB Control Register 10
#define IPMMU_DS0_IMUCTR11              0xE67403B0                  // R/W   32  uTLB Control Register 11
#define IPMMU_DS0_IMUCTR12              0xE67403C0                  // R/W   32  uTLB Control Register 12
#define IPMMU_DS0_IMUCTR13              0xE67403D0                  // R/W   32  uTLB Control Register 13
#define IPMMU_DS0_IMUCTR14              0xE67403E0                  // R/W   32  uTLB Control Register 14
#define IPMMU_DS0_IMUCTR15              0xE67403F0                  // R/W   32  uTLB Control Register 15
#define IPMMU_DS0_IMUCTR16              0xE6740400                  // R/W   32  uTLB Control Register 16
#define IPMMU_DS0_IMUCTR17              0xE6740410                  // R/W   32  uTLB Control Register 17
#define IPMMU_DS0_IMUCTR18              0xE6740420                  // R/W   32  uTLB Control Register 18
#define IPMMU_DS0_IMUCTR19              0xE6740430                  // R/W   32  uTLB Control Register 19
#define IPMMU_DS0_IMUCTR20              0xE6740440                  // R/W   32  uTLB Control Register 20
#define IPMMU_DS0_IMUCTR21              0xE6740450                  // R/W   32  uTLB Control Register 21
#define IPMMU_DS0_IMUCTR22              0xE6740460                  // R/W   32  uTLB Control Register 22
#define IPMMU_DS0_IMUCTR23              0xE6740470                  // R/W   32  uTLB Control Register 23
#define IPMMU_DS0_IMUCTR24              0xE6740480                  // R/W   32  uTLB Control Register 24
#define IPMMU_DS0_IMUCTR25              0xE6740490                  // R/W   32  uTLB Control Register 25
#define IPMMU_DS0_IMUCTR26              0xE67404A0                  // R/W   32  uTLB Control Register 26
#define IPMMU_DS0_IMUCTR27              0xE67404B0                  // R/W   32  uTLB Control Register 27
#define IPMMU_DS0_IMUCTR28              0xE67404C0                  // R/W   32  uTLB Control Register 28
#define IPMMU_DS0_IMUCTR29              0xE67404D0                  // R/W   32  uTLB Control Register 29
#define IPMMU_DS0_IMUCTR30              0xE67404E0                  // R/W   32  uTLB Control Register 30
#define IPMMU_DS0_IMUCTR31              0xE67404F0                  // R/W   32  uTLB Control Register 31
#define IPMMU_DS0_IMUASID0              0xE6740308                  // R/W   32  uTLB ASID Register 0
#define IPMMU_DS0_IMUASID1              0xE6740318                  // R/W   32  uTLB ASID Register 1
#define IPMMU_DS0_IMUASID2              0xE6740328                  // R/W   32  uTLB ASID Register 2
#define IPMMU_DS0_IMUASID3              0xE6740338                  // R/W   32  uTLB ASID Register 3
#define IPMMU_DS0_IMUASID4              0xE6740348                  // R/W   32  uTLB ASID Register 4
#define IPMMU_DS0_IMUASID5              0xE6740358                  // R/W   32  uTLB ASID Register 5
#define IPMMU_DS0_IMUASID6              0xE6740368                  // R/W   32  uTLB ASID Register 6
#define IPMMU_DS0_IMUASID7              0xE6740378                  // R/W   32  uTLB ASID Register 7
#define IPMMU_DS0_IMUASID8              0xE6740388                  // R/W   32  uTLB ASID Register 8
#define IPMMU_DS0_IMUASID9              0xE6740398                  // R/W   32  uTLB ASID Register 9
#define IPMMU_DS0_IMUASID10             0xE67403A8                  // R/W   32  uTLB ASID Register 10
#define IPMMU_DS0_IMUASID11             0xE67403B8                  // R/W   32  uTLB ASID Register 11
#define IPMMU_DS0_IMUASID12             0xE67403C8                  // R/W   32  uTLB ASID Register 12
#define IPMMU_DS0_IMUASID13             0xE67403D8                  // R/W   32  uTLB ASID Register 13
#define IPMMU_DS0_IMUASID14             0xE67403E8                  // R/W   32  uTLB ASID Register 14
#define IPMMU_DS0_IMUASID15             0xE67403F8                  // R/W   32  uTLB ASID Register 15
#define IPMMU_DS0_IMUASID16             0xE6740408                  // R/W   32  uTLB ASID Register 16
#define IPMMU_DS0_IMUASID17             0xE6740418                  // R/W   32  uTLB ASID Register 17
#define IPMMU_DS0_IMUASID18             0xE6740428                  // R/W   32  uTLB ASID Register 18
#define IPMMU_DS0_IMUASID19             0xE6740438                  // R/W   32  uTLB ASID Register 19
#define IPMMU_DS0_IMUASID20             0xE6740448                  // R/W   32  uTLB ASID Register 20
#define IPMMU_DS0_IMUASID21             0xE6740458                  // R/W   32  uTLB ASID Register 21
#define IPMMU_DS0_IMUASID22             0xE6740468                  // R/W   32  uTLB ASID Register 22
#define IPMMU_DS0_IMUASID23             0xE6740478                  // R/W   32  uTLB ASID Register 23
#define IPMMU_DS0_IMUASID24             0xE6740488                  // R/W   32  uTLB ASID Register 24
#define IPMMU_DS0_IMUASID25             0xE6740498                  // R/W   32  uTLB ASID Register 25
#define IPMMU_DS0_IMUASID26             0xE67404A8                  // R/W   32  uTLB ASID Register 26
#define IPMMU_DS0_IMUASID27             0xE67404B8                  // R/W   32  uTLB ASID Register 27
#define IPMMU_DS0_IMUASID28             0xE67404C8                  // R/W   32  uTLB ASID Register 28
#define IPMMU_DS0_IMUASID29             0xE67404D8                  // R/W   32  uTLB ASID Register 29
#define IPMMU_DS0_IMUASID30             0xE67404E8                  // R/W   32  uTLB ASID Register 30
#define IPMMU_DS0_IMUASID31             0xE67404F8                  // R/W   32  uTLB ASID Register 31
#define IPMMU_DS0_IMSCTLR               0xE6740500                  // R/W   32  MMU System Control Register
#define IPMMU_DS0_IMSAUXCTLR            0xE6740504                  // R/W   32  MMU Auxiliary Control Register
#define IPMMU_DS0_IMSSTR                0xE6740540U                 // R/W   32  MMU Interrupt Status Register
#define IPMMU_DS0_IMSRQCTR_KAKUSHI      0xE6740550                  // R/W   32  MMU Request Control Register
#define IPMMU_DS0_IMRAM0ERRCTR          0xE6740560U                 // R/W   32  MMU RAM0 Error Control Register
#define IPMMU_DS0_IMRAM0ERRSTR          0xE6740564U                 // R/WC1 32  MMU RAM0 Error Status Register
#define IPMMU_DS0_IMRAM1ERRCTR          0xE6740568U                 // R/W   32  MMU RAM1 Error Control Register
#define IPMMU_DS0_IMRAM1ERRSTR          0xE674056CU                 // R/WC1 32  MMU RAM1 Error Status Register
#define IPMMU_DS0_IMRAM2ERRSTR          0xE6740570U                 // R/WC1 32  MMU RAM2 Error Status Register
#define IPMMU_DS0_IMRAM3ERRSTR          0xE6740574U                 // R/WC1 32  MMU RAM3 Error Status Register
#define IPMMU_DS0_IMRAMECCCMPCTR        0xE6740578                  // R/W   32  MMU RAM ECC Comparison Error Control Register
#define IPMMU_DS0_IMRAMECCCMPSTR        0xE674057C                  // R/WC1 32  MMU MMU RAM ECC Comparison Error Status Register
#define IPMMU_DS0_IMPFMCTR_KAKUSHI      0xE6740580                  // R/W   32  MMU Performance Monitor Control Register
#define IPMMU_DS0_IMPFMTOTAL_KAKUSHI    0xE6740590                  // R     32  MMU Performance Monitor Total Transaction Counter
#define IPMMU_DS0_IMPFMHIT_KAKUSHI      0xE6740594                  // R     32  MMU Performance Monitor Hit Counter
#define IPMMU_DS0_IMPFML3MISS_KAKUSHI   0xE6740598                  // R     32  MMU Performance Monitor L3 Miss Counter
#define IPMMU_DS0_IMPFML2MISS_KAKUSHI   0xE674059C                  // R     32  MMU Performance Monitor L2 Miss Counter

//IPMMU_DS1
#define IPMMU_DS1_BASE                  0xE7740000U
#define IPMMU_DS1_IMSSTR                (IPMMU_DS1_BASE + 0x0540U)
#define IPMMU_DS1_IMRAM0ERRSTR          (IPMMU_DS1_BASE + 0x0564U)
#define IPMMU_DS1_IMRAM1ERRSTR          (IPMMU_DS1_BASE + 0x056CU)
#define IPMMU_DS1_IMRAM2ERRSTR          (IPMMU_DS1_BASE + 0x0570U)
#define IPMMU_DS1_IMRAM3ERRSTR          (IPMMU_DS1_BASE + 0x0574U)
#define IPMMU_DS1_IMSTR0                0XE7740020U                 // R/W 32  MMU Status Register 0
#define IPMMU_DS1_IMSTR1                0XE7740060U                 // R/W 32  MMU Status Register 1
#define IPMMU_DS1_IMSTR2                0XE77400A0U                 // R/W 32  MMU Status Register 2
#define IPMMU_DS1_IMSTR3                0XE77400E0U                 // R/W 32  MMU Status Register 3
#define IPMMU_DS1_IMSTR4                0XE7740120U                 // R/W 32  MMU Status Register 4
#define IPMMU_DS1_IMSTR5                0XE7740160U                 // R/W 32  MMU Status Register 5
#define IPMMU_DS1_IMSTR6                0XE77401A0U                 // R/W 32  MMU Status Register 6
#define IPMMU_DS1_IMSTR7                0XE77401E0U                 // R/W 32  MMU Status Register 7

//IPMMU_MM.h
#define IPMMU_MM_IMCTR0                 0xE67B0000                  // R/W   32  MMU Control Register 0
#define IPMMU_MM_IMCTR1                 0xE67B0040                  // R/W   32  MMU Control Register 1
#define IPMMU_MM_IMCTR2                 0xE67B0080                  // R/W   32  MMU Control Register 2
#define IPMMU_MM_IMCTR3                 0xE67B00C0                  // R/W   32  MMU Control Register 3
#define IPMMU_MM_IMCTR4                 0xE67B0100                  // R/W   32  MMU Control Register 4
#define IPMMU_MM_IMCTR5                 0xE67B0140                  // R/W   32  MMU Control Register 5
#define IPMMU_MM_IMCTR6                 0xE67B0180                  // R/W   32  MMU Control Register 6
#define IPMMU_MM_IMCTR7                 0xE67B01C0                  // R/W   32  MMU Control Register 7
#define IPMMU_MM_IMCAAR0_KAKUSHI        0xE67B0004                  // R/W   32  MMU CCI Address Allocation Register 0
#define IPMMU_MM_IMCAAR1_KAKUSHI        0xE67B0044                  // R/W   32  MMU CCI Address Allocation Register 1
#define IPMMU_MM_IMCAAR2_KAKUSHI        0xE67B0084                  // R/W   32  MMU CCI Address Allocation Register 2
#define IPMMU_MM_IMCAAR3_KAKUSHI        0xE67B00C4                  // R/W   32  MMU CCI Address Allocation Register 3
#define IPMMU_MM_IMTTBCR0               0xE67B0008                  // R/W   32  MMU Translation Table Base Control Register 0
#define IPMMU_MM_IMTTBCR1               0xE67B0048                  // R/W   32  MMU Translation Table Base Control Register 1
#define IPMMU_MM_IMTTBCR2               0xE67B0088                  // R/W   32  MMU Translation Table Base Control Register 2
#define IPMMU_MM_IMTTBCR3               0xE67B00C8                  // R/W   32  MMU Translation Table Base Control Register 3
#define IPMMU_MM_IMBUSCR0               0xE67B000C                  // R/W   32  MMU Bus Control Register 0
#define IPMMU_MM_IMBUSCR1               0xE67B004C                  // R/W   32  MMU Bus Control Register 1
#define IPMMU_MM_IMBUSCR2               0xE67B008C                  // R/W   32  MMU Bus Control Register 2
#define IPMMU_MM_IMBUSCR3               0xE67B00CC                  // R/W   32  MMU Bus Control Register 3
#define IPMMU_MM_IMTTLBR00              0xE67B0010                  // R/W   32  MMU Translation Table Lower Base Register 00
#define IPMMU_MM_IMTTLBR01              0xE67B0050                  // R/W   32  MMU Translation Table Lower Base Register 01
#define IPMMU_MM_IMTTLBR02              0xE67B0090                  // R/W   32  MMU Translation Table Lower Base Register 02
#define IPMMU_MM_IMTTLBR03              0xE67B00D0                  // R/W   32  MMU Translation Table Lower Base Register 03
#define IPMMU_MM_IMTTUBR00              0xE67B0014                  // R/W   32  MMU Translation Table Upper Base Register 00
#define IPMMU_MM_IMTTUBR01              0xE67B0054                  // R/W   32  MMU Translation Table Upper Base Register 01
#define IPMMU_MM_IMTTUBR02              0xE67B0094                  // R/W   32  MMU Translation Table Upper Base Register 02
#define IPMMU_MM_IMTTUBR03              0xE67B00D4                  // R/W   32  MMU Translation Table Upper Base Register 03
#define IPMMU_MM_IMTTLBR10              0xE67B0018                  // R/W   32  MMU Translation Table Lower Base Register 10
#define IPMMU_MM_IMTTLBR11              0xE67B0058                  // R/W   32  MMU Translation Table Lower Base Register 11
#define IPMMU_MM_IMTTLBR12              0xE67B0098                  // R/W   32  MMU Translation Table Lower Base Register 12
#define IPMMU_MM_IMTTLBR13              0xE67B00D8                  // R/W   32  MMU Translation Table Lower Base Register 13
#define IPMMU_MM_IMTTUBR10              0xE67B001C                  // R/W   32  MMU Translation Table Upper Base Register 10
#define IPMMU_MM_IMTTUBR11              0xE67B005C                  // R/W   32  MMU Translation Table Upper Base Register 11
#define IPMMU_MM_IMTTUBR12              0xE67B009C                  // R/W   32  MMU Translation Table Upper Base Register 12
#define IPMMU_MM_IMTTUBR13              0xE67B00DC                  // R/W   32  MMU Translation Table Upper Base Register 13
#define IPMMU_MM_IMSTR0                 0xE67B0020U                 // R/W   32  MMU Status Register 0
#define IPMMU_MM_IMSTR1                 0xE67B0060U                 // R/W   32  MMU Status Register 1
#define IPMMU_MM_IMSTR2                 0xE67B00A0U                 // R/W   32  MMU Status Register 2
#define IPMMU_MM_IMSTR3                 0xE67B00E0U                 // R/W   32  MMU Status Register 3
#define IPMMU_MM_IMSTR4                 0XE67B0120U                 // R/W   32  MMU Status Register 4
#define IPMMU_MM_IMSTR5                 0XE67B0160U                 // R/W   32  MMU Status Register 5
#define IPMMU_MM_IMSTR6                 0XE67B01A0U                 // R/W   32  MMU Status Register 6
#define IPMMU_MM_IMSTR7                 0XE67B01E0U                 // R/W   32  MMU Status Register 7
#define IPMMU_MM_IMMAIR00               0xE67B0028                  // R/W   32  MMU Memory Attribute Indirection Register 00
#define IPMMU_MM_IMMAIR01               0xE67B0068                  // R/W   32  MMU Memory Attribute Indirection Register 01
#define IPMMU_MM_IMMAIR02               0xE67B00A8                  // R/W   32  MMU Memory Attribute Indirection Register 02
#define IPMMU_MM_IMMAIR03               0xE67B00E8                  // R/W   32  MMU Memory Attribute Indirection Register 03
#define IPMMU_MM_IMMAIR10               0xE67B002C                  // R/W   32  MMU Memory Attribute Indirection Register 10
#define IPMMU_MM_IMMAIR11               0xE67B006C                  // R/W   32  MMU Memory Attribute Indirection Register 11
#define IPMMU_MM_IMMAIR12               0xE67B00AC                  // R/W   32  MMU Memory Attribute Indirection Register 12
#define IPMMU_MM_IMMAIR13               0xE67B00EC                  // R/W   32  MMU Memory Attribute Indirection Register 13
#define IPMMU_MM_IMELAR0                0xE67B0030                  // R     32  MMU Error Low Address Register 00 .add
#define IPMMU_MM_IMEUAR0                0xE67B0034                  // R     32  MMU Error Upper Address Register 00 .add  
#define IPMMU_MM_IMEAR0                 0xE67B0030                  // R     32  MMU Error Address Register 0
#define IPMMU_MM_IMEAR1                 0xE67B0070                  // R     32  MMU Error Address Register 1
#define IPMMU_MM_IMEAR2                 0xE67B00B0                  // R     32  MMU Error Address Register 2
#define IPMMU_MM_IMEAR3                 0xE67B00F0                  // R     32  MMU Error Address Register 3
#define IPMMU_MM_IMPCTR                 0xE67B0200                  // R/W   32  PMB Control Register
#define IPMMU_MM_IMPSTR                 0xE67B0208                  // R/W   32  PMB Status Register
#define IPMMU_MM_IMPEAR                 0xE67B020C                  // R     32  PMB Error Address Register
#define IPMMU_MM_IMPMBA0                0xE67B0280                  // R/W   32  PMB Address Array 0
#define IPMMU_MM_IMPMBA1                0xE67B0284                  // R/W   32  PMB Address Array 1
#define IPMMU_MM_IMPMBA2                0xE67B0288                  // R/W   32  PMB Address Array 2
#define IPMMU_MM_IMPMBA3                0xE67B028C                  // R/W   32  PMB Address Array 3
#define IPMMU_MM_IMPMBA4                0xE67B0290                  // R/W   32  PMB Address Array 4
#define IPMMU_MM_IMPMBA5                0xE67B0294                  // R/W   32  PMB Address Array 5
#define IPMMU_MM_IMPMBA6                0xE67B0298                  // R/W   32  PMB Address Array 6
#define IPMMU_MM_IMPMBA7                0xE67B029C                  // R/W   32  PMB Address Array 7
#define IPMMU_MM_IMPMBA8                0xE67B02A0                  // R/W   32  PMB Address Array 8
#define IPMMU_MM_IMPMBA9                0xE67B02A4                  // R/W   32  PMB Address Array 9
#define IPMMU_MM_IMPMBA10               0xE67B02A8                  // R/W   32  PMB Address Array 10
#define IPMMU_MM_IMPMBA11               0xE67B02AC                  // R/W   32  PMB Address Array 11
#define IPMMU_MM_IMPMBA12               0xE67B02B0                  // R/W   32  PMB Address Array 12
#define IPMMU_MM_IMPMBA13               0xE67B02B4                  // R/W   32  PMB Address Array 13
#define IPMMU_MM_IMPMBA14               0xE67B02B8                  // R/W   32  PMB Address Array 14
#define IPMMU_MM_IMPMBA15               0xE67B02BC                  // R/W   32  PMB Address Array 15
#define IPMMU_MM_IMPMBD0                0xE67B02C0                  // R/W   32  PMB Data Array 0
#define IPMMU_MM_IMPMBD1                0xE67B02C4                  // R/W   32  PMB Data Array 1
#define IPMMU_MM_IMPMBD2                0xE67B02C8                  // R/W   32  PMB Data Array 2
#define IPMMU_MM_IMPMBD3                0xE67B02CC                  // R/W   32  PMB Data Array 3
#define IPMMU_MM_IMPMBD4                0xE67B02D0                  // R/W   32  PMB Data Array 4
#define IPMMU_MM_IMPMBD5                0xE67B02D4                  // R/W   32  PMB Data Array 5
#define IPMMU_MM_IMPMBD6                0xE67B02D8                  // R/W   32  PMB Data Array 6
#define IPMMU_MM_IMPMBD7                0xE67B02DC                  // R/W   32  PMB Data Array 7
#define IPMMU_MM_IMPMBD8                0xE67B02E0                  // R/W   32  PMB Data Array 8
#define IPMMU_MM_IMPMBD9                0xE67B02E4                  // R/W   32  PMB Data Array 9
#define IPMMU_MM_IMPMBD10               0xE67B02E8                  // R/W   32  PMB Data Array 10
#define IPMMU_MM_IMPMBD11               0xE67B02EC                  // R/W   32  PMB Data Array 11
#define IPMMU_MM_IMPMBD12               0xE67B02F0                  // R/W   32  PMB Data Array 12
#define IPMMU_MM_IMPMBD13               0xE67B02F4                  // R/W   32  PMB Data Array 13
#define IPMMU_MM_IMPMBD14               0xE67B02F8                  // R/W   32  PMB Data Array 14
#define IPMMU_MM_IMPMBD15               0xE67B02FC                  // R/W   32  PMB Data Array 15
#define IPMMU_MM_IMUCTR0                0xE67B0300                  // R/W   32  uTLB Control Register 0
#define IPMMU_MM_IMUCTR1                0xE67B0310                  // R/W   32  uTLB Control Register 1
#define IPMMU_MM_IMUCTR2                0xE67B0320                  // R/W   32  uTLB Control Register 2
#define IPMMU_MM_IMUCTR3                0xE67B0330                  // R/W   32  uTLB Control Register 3
#define IPMMU_MM_IMUCTR4                0xE67B0340                  // R/W   32  uTLB Control Register 4
#define IPMMU_MM_IMUCTR5                0xE67B0350                  // R/W   32  uTLB Control Register 5
#define IPMMU_MM_IMUCTR6                0xE67B0360                  // R/W   32  uTLB Control Register 6
#define IPMMU_MM_IMUCTR7                0xE67B0370                  // R/W   32  uTLB Control Register 7
#define IPMMU_MM_IMUCTR8                0xE67B0380                  // R/W   32  uTLB Control Register 8
#define IPMMU_MM_IMUCTR9                0xE67B0390                  // R/W   32  uTLB Control Register 9
#define IPMMU_MM_IMUCTR10               0xE67B03A0                  // R/W   32  uTLB Control Register 10
#define IPMMU_MM_IMUCTR11               0xE67B03B0                  // R/W   32  uTLB Control Register 11
#define IPMMU_MM_IMUCTR12               0xE67B03C0                  // R/W   32  uTLB Control Register 12
#define IPMMU_MM_IMUCTR13               0xE67B03D0                  // R/W   32  uTLB Control Register 13
#define IPMMU_MM_IMUCTR14               0xE67B03E0                  // R/W   32  uTLB Control Register 14
#define IPMMU_MM_IMUCTR15               0xE67B03F0                  // R/W   32  uTLB Control Register 15
#define IPMMU_MM_IMUCTR16               0xE67B0400                  // R/W   32  uTLB Control Register 16
#define IPMMU_MM_IMUCTR17               0xE67B0410                  // R/W   32  uTLB Control Register 17
#define IPMMU_MM_IMUCTR18               0xE67B0420                  // R/W   32  uTLB Control Register 18
#define IPMMU_MM_IMUCTR19               0xE67B0430                  // R/W   32  uTLB Control Register 19
#define IPMMU_MM_IMUCTR20               0xE67B0440                  // R/W   32  uTLB Control Register 20
#define IPMMU_MM_IMUCTR21               0xE67B0450                  // R/W   32  uTLB Control Register 21
#define IPMMU_MM_IMUCTR22               0xE67B0460                  // R/W   32  uTLB Control Register 22
#define IPMMU_MM_IMUCTR23               0xE67B0470                  // R/W   32  uTLB Control Register 23
#define IPMMU_MM_IMUCTR24               0xE67B0480                  // R/W   32  uTLB Control Register 24
#define IPMMU_MM_IMUCTR25               0xE67B0490                  // R/W   32  uTLB Control Register 25
#define IPMMU_MM_IMUCTR26               0xE67B04A0                  // R/W   32  uTLB Control Register 26
#define IPMMU_MM_IMUCTR27               0xE67B04B0                  // R/W   32  uTLB Control Register 27
#define IPMMU_MM_IMUCTR28               0xE67B04C0                  // R/W   32  uTLB Control Register 28
#define IPMMU_MM_IMUCTR29               0xE67B04D0                  // R/W   32  uTLB Control Register 29
#define IPMMU_MM_IMUCTR30               0xE67B04E0                  // R/W   32  uTLB Control Register 30
#define IPMMU_MM_IMUCTR31               0xE67B04F0                  // R/W   32  uTLB Control Register 31
#define IPMMU_MM_IMUASID0               0xE67B0308                  // R/W   32  uTLB ASID Register 0
#define IPMMU_MM_IMUASID1               0xE67B0318                  // R/W   32  uTLB ASID Register 1
#define IPMMU_MM_IMUASID2               0xE67B0328                  // R/W   32  uTLB ASID Register 2
#define IPMMU_MM_IMUASID3               0xE67B0338                  // R/W   32  uTLB ASID Register 3
#define IPMMU_MM_IMUASID4               0xE67B0348                  // R/W   32  uTLB ASID Register 4
#define IPMMU_MM_IMUASID5               0xE67B0358                  // R/W   32  uTLB ASID Register 5
#define IPMMU_MM_IMUASID6               0xE67B0368                  // R/W   32  uTLB ASID Register 6
#define IPMMU_MM_IMUASID7               0xE67B0378                  // R/W   32  uTLB ASID Register 7
#define IPMMU_MM_IMUASID8               0xE67B0388                  // R/W   32  uTLB ASID Register 8
#define IPMMU_MM_IMUASID9               0xE67B0398                  // R/W   32  uTLB ASID Register 9
#define IPMMU_MM_IMUASID10              0xE67B03A8                  // R/W   32  uTLB ASID Register 10
#define IPMMU_MM_IMUASID11              0xE67B03B8                  // R/W   32  uTLB ASID Register 11
#define IPMMU_MM_IMUASID12              0xE67B03C8                  // R/W   32  uTLB ASID Register 12
#define IPMMU_MM_IMUASID13              0xE67B03D8                  // R/W   32  uTLB ASID Register 13
#define IPMMU_MM_IMUASID14              0xE67B03E8                  // R/W   32  uTLB ASID Register 14
#define IPMMU_MM_IMUASID15              0xE67B03F8                  // R/W   32  uTLB ASID Register 15
#define IPMMU_MM_IMUASID16              0xE67B0408                  // R/W   32  uTLB ASID Register 16
#define IPMMU_MM_IMUASID17              0xE67B0418                  // R/W   32  uTLB ASID Register 17
#define IPMMU_MM_IMUASID18              0xE67B0428                  // R/W   32  uTLB ASID Register 18
#define IPMMU_MM_IMUASID19              0xE67B0438                  // R/W   32  uTLB ASID Register 19
#define IPMMU_MM_IMUASID20              0xE67B0448                  // R/W   32  uTLB ASID Register 20
#define IPMMU_MM_IMUASID21              0xE67B0458                  // R/W   32  uTLB ASID Register 21
#define IPMMU_MM_IMUASID22              0xE67B0468                  // R/W   32  uTLB ASID Register 22
#define IPMMU_MM_IMUASID23              0xE67B0478                  // R/W   32  uTLB ASID Register 23
#define IPMMU_MM_IMUASID24              0xE67B0488                  // R/W   32  uTLB ASID Register 24
#define IPMMU_MM_IMUASID25              0xE67B0498                  // R/W   32  uTLB ASID Register 25
#define IPMMU_MM_IMUASID26              0xE67B04A8                  // R/W   32  uTLB ASID Register 26
#define IPMMU_MM_IMUASID27              0xE67B04B8                  // R/W   32  uTLB ASID Register 27
#define IPMMU_MM_IMUASID28              0xE67B04C8                  // R/W   32  uTLB ASID Register 28
#define IPMMU_MM_IMUASID29              0xE67B04D8                  // R/W   32  uTLB ASID Register 29
#define IPMMU_MM_IMUASID30              0xE67B04E8                  // R/W   32  uTLB ASID Register 30
#define IPMMU_MM_IMUASID31              0xE67B04F8                  // R/W   32  uTLB ASID Register 31
#define IPMMU_MM_IMSCTLR                0xE67B0500                  // R/W   32  MMU System Control Register
#define IPMMU_MM_IMSAUXCTLR             0xE67B0504                  // R/W   32  MMU Auxiliary Control Register
#define IPMMU_MM_IMSSTR                 0xE67B0540U                 // R/W   32  MMU Interrupt Status Register
#define IPMMU_MM_IMSRQCTR_KAKUSHI       0xE67B0550                  // R/W   32  MMU Request Control Register
#define IPMMU_MM_IMRAM0ERRCTR           0xE67B0560U                 // R/W   32  MMU RAM0 Error Control Register
#define IPMMU_MM_IMRAM0ERRSTR           0xE67B0564U                 // R/WC1 32  MMU RAM0 Error Status Register
#define IPMMU_MM_IMRAM1ERRCTR           0xE67B0568U                 // R/W   32  MMU RAM1 Error Control Register
#define IPMMU_MM_IMRAM1ERRSTR           0xE67B056CU                 // R/WC1 32  MMU RAM1 Error Status Register
#define IPMMU_MM_IMRAM2ERRSTR           0xE67B0570U                 // R/WC1 32  MMU RAM2 Error Status Register
#define IPMMU_MM_IMRAM3ERRSTR           0xE67B0574U                 // R/WC1 32  MMU RAM3 Error Status Register
#define IPMMU_MM_IMRAMECCCMPCTR         0xE67B0578                  // R/W   32  MMU RAM ECC Comparison Error Control Register
#define IPMMU_MM_IMRAMECCCMPSTR         0xE67B057C                  // R/WC1 32  MMU MMU RAM ECC Comparison Error Status Register
#define IPMMU_MM_IMPFMCTR_KAKUSHI       0xE67B0580                  // R/W   32  MMU Performance Monitor Control Register
#define IPMMU_MM_IMPFMTOTAL_KAKUSHI     0xE67B0590                  // R     32  MMU Performance Monitor Total Transaction Counter
#define IPMMU_MM_IMPFMHIT_KAKUSHI       0xE67B0594                  // R     32  MMU Performance Monitor Hit Counter
#define IPMMU_MM_IMPFML3MISS_KAKUSHI    0xE67B0598                  // R     32  MMU Performance Monitor L3 Miss Counter
#define IPMMU_MM_IMPFML2MISS_KAKUSHI    0xE67B059C                  // R     32  MMU Performance Monitor L2 Miss Counter


// *** 17. SYS-DMAC, Direct Memory Access Controller for System *************************************************************************************

#define SYSDMAC1_BASE                   0xE7300000
#define SYSDMAC2_BASE                   0xE7310000

#define SYSDMAC_DMAISTA_1               ( SYSDMAC1_BASE + 0x0020 )  // R    32  DMA interrupt status                register (for channels 16 to 31)
#define SYSDMAC_DMASEC_1                ( SYSDMAC1_BASE + 0x0030 )  // R/W  32  DMA secure control                  register (for channels 16 to 31)
#define SYSDMAC_DMAOR_1                 ( SYSDMAC1_BASE + 0x0060 )  // R/W  16  DMA operation                       register (for channels 16 to 31)
#define SYSDMAC_DMACHCLR_1              ( SYSDMAC1_BASE + 0x0080 )  // W    32  DMA channel clear                   register (for channels 16 to 31)
#define SYSDMAC_DMADPSEC_1              ( SYSDMAC1_BASE + 0x00A0 )  // R/W  32  DPRAM secure control                register (for channels 16 to 31)
#define SYSDMAC_DMASES_1                ( SYSDMAC1_BASE + 0x00C0 )  // R/W  32  Secure function Secure Status       register (for channels 16 to 31)
#define SYSDMAC_DMASEA_1                ( SYSDMAC1_BASE + 0x00C4 )  // R/W  32  Secure function Slave Error Address register (for channels 16 to 31)
#define SYSDMAC_DMAEMID_1               ( SYSDMAC1_BASE + 0x00C8 )  // R/W  32  Secure function Error Master ID     register (for channels 16 to 31)
#define SYSDMAC_FDSDM_ENABLE            ( SYSDMAC1_BASE + 0x00D0 )  // R/W  32  Failure detection function enable   register
#define SYSDMAC_FDSDM_STATUS            ( SYSDMAC1_BASE + 0x00D4 )  // R/W  32  Failure detection error status      register
#define SYSDMAC_DescriptorMEM_16_31     ( SYSDMAC1_BASE + 0xA000 )  // R/W  32  Descriptor memory (for channels 16 to 31)

#define SYSDMAC_DMAISTA_2               ( SYSDMAC2_BASE + 0x0020 )  // R    32  DMA interrupt status                register (for channels 32 to 47)
#define SYSDMAC_DMASEC_2                ( SYSDMAC2_BASE + 0x0030 )  // R/W  32  DMA secure control                  register (for channels 32 to 47)
#define SYSDMAC_DMAOR_2                 ( SYSDMAC2_BASE + 0x0060 )  // R/W  16  DMA operation                       register (for channels 32 to 47)
#define SYSDMAC_DMACHCLR_2              ( SYSDMAC2_BASE + 0x0080 )  // W    32  DMA channel clear                   register (for channels 32 to 47)
#define SYSDMAC_DMADPSEC_2              ( SYSDMAC2_BASE + 0x00A0 )  // R/W  32  DPRAM secure control                register (for channels 32 to 47)
#define SYSDMAC_DMASES_2                ( SYSDMAC2_BASE + 0x00C0 )  // R/W  32  Secure function Secure Status       register (for channels 32 to 47)
#define SYSDMAC_DMASEA_2                ( SYSDMAC2_BASE + 0x00C4 )  // R/W  32  Secure function Slave Error Address register (for channels 32 to 47)
#define SYSDMAC_DMAEMID_2               ( SYSDMAC2_BASE + 0x00C8 )  // R/W  32  Secure function Error Master ID     register (for channels 32 to 47)
#define SYSDMAC_DescriptorMEM_32_47     ( SYSDMAC2_BASE + 0xA000 )  // R/W  32  Descriptor memory (for channels 32 to 47)


#define SYSDMAC_DMASAR_16               ( SYSDMAC1_BASE + 0x8000 )  // R/W  32  DMA source address register 16
#define SYSDMAC_DMADAR_16               ( SYSDMAC1_BASE + 0x8004 )  // R/W  32  DMA destination address register 16
#define SYSDMAC_DMATCR_16               ( SYSDMAC1_BASE + 0x8008 )  // R/W  32  DMA transfer count register 16
#define SYSDMAC_DMATSR_16               ( SYSDMAC1_BASE + 0x8028 )  // R/W  32  DMA transfer size register 16
#define SYSDMAC_DMACHCR_16              ( SYSDMAC1_BASE + 0x800C )  // R/W  32  DMA channel control register 16
#define SYSDMAC_DMATCRB_16              ( SYSDMAC1_BASE + 0x8018 )  // R/W  32  DMA transfer count register B_16
#define SYSDMAC_DMATSRB_16              ( SYSDMAC1_BASE + 0x8038 )  // R/W  32  DMA transfer size register B_16
#define SYSDMAC_DMACHCRB_16             ( SYSDMAC1_BASE + 0x801C )  // R/W  32  DMA channel control register B_16
#define SYSDMAC_DMARS_16                ( SYSDMAC1_BASE + 0x8040 )  // R/W  16  DMA extended resource selector 16
#define SYSDMAC_DMABUFCR_16             ( SYSDMAC1_BASE + 0x8048 )  // R/W  32  DMA buffer control register 16
#define SYSDMAC_DMADPBASE_16            ( SYSDMAC1_BASE + 0x8050 )  // R/W  32  DMA descriptor base address register 16
#define SYSDMAC_DMADPCR_16              ( SYSDMAC1_BASE + 0x8054 )  // R/W  32  DMA descriptor control register 16
#define SYSDMAC_DMAFIXSAR_16            ( SYSDMAC1_BASE + 0x8010 )  // R/W  32  DMA fixed source address register 16
#define SYSDMAC_DMAFIXDAR_16            ( SYSDMAC1_BASE + 0x8014 )  // R/W  32  DMA fixed destination address register 16
#define SYSDMAC_DMAFIXDPBASE_16         ( SYSDMAC1_BASE + 0x8060 )  // R/W  32  DMA fixed descriptor base address register 16

#define SYSDMAC_DMASAR_17               ( SYSDMAC1_BASE + 0x8080 )  // R/W  32  DMA source address register 17
#define SYSDMAC_DMADAR_17               ( SYSDMAC1_BASE + 0x8084 )  // R/W  32  DMA destination address register 17
#define SYSDMAC_DMATCR_17               ( SYSDMAC1_BASE + 0x8088 )  // R/W  32  DMA transfer count register 17
#define SYSDMAC_DMATSR_17               ( SYSDMAC1_BASE + 0x80A8 )  // R/W  32  DMA transfer size register 17
#define SYSDMAC_DMACHCR_17              ( SYSDMAC1_BASE + 0x808C )  // R/W  32  DMA channel control register 17
#define SYSDMAC_DMATCRB_17              ( SYSDMAC1_BASE + 0x8098 )  // R/W  32  DMA transfer count register B_17
#define SYSDMAC_DMATSRB_17              ( SYSDMAC1_BASE + 0x80B8 )  // R/W  32  DMA transfer size register B_17
#define SYSDMAC_DMACHCRB_17             ( SYSDMAC1_BASE + 0x809C )  // R/W  32  DMA channel control register B_17
#define SYSDMAC_DMARS_17                ( SYSDMAC1_BASE + 0x80C0 )  // R/W  16  DMA extended resource selector 17
#define SYSDMAC_DMABUFCR_17             ( SYSDMAC1_BASE + 0x80C8 )  // R/W  32  DMA buffer control register 17
#define SYSDMAC_DMADPBASE_17            ( SYSDMAC1_BASE + 0x80D0 )  // R/W  32  DMA descriptor base address register 17
#define SYSDMAC_DMADPCR_17              ( SYSDMAC1_BASE + 0x80D4 )  // R/W  32  DMA descriptor control register 17
#define SYSDMAC_DMAFIXDPBASE_17         ( SYSDMAC1_BASE + 0x80E0 )  // R/W  32  DMA fixed descriptor base address register 17
#define SYSDMAC_DMAFIXSAR_17            ( SYSDMAC1_BASE + 0x8090 )  // R/W  32  DMA fixed source address register 17
#define SYSDMAC_DMAFIXDAR_17            ( SYSDMAC1_BASE + 0x8094 )  // R/W  32  DMA fixed destination address register 17

#define SYSDMAC_DMASAR_18               ( SYSDMAC1_BASE + 0x8100 )  // R/W  32  DMA source address register 18
#define SYSDMAC_DMADAR_18               ( SYSDMAC1_BASE + 0x8104 )  // R/W  32  DMA destination address register 18
#define SYSDMAC_DMATCR_18               ( SYSDMAC1_BASE + 0x8108 )  // R/W  32  DMA transfer count register 18
#define SYSDMAC_DMATSR_18               ( SYSDMAC1_BASE + 0x8128 )  // R/W  32  DMA transfer size register 18
#define SYSDMAC_DMACHCR_18              ( SYSDMAC1_BASE + 0x810C )  // R/W  32  DMA channel control register 18
#define SYSDMAC_DMATCRB_18              ( SYSDMAC1_BASE + 0x8118 )  // R/W  32  DMA transfer count register B_18
#define SYSDMAC_DMATSRB_18              ( SYSDMAC1_BASE + 0x8138 )  // R/W  32  DMA transfer size register B_18
#define SYSDMAC_DMACHCRB_18             ( SYSDMAC1_BASE + 0x811C )  // R/W  32  DMA channel control register B_18
#define SYSDMAC_DMARS_18                ( SYSDMAC1_BASE + 0x8140 )  // R/W  16  DMA extended resource selector 18
#define SYSDMAC_DMABUFCR_18             ( SYSDMAC1_BASE + 0x8148 )  // R/W  32  DMA buffer control register 18
#define SYSDMAC_DMADPBASE_18            ( SYSDMAC1_BASE + 0x8150 )  // R/W  32  DMA descriptor base address register 18
#define SYSDMAC_DMADPCR_18              ( SYSDMAC1_BASE + 0x8154 )  // R/W  32  DMA descriptor control register 18
#define SYSDMAC_DMAFIXSAR_18            ( SYSDMAC1_BASE + 0x8110 )  // R/W  32  DMA fixed source address register 18
#define SYSDMAC_DMAFIXDAR_18            ( SYSDMAC1_BASE + 0x8114 )  // R/W  32  DMA fixed destination address register 18
#define SYSDMAC_DMAFIXDPBASE_18         ( SYSDMAC1_BASE + 0x8160 )  // R/W  32  DMA fixed descriptor base address register 18

#define SYSDMAC_DMASAR_19               ( SYSDMAC1_BASE + 0x8180 )  // R/W  32  DMA source address register 19
#define SYSDMAC_DMADAR_19               ( SYSDMAC1_BASE + 0x8184 )  // R/W  32  DMA destination address register 19
#define SYSDMAC_DMATCR_19               ( SYSDMAC1_BASE + 0x8188 )  // R/W  32  DMA transfer count register 19
#define SYSDMAC_DMATSR_19               ( SYSDMAC1_BASE + 0x81A8 )  // R/W  32  DMA transfer size register 19
#define SYSDMAC_DMACHCR_19              ( SYSDMAC1_BASE + 0x818C )  // R/W  32  DMA channel control register 19
#define SYSDMAC_DMATCRB_19              ( SYSDMAC1_BASE + 0x8198 )  // R/W  32  DMA transfer count register B_19
#define SYSDMAC_DMATSRB_19              ( SYSDMAC1_BASE + 0x81B8 )  // R/W  32  DMA transfer size register B_19
#define SYSDMAC_DMACHCRB_19             ( SYSDMAC1_BASE + 0x819C )  // R/W  32  DMA channel control register B_19
#define SYSDMAC_DMARS_19                ( SYSDMAC1_BASE + 0x81C0 )  // R/W  16  DMA extended resource selector 19
#define SYSDMAC_DMABUFCR_19             ( SYSDMAC1_BASE + 0x81C8 )  // R/W  32  DMA buffer control register 19
#define SYSDMAC_DMADPBASE_19            ( SYSDMAC1_BASE + 0x81D0 )  // R/W  32  DMA descriptor base address register 19
#define SYSDMAC_DMADPCR_19              ( SYSDMAC1_BASE + 0x81D4 )  // R/W  32  DMA descriptor control register 19
#define SYSDMAC_DMAFIXSAR_19            ( SYSDMAC1_BASE + 0x8190 )  // R/W  32  DMA fixed source address register 19
#define SYSDMAC_DMAFIXDAR_19            ( SYSDMAC1_BASE + 0x8194 )  // R/W  32  DMA fixed destination address register 19
#define SYSDMAC_DMAFIXDPBASE_19         ( SYSDMAC1_BASE + 0x81E0 )  // R/W  32  DMA fixed descriptor base address register 19

#define SYSDMAC_DMASAR_20               ( SYSDMAC1_BASE + 0x8200 )  // R/W  32  DMA source address register 20
#define SYSDMAC_DMADAR_20               ( SYSDMAC1_BASE + 0x8204 )  // R/W  32  DMA destination address register 20
#define SYSDMAC_DMATCR_20               ( SYSDMAC1_BASE + 0x8208 )  // R/W  32  DMA transfer count register 20
#define SYSDMAC_DMATSR_20               ( SYSDMAC1_BASE + 0x8228 )  // R/W  32  DMA transfer size register 20
#define SYSDMAC_DMACHCR_20              ( SYSDMAC1_BASE + 0x820C )  // R/W  32  DMA channel control register 20
#define SYSDMAC_DMATCRB_20              ( SYSDMAC1_BASE + 0x8218 )  // R/W  32  DMA transfer count register B_20
#define SYSDMAC_DMATSRB_20              ( SYSDMAC1_BASE + 0x8238 )  // R/W  32  DMA transfer size register B_20
#define SYSDMAC_DMACHCRB_20             ( SYSDMAC1_BASE + 0x821C )  // R/W  32  DMA channel control register B_20
#define SYSDMAC_DMARS_20                ( SYSDMAC1_BASE + 0x8240 )  // R/W  16  DMA extended resource selector 20
#define SYSDMAC_DMABUFCR_20             ( SYSDMAC1_BASE + 0x8248 )  // R/W  32  DMA buffer control register 20
#define SYSDMAC_DMADPBASE_20            ( SYSDMAC1_BASE + 0x8250 )  // R/W  32  DMA descriptor base address register 20
#define SYSDMAC_DMADPCR_20              ( SYSDMAC1_BASE + 0x8254 )  // R/W  32  DMA descriptor control register 20
#define SYSDMAC_DMAFIXSAR_20            ( SYSDMAC1_BASE + 0x8210 )  // R/W  32  DMA fixed source address register 20
#define SYSDMAC_DMAFIXDAR_20            ( SYSDMAC1_BASE + 0x8214 )  // R/W  32  DMA fixed destination address register 20
#define SYSDMAC_DMAFIXDPBASE_20         ( SYSDMAC1_BASE + 0x8260 )  // R/W  32  DMA fixed descriptor base address register 20

#define SYSDMAC_DMASAR_21               ( SYSDMAC1_BASE + 0x8280 )  // R/W  32  DMA source address register 21
#define SYSDMAC_DMADAR_21               ( SYSDMAC1_BASE + 0x8284 )  // R/W  32  DMA destination address register 21
#define SYSDMAC_DMATCR_21               ( SYSDMAC1_BASE + 0x8288 )  // R/W  32  DMA transfer count register 21
#define SYSDMAC_DMATSR_21               ( SYSDMAC1_BASE + 0x82A8 )  // R/W  32  DMA transfer size register 21
#define SYSDMAC_DMACHCR_21              ( SYSDMAC1_BASE + 0x828C )  // R/W  32  DMA channel control register 21
#define SYSDMAC_DMATCRB_21              ( SYSDMAC1_BASE + 0x8298 )  // R/W  32  DMA transfer count register B_21
#define SYSDMAC_DMATSRB_21              ( SYSDMAC1_BASE + 0x82B8 )  // R/W  32  DMA transfer size register B_21
#define SYSDMAC_DMACHCRB_21             ( SYSDMAC1_BASE + 0x829C )  // R/W  32  DMA channel control register B_21
#define SYSDMAC_DMARS_21                ( SYSDMAC1_BASE + 0x82C0 )  // R/W  16  DMA extended resource selector 21
#define SYSDMAC_DMABUFCR_21             ( SYSDMAC1_BASE + 0x82C8 )  // R/W  32  DMA buffer control register 21
#define SYSDMAC_DMADPBASE_21            ( SYSDMAC1_BASE + 0x82D0 )  // R/W  32  DMA descriptor base address register 21
#define SYSDMAC_DMADPCR_21              ( SYSDMAC1_BASE + 0x82D4 )  // R/W  32  DMA descriptor control register 21
#define SYSDMAC_DMAFIXSAR_21            ( SYSDMAC1_BASE + 0x8290 )  // R/W  32  DMA fixed source address register 21
#define SYSDMAC_DMAFIXDAR_21            ( SYSDMAC1_BASE + 0x8294 )  // R/W  32  DMA fixed destination address register 21
#define SYSDMAC_DMAFIXDPBASE_21         ( SYSDMAC1_BASE + 0x82E0 )  // R/W  32  DMA fixed descriptor base address register 21

#define SYSDMAC_DMASAR_22               ( SYSDMAC1_BASE + 0x8300 )  // R/W  32  DMA source address register 22
#define SYSDMAC_DMADAR_22               ( SYSDMAC1_BASE + 0x8304 )  // R/W  32  DMA destination address register 22
#define SYSDMAC_DMATCR_22               ( SYSDMAC1_BASE + 0x8308 )  // R/W  32  DMA transfer count register 22
#define SYSDMAC_DMATSR_22               ( SYSDMAC1_BASE + 0x8328 )  // R/W  32  DMA transfer size register 22
#define SYSDMAC_DMACHCR_22              ( SYSDMAC1_BASE + 0x830C )  // R/W  32  DMA channel control register 22
#define SYSDMAC_DMATCRB_22              ( SYSDMAC1_BASE + 0x8318 )  // R/W  32  DMA transfer count register B_22
#define SYSDMAC_DMATSRB_22              ( SYSDMAC1_BASE + 0x8338 )  // R/W  32  DMA transfer size register B_22
#define SYSDMAC_DMACHCRB_22             ( SYSDMAC1_BASE + 0x831C )  // R/W  32  DMA channel control register B_22
#define SYSDMAC_DMARS_22                ( SYSDMAC1_BASE + 0x8340 )  // R/W  16  DMA extended resource selector 22
#define SYSDMAC_DMABUFCR_22             ( SYSDMAC1_BASE + 0x8348 )  // R/W  32  DMA buffer control register 22
#define SYSDMAC_DMADPBASE_22            ( SYSDMAC1_BASE + 0x8350 )  // R/W  32  DMA descriptor base address register 22
#define SYSDMAC_DMADPCR_22              ( SYSDMAC1_BASE + 0x8354 )  // R/W  32  DMA descriptor control register 22
#define SYSDMAC_DMAFIXSAR_22            ( SYSDMAC1_BASE + 0x8310 )  // R/W  32  DMA fixed source address register 22
#define SYSDMAC_DMAFIXDAR_22            ( SYSDMAC1_BASE + 0x8314 )  // R/W  32  DMA fixed destination address register 22
#define SYSDMAC_DMAFIXDPBASE_22         ( SYSDMAC1_BASE + 0x8360 )  // R/W  32  DMA fixed descriptor base address register 22

#define SYSDMAC_DMASAR_23               ( SYSDMAC1_BASE + 0x8380 )  // R/W  32  DMA source address register 23
#define SYSDMAC_DMADAR_23               ( SYSDMAC1_BASE + 0x8384 )  // R/W  32  DMA destination address register 23
#define SYSDMAC_DMATCR_23               ( SYSDMAC1_BASE + 0x8388 )  // R/W  32  DMA transfer count register 23
#define SYSDMAC_DMATSR_23               ( SYSDMAC1_BASE + 0x83A8 )  // R/W  32  DMA transfer size register 23
#define SYSDMAC_DMACHCR_23              ( SYSDMAC1_BASE + 0x838C )  // R/W  32  DMA channel control register 23
#define SYSDMAC_DMATCRB_23              ( SYSDMAC1_BASE + 0x8398 )  // R/W  32  DMA transfer count register B_23
#define SYSDMAC_DMATSRB_23              ( SYSDMAC1_BASE + 0x83B8 )  // R/W  32  DMA transfer size register B_23
#define SYSDMAC_DMACHCRB_23             ( SYSDMAC1_BASE + 0x839C )  // R/W  32  DMA channel control register B_23
#define SYSDMAC_DMARS_23                ( SYSDMAC1_BASE + 0x83C0 )  // R/W  16  DMA extended resource selector 23
#define SYSDMAC_DMABUFCR_23             ( SYSDMAC1_BASE + 0x83C8 )  // R/W  32  DMA buffer control register 23
#define SYSDMAC_DMADPBASE_23            ( SYSDMAC1_BASE + 0x83D0 )  // R/W  32  DMA descriptor base address register 23
#define SYSDMAC_DMADPCR_23              ( SYSDMAC1_BASE + 0x83D4 )  // R/W  32  DMA descriptor control register 23
#define SYSDMAC_DMAFIXSAR_23            ( SYSDMAC1_BASE + 0x8390 )  // R/W  32  DMA fixed source address register 23
#define SYSDMAC_DMAFIXDAR_23            ( SYSDMAC1_BASE + 0x8394 )  // R/W  32  DMA fixed destination address register 23
#define SYSDMAC_DMAFIXDPBASE_23         ( SYSDMAC1_BASE + 0x83E0 )  // R/W  32  DMA fixed descriptor base address register 23


#define SYSDMAC_DMASAR_32               ( SYSDMAC2_BASE + 0x8000 )  // R/W  32  DMA source address register 32
#define SYSDMAC_DMADAR_32               ( SYSDMAC2_BASE + 0x8004 )  // R/W  32  DMA destination address register 32
#define SYSDMAC_DMATCR_32               ( SYSDMAC2_BASE + 0x8008 )  // R/W  32  DMA transfer count register 32
#define SYSDMAC_DMATSR_32               ( SYSDMAC2_BASE + 0x8028 )  // R/W  32  DMA transfer size register 32
#define SYSDMAC_DMACHCR_32              ( SYSDMAC2_BASE + 0x800C )  // R/W  32  DMA channel control register 32
#define SYSDMAC_DMATCRB_32              ( SYSDMAC2_BASE + 0x8018 )  // R/W  32  DMA transfer count register B_32
#define SYSDMAC_DMATSRB_32              ( SYSDMAC2_BASE + 0x8038 )  // R/W  32  DMA transfer size register B_32
#define SYSDMAC_DMACHCRB_32             ( SYSDMAC2_BASE + 0x801C )  // R/W  32  DMA channel control register B_32
#define SYSDMAC_DMARS_32                ( SYSDMAC2_BASE + 0x8040 )  // R/W  16  DMA extended resource selector 32
#define SYSDMAC_DMABUFCR_32             ( SYSDMAC2_BASE + 0x8048 )  // R/W  32  DMA buffer control register 32
#define SYSDMAC_DMADPBASE_32            ( SYSDMAC2_BASE + 0x8050 )  // R/W  32  DMA descriptor base address register 32
#define SYSDMAC_DMADPCR_32              ( SYSDMAC2_BASE + 0x8054 )  // R/W  32  DMA descriptor control register 32
#define SYSDMAC_DMAFIXSAR_32            ( SYSDMAC2_BASE + 0x8010 )  // R/W  32  DMA fixed source address register 32
#define SYSDMAC_DMAFIXDAR_32            ( SYSDMAC2_BASE + 0x8014 )  // R/W  32  DMA fixed destination address register 32
#define SYSDMAC_DMAFIXDPBASE_32         ( SYSDMAC2_BASE + 0x8060 )  // R/W  32  DMA fixed descriptor base address register 32

#define SYSDMAC_DMASAR_33               ( SYSDMAC2_BASE + 0x8080 )  // R/W  32  DMA source address register 33
#define SYSDMAC_DMADAR_33               ( SYSDMAC2_BASE + 0x8084 )  // R/W  32  DMA destination address register 33
#define SYSDMAC_DMATCR_33               ( SYSDMAC2_BASE + 0x8088 )  // R/W  32  DMA transfer count register 33
#define SYSDMAC_DMATSR_33               ( SYSDMAC2_BASE + 0x80A8 )  // R/W  32  DMA transfer size register 33
#define SYSDMAC_DMACHCR_33              ( SYSDMAC2_BASE + 0x808C )  // R/W  32  DMA channel control register 33
#define SYSDMAC_DMATCRB_33              ( SYSDMAC2_BASE + 0x8098 )  // R/W  32  DMA transfer count register B_33
#define SYSDMAC_DMATSRB_33              ( SYSDMAC2_BASE + 0x80B8 )  // R/W  32  DMA transfer size register B_33
#define SYSDMAC_DMACHCRB_33             ( SYSDMAC2_BASE + 0x809C )  // R/W  32  DMA channel control register B_33
#define SYSDMAC_DMARS_33                ( SYSDMAC2_BASE + 0x80C0 )  // R/W  16  DMA extended resource selector 33
#define SYSDMAC_DMABUFCR_33             ( SYSDMAC2_BASE + 0x80C8 )  // R/W  32  DMA buffer control register 33
#define SYSDMAC_DMADPBASE_33            ( SYSDMAC2_BASE + 0x80D0 )  // R/W  32  DMA descriptor base address register 33
#define SYSDMAC_DMADPCR_33              ( SYSDMAC2_BASE + 0x80D4 )  // R/W  32  DMA descriptor control register 33
#define SYSDMAC_DMAFIXDPBASE_33         ( SYSDMAC2_BASE + 0x80E0 )  // R/W  32  DMA fixed descriptor base address register 33
#define SYSDMAC_DMAFIXSAR_33            ( SYSDMAC2_BASE + 0x8090 )  // R/W  32  DMA fixed source address register 33
#define SYSDMAC_DMAFIXDAR_33            ( SYSDMAC2_BASE + 0x8094 )  // R/W  32  DMA fixed destination address register 33

#define SYSDMAC_DMASAR_34               ( SYSDMAC2_BASE + 0x8100 )  // R/W  32  DMA source address register 34
#define SYSDMAC_DMADAR_34               ( SYSDMAC2_BASE + 0x8104 )  // R/W  32  DMA destination address register 34
#define SYSDMAC_DMATCR_34               ( SYSDMAC2_BASE + 0x8108 )  // R/W  32  DMA transfer count register 34
#define SYSDMAC_DMATSR_34               ( SYSDMAC2_BASE + 0x8128 )  // R/W  32  DMA transfer size register 34
#define SYSDMAC_DMACHCR_34              ( SYSDMAC2_BASE + 0x810C )  // R/W  32  DMA channel control register 34
#define SYSDMAC_DMATCRB_34              ( SYSDMAC2_BASE + 0x8118 )  // R/W  32  DMA transfer count register B_34
#define SYSDMAC_DMATSRB_34              ( SYSDMAC2_BASE + 0x8138 )  // R/W  32  DMA transfer size register B_34
#define SYSDMAC_DMACHCRB_34             ( SYSDMAC2_BASE + 0x811C )  // R/W  32  DMA channel control register B_34
#define SYSDMAC_DMARS_34                ( SYSDMAC2_BASE + 0x8140 )  // R/W  16  DMA extended resource selector 34
#define SYSDMAC_DMABUFCR_34             ( SYSDMAC2_BASE + 0x8148 )  // R/W  32  DMA buffer control register 34
#define SYSDMAC_DMADPBASE_34            ( SYSDMAC2_BASE + 0x8150 )  // R/W  32  DMA descriptor base address register 34
#define SYSDMAC_DMADPCR_34              ( SYSDMAC2_BASE + 0x8154 )  // R/W  32  DMA descriptor control register 34
#define SYSDMAC_DMAFIXSAR_34            ( SYSDMAC2_BASE + 0x8110 )  // R/W  32  DMA fixed source address register 34
#define SYSDMAC_DMAFIXDAR_34            ( SYSDMAC2_BASE + 0x8114 )  // R/W  32  DMA fixed destination address register 34
#define SYSDMAC_DMAFIXDPBASE_34         ( SYSDMAC2_BASE + 0x8160 )  // R/W  32  DMA fixed descriptor base address register 34

#define SYSDMAC_DMASAR_35               ( SYSDMAC2_BASE + 0x8180 )  // R/W  32  DMA source address register 35
#define SYSDMAC_DMADAR_35               ( SYSDMAC2_BASE + 0x8184 )  // R/W  32  DMA destination address register 35
#define SYSDMAC_DMATCR_35               ( SYSDMAC2_BASE + 0x8188 )  // R/W  32  DMA transfer count register 35
#define SYSDMAC_DMATSR_35               ( SYSDMAC2_BASE + 0x81A8 )  // R/W  32  DMA transfer size register 35
#define SYSDMAC_DMACHCR_35              ( SYSDMAC2_BASE + 0x818C )  // R/W  32  DMA channel control register 35
#define SYSDMAC_DMATCRB_35              ( SYSDMAC2_BASE + 0x8198 )  // R/W  32  DMA transfer count register B_35
#define SYSDMAC_DMATSRB_35              ( SYSDMAC2_BASE + 0x81B8 )  // R/W  32  DMA transfer size register B_35
#define SYSDMAC_DMACHCRB_35             ( SYSDMAC2_BASE + 0x819C )  // R/W  32  DMA channel control register B_35
#define SYSDMAC_DMARS_35                ( SYSDMAC2_BASE + 0x81C0 )  // R/W  16  DMA extended resource selector 35
#define SYSDMAC_DMABUFCR_35             ( SYSDMAC2_BASE + 0x81C8 )  // R/W  32  DMA buffer control register 35
#define SYSDMAC_DMADPBASE_35            ( SYSDMAC2_BASE + 0x81D0 )  // R/W  32  DMA descriptor base address register 35
#define SYSDMAC_DMADPCR_35              ( SYSDMAC2_BASE + 0x81D4 )  // R/W  32  DMA descriptor control register 35
#define SYSDMAC_DMAFIXSAR_35            ( SYSDMAC2_BASE + 0x8190 )  // R/W  32  DMA fixed source address register 35
#define SYSDMAC_DMAFIXDAR_35            ( SYSDMAC2_BASE + 0x8194 )  // R/W  32  DMA fixed destination address register 35
#define SYSDMAC_DMAFIXDPBASE_35         ( SYSDMAC2_BASE + 0x81E0 )  // R/W  32  DMA fixed descriptor base address register 35

#define SYSDMAC_DMASAR_36               ( SYSDMAC2_BASE + 0x8200 )  // R/W  32  DMA source address register 36
#define SYSDMAC_DMADAR_36               ( SYSDMAC2_BASE + 0x8204 )  // R/W  32  DMA destination address register 36
#define SYSDMAC_DMATCR_36               ( SYSDMAC2_BASE + 0x8208 )  // R/W  32  DMA transfer count register 36
#define SYSDMAC_DMATSR_36               ( SYSDMAC2_BASE + 0x8228 )  // R/W  32  DMA transfer size register 36
#define SYSDMAC_DMACHCR_36              ( SYSDMAC2_BASE + 0x820C )  // R/W  32  DMA channel control register 36
#define SYSDMAC_DMATCRB_36              ( SYSDMAC2_BASE + 0x8218 )  // R/W  32  DMA transfer count register B_36
#define SYSDMAC_DMATSRB_36              ( SYSDMAC2_BASE + 0x8238 )  // R/W  32  DMA transfer size register B_36
#define SYSDMAC_DMACHCRB_36             ( SYSDMAC2_BASE + 0x821C )  // R/W  32  DMA channel control register B_36
#define SYSDMAC_DMARS_36                ( SYSDMAC2_BASE + 0x8240 )  // R/W  16  DMA extended resource selector 36
#define SYSDMAC_DMABUFCR_36             ( SYSDMAC2_BASE + 0x8248 )  // R/W  32  DMA buffer control register 36
#define SYSDMAC_DMADPBASE_36            ( SYSDMAC2_BASE + 0x8250 )  // R/W  32  DMA descriptor base address register 36
#define SYSDMAC_DMADPCR_36              ( SYSDMAC2_BASE + 0x8254 )  // R/W  32  DMA descriptor control register 36
#define SYSDMAC_DMAFIXSAR_36            ( SYSDMAC2_BASE + 0x8210 )  // R/W  32  DMA fixed source address register 36
#define SYSDMAC_DMAFIXDAR_36            ( SYSDMAC2_BASE + 0x8214 )  // R/W  32  DMA fixed destination address register 36
#define SYSDMAC_DMAFIXDPBASE_36         ( SYSDMAC2_BASE + 0x8260 )  // R/W  32  DMA fixed descriptor base address register 36

#define SYSDMAC_DMASAR_37               ( SYSDMAC2_BASE + 0x8280 )  // R/W  32  DMA source address register 37
#define SYSDMAC_DMADAR_37               ( SYSDMAC2_BASE + 0x8284 )  // R/W  32  DMA destination address register 37
#define SYSDMAC_DMATCR_37               ( SYSDMAC2_BASE + 0x8288 )  // R/W  32  DMA transfer count register 37
#define SYSDMAC_DMATSR_37               ( SYSDMAC2_BASE + 0x82A8 )  // R/W  32  DMA transfer size register 37
#define SYSDMAC_DMACHCR_37              ( SYSDMAC2_BASE + 0x828C )  // R/W  32  DMA channel control register 37
#define SYSDMAC_DMATCRB_37              ( SYSDMAC2_BASE + 0x8298 )  // R/W  32  DMA transfer count register B_37
#define SYSDMAC_DMATSRB_37              ( SYSDMAC2_BASE + 0x82B8 )  // R/W  32  DMA transfer size register B_37
#define SYSDMAC_DMACHCRB_37             ( SYSDMAC2_BASE + 0x829C )  // R/W  32  DMA channel control register B_37
#define SYSDMAC_DMARS_37                ( SYSDMAC2_BASE + 0x82C0 )  // R/W  16  DMA extended resource selector 37
#define SYSDMAC_DMABUFCR_37             ( SYSDMAC2_BASE + 0x82C8 )  // R/W  32  DMA buffer control register 37
#define SYSDMAC_DMADPBASE_37            ( SYSDMAC2_BASE + 0x82D0 )  // R/W  32  DMA descriptor base address register 37
#define SYSDMAC_DMADPCR_37              ( SYSDMAC2_BASE + 0x82D4 )  // R/W  32  DMA descriptor control register 37
#define SYSDMAC_DMAFIXSAR_37            ( SYSDMAC2_BASE + 0x8290 )  // R/W  32  DMA fixed source address register 37
#define SYSDMAC_DMAFIXDAR_37            ( SYSDMAC2_BASE + 0x8294 )  // R/W  32  DMA fixed destination address register 37
#define SYSDMAC_DMAFIXDPBASE_37         ( SYSDMAC2_BASE + 0x82E0 )  // R/W  32  DMA fixed descriptor base address register 37

#define SYSDMAC_DMASAR_38               ( SYSDMAC2_BASE + 0x8300 )  // R/W  32  DMA source address register 38
#define SYSDMAC_DMADAR_38               ( SYSDMAC2_BASE + 0x8304 )  // R/W  32  DMA destination address register 38
#define SYSDMAC_DMATCR_38               ( SYSDMAC2_BASE + 0x8308 )  // R/W  32  DMA transfer count register 38
#define SYSDMAC_DMATSR_38               ( SYSDMAC2_BASE + 0x8328 )  // R/W  32  DMA transfer size register 38
#define SYSDMAC_DMACHCR_38              ( SYSDMAC2_BASE + 0x830C )  // R/W  32  DMA channel control register 38
#define SYSDMAC_DMATCRB_38              ( SYSDMAC2_BASE + 0x8318 )  // R/W  32  DMA transfer count register B_38
#define SYSDMAC_DMATSRB_38              ( SYSDMAC2_BASE + 0x8338 )  // R/W  32  DMA transfer size register B_38
#define SYSDMAC_DMACHCRB_38             ( SYSDMAC2_BASE + 0x831C )  // R/W  32  DMA channel control register B_38
#define SYSDMAC_DMARS_38                ( SYSDMAC2_BASE + 0x8340 )  // R/W  16  DMA extended resource selector 38
#define SYSDMAC_DMABUFCR_38             ( SYSDMAC2_BASE + 0x8348 )  // R/W  32  DMA buffer control register 38
#define SYSDMAC_DMADPBASE_38            ( SYSDMAC2_BASE + 0x8350 )  // R/W  32  DMA descriptor base address register 38
#define SYSDMAC_DMADPCR_38              ( SYSDMAC2_BASE + 0x8354 )  // R/W  32  DMA descriptor control register 38
#define SYSDMAC_DMAFIXSAR_38            ( SYSDMAC2_BASE + 0x8310 )  // R/W  32  DMA fixed source address register 38
#define SYSDMAC_DMAFIXDAR_38            ( SYSDMAC2_BASE + 0x8314 )  // R/W  32  DMA fixed destination address register 38
#define SYSDMAC_DMAFIXDPBASE_38         ( SYSDMAC2_BASE + 0x8360 )  // R/W  32  DMA fixed descriptor base address register 38

#define SYSDMAC_DMASAR_39               ( SYSDMAC2_BASE + 0x8380 )  // R/W  32  DMA source address register 39
#define SYSDMAC_DMADAR_39               ( SYSDMAC2_BASE + 0x8384 )  // R/W  32  DMA destination address register 39
#define SYSDMAC_DMATCR_39               ( SYSDMAC2_BASE + 0x8388 )  // R/W  32  DMA transfer count register 39
#define SYSDMAC_DMATSR_39               ( SYSDMAC2_BASE + 0x83A8 )  // R/W  32  DMA transfer size register 39
#define SYSDMAC_DMACHCR_39              ( SYSDMAC2_BASE + 0x838C )  // R/W  32  DMA channel control register 39
#define SYSDMAC_DMATCRB_39              ( SYSDMAC2_BASE + 0x8398 )  // R/W  32  DMA transfer count register B_39
#define SYSDMAC_DMATSRB_39              ( SYSDMAC2_BASE + 0x83B8 )  // R/W  32  DMA transfer size register B_39
#define SYSDMAC_DMACHCRB_39             ( SYSDMAC2_BASE + 0x839C )  // R/W  32  DMA channel control register B_39
#define SYSDMAC_DMARS_39                ( SYSDMAC2_BASE + 0x83C0 )  // R/W  16  DMA extended resource selector 39
#define SYSDMAC_DMABUFCR_39             ( SYSDMAC2_BASE + 0x83C8 )  // R/W  32  DMA buffer control register 39
#define SYSDMAC_DMADPBASE_39            ( SYSDMAC2_BASE + 0x83D0 )  // R/W  32  DMA descriptor base address register 39
#define SYSDMAC_DMADPCR_39              ( SYSDMAC2_BASE + 0x83D4 )  // R/W  32  DMA descriptor control register 39
#define SYSDMAC_DMAFIXSAR_39            ( SYSDMAC2_BASE + 0x8390 )  // R/W  32  DMA fixed source address register 39
#define SYSDMAC_DMAFIXDAR_39            ( SYSDMAC2_BASE + 0x8394 )  // R/W  32  DMA fixed destination address register 39
#define SYSDMAC_DMAFIXDPBASE_39         ( SYSDMAC2_BASE + 0x83E0 )  // R/W  32  DMA fixed descriptor base address register 39


#define SYSDMAC_DMASAR_C1(      n)      ( SYSDMAC_DMASAR_16       + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA source address register
#define SYSDMAC_DMASAR_C2(      n)      ( SYSDMAC_DMASAR_32       + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA source address register
#define SYSDMAC_DMASAR_TST_C1(  n)      ( SYSDMAC_DMASAR_TST_16   + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA source address register (total size transfer)
#define SYSDMAC_DMASAR_TST_C2(  n)      ( SYSDMAC_DMASAR_TST_32   + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA source address register (total size transfer)
#define SYSDMAC_DMADAR_C1(      n)      ( SYSDMAC_DMADAR_16       + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA destination address register
#define SYSDMAC_DMADAR_C2(      n)      ( SYSDMAC_DMADAR_32       + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA destination address register
#define SYSDMAC_DMADAR_TST_C1(  n)      ( SYSDMAC_DMADAR_TST_16   + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA destination address register (total size transfer)
#define SYSDMAC_DMADAR_TST_C2(  n)      ( SYSDMAC_DMADAR_TST_32   + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA destination address register (total size transfer)
#define SYSDMAC_DMATCR_C1(      n)      ( SYSDMAC_DMATCR_16       + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA transfer count register
#define SYSDMAC_DMATCR_C2(      n)      ( SYSDMAC_DMATCR_32       + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA transfer count register
#define SYSDMAC_DMATSR_C1(      n)      ( SYSDMAC_DMATSR_16       + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA transfer size register
#define SYSDMAC_DMATSR_C2(      n)      ( SYSDMAC_DMATSR_32       + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA transfer size register
#define SYSDMAC_DMACHCR_C1(     n)      ( SYSDMAC_DMACHCR_16      + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA channel control register
#define SYSDMAC_DMACHCR_C2(     n)      ( SYSDMAC_DMACHCR_32      + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA channel control register
#define SYSDMAC_DMACHCR_TST_C1( n)      ( SYSDMAC_DMACHCR_TST_16  + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA channel control register (total size transfer)
#define SYSDMAC_DMACHCR_TST_C2( n)      ( SYSDMAC_DMACHCR_TST_32  + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA channel control register (total size transfer)
#define SYSDMAC_DMATCRB_C1(     n)      ( SYSDMAC_DMATCRB_16      + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA transfer count register B
#define SYSDMAC_DMATCRB_C2(     n)      ( SYSDMAC_DMATCRB_32      + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA transfer count register B
#define SYSDMAC_DMATSRB_C1(     n)      ( SYSDMAC_DMATSRB_16      + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA transfer size register B
#define SYSDMAC_DMATSRB_C2(     n)      ( SYSDMAC_DMATSRB_32      + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA transfer size register B
#define SYSDMAC_DMACHCRB_C1(    n)      ( SYSDMAC_DMACHCRB_16     + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA channel control register B
#define SYSDMAC_DMACHCRB_C2(    n)      ( SYSDMAC_DMACHCRB_32     + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA channel control register B
#define SYSDMAC_DMARS_C1(       n)      ( SYSDMAC_DMARS_16        + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW16  DMA extended resource register
#define SYSDMAC_DMARS_C2(       n)      ( SYSDMAC_DMARS_32        + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW16  DMA extended resource register
#define SYSDMAC_DMABUFCR_C1(    n)      ( SYSDMAC_DMABUFCR_16     + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA buffer control register
#define SYSDMAC_DMABUFCR_C2(    n)      ( SYSDMAC_DMABUFCR_32     + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA buffer control register
#define SYSDMAC_DMADPBASE_C1(   n)      ( SYSDMAC_DMADPBASE_16    + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA descriptor base address register
#define SYSDMAC_DMADPBASE_C2(   n)      ( SYSDMAC_DMADPBASE_32    + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA descriptor base address register
#define SYSDMAC_DMADPCR_C1(     n)      ( SYSDMAC_DMADPCR_16      + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA descriptor control register
#define SYSDMAC_DMADPCR_C2(     n)      ( SYSDMAC_DMADPCR_32      + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA descriptor control register
#define SYSDMAC_DMAFIXSAR_C1(   n)      ( SYSDMAC_DMAFIXSAR_16    + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA fixed source address register
#define SYSDMAC_DMAFIXSAR_C2(   n)      ( SYSDMAC_DMAFIXSAR_32    + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA fixed source address register
#define SYSDMAC_DMAFIXDAR_C1(   n)      ( SYSDMAC_DMAFIXDAR_16    + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA fixed destination address register
#define SYSDMAC_DMAFIXDAR_C2(   n)      ( SYSDMAC_DMAFIXDAR_32    + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA fixed destination address register
#define SYSDMAC_DMAFIXDPBASE_C1(n)      ( SYSDMAC_DMAFIXDPBASE_16 + ( n << 7 ) - ( 16 << 7 )  )            // n = 16..31 RW32  DMA fixed descriptor base address register
#define SYSDMAC_DMAFIXDPBASE_C2(n)      ( SYSDMAC_DMAFIXDPBASE_32 + ( n << 7 ) - ( 32 << 7 )  )            // n = 32..47 RW32  DMA fixed descriptor base address register


// *** 18. RT-DMAC **********************************************************************************************************************************

#define RTDMAC_RDMISTA                  0xFFC10020                  // R   32  DMA interrupt status register
#define RTDMAC_RDMSEC                   0xFFC10030                  // R/W 32  DMA secure control register
#define RTDMAC_RDMOR                    0xFFC10060                  // R/W 16  DMA operation register
#define RTDMAC_RDMCHCLR                 0xFFC10080                  // W   32  DMA channel clear register
#define RTDMAC_RDMDPSEC                 0xFFC100A0                  // R/W 32  DPRAM secure control register
#define RTDMAC_RDMSAR_0                 0xFFC18000                  // R/W 32  DMA source address register_0
#define RTDMAC_RDMDAR_0                 0xFFC18004                  // R/W 32  DMA destination address register_0
#define RTDMAC_RDMTCR_0                 0xFFC18008                  // R/W 32  DMA transfer count register_0
#define RTDMAC_RDMTSR_0                 0xFFC18028                  // R/W 32  DMA transfer size register_0
#define RTDMAC_RDMCHCR_0                0xFFC1800C                  // R/W 32  DMA channel control register_0
#define RTDMAC_RDMTCRB_0                0xFFC18018                  // R/W 32  DMA transfer count register B _0
#define RTDMAC_RDMTSRB_0                0xFFC18038                  // R/W 32  DMA transfer size register B_0
#define RTDMAC_RDMCHCRB_0               0xFFC1801C                  // R/W 32  DMA channel control register B_0
#define RTDMAC_RDMRS_0                  0xFFC18040                  // R/W 16  DMA extended resource selector_0
#define RTDMAC_RDMBUFCR_0               0xFFC18048                  // R/W 32  DMA buffer control register_0
#define RTDMAC_RDMDPBASE_0              0xFFC18050                  // R/W 32  DMA descriptor base address register_0
#define RTDMAC_RDMDPCR_0                0xFFC18054                  // R/W 32  DMA descriptor control register_0
#define RTDMAC_RDMFIXDPBASE_0           0xFFC18060                  // R/W 32  DMA fixed descriptor base address register_0
#define RTDMAC_RDMFIXSAR_0              0xFFC18010                  // R/W 32  DMA fixed source address register_0
#define RTDMAC_RDMFIXDAR_0              0xFFC18014                  // R/W 32  DMA fixed destination address register_0
#define RTDMAC_RDMSAR_1                 0xFFC18080                  // R/W 32  DMA source address register_1
#define RTDMAC_RDMDAR_1                 0xFFC18084                  // R/W 32  DMA destination address register_1
#define RTDMAC_RDMTCR_1                 0xFFC18088                  // R/W 32  DMA transfer count register_1
#define RTDMAC_RDMTSR_1                 0xFFC180A8                  // R/W 32  DMA transfer size register_1
#define RTDMAC_RDMCHCR_1                0xFFC1808C                  // R/W 32  DMA channel control register_1
#define RTDMAC_RDMTCRB_1                0xFFC18098                  // R/W 32  DMA transfer count register B _1
#define RTDMAC_RDMTSRB_1                0xFFC180B8                  // R/W 32  DMA transfer size register B_1
#define RTDMAC_RDMCHCRB_1               0xFFC1809C                  // R/W 32  DMA channel control register B_1
#define RTDMAC_RDMRS_1                  0xFFC180C0                  // R/W 16  DMA extended resource selector_1
#define RTDMAC_RDMBUFCR_1               0xFFC180C8                  // R/W 32  DMA buffer control register_1
#define RTDMAC_RDMDPBASE_1              0xFFC180D0                  // R/W 32  DMA descriptor base address_1
#define RTDMAC_RDMDPCR_1                0xFFC180D4                  // R/W 32  DMA descriptor control register_1
#define RTDMAC_RDMFIXDPBASE_1           0xFFC180E0                  // R/W 32  DMA fixed descriptor base address register_1
#define RTDMAC_RDMFIXSAR_1              0xFFC18090                  // R/W 32  DMA fixed source address register_1
#define RTDMAC_RDMFIXDAR_1              0xFFC18094                  // R/W 32  DMA fixed destination address register_1
#define RTDMAC_RDMSAR_2                 0xFFC18100                  // R/W 32  DMA source address register_2
#define RTDMAC_RDMDAR_2                 0xFFC18104                  // R/W 32  DMA destination address register_2
#define RTDMAC_RDMTCR_2                 0xFFC18108                  // R/W 32  DMA transfer count register_2
#define RTDMAC_RDMTSR_2                 0xFFC18128                  // R/W 32  DMA transfer size register_2
#define RTDMAC_RDMCHCR_2                0xFFC1810C                  // R/W 32  DMA channel control register_2
#define RTDMAC_RDMTCRB_2                0xFFC18118                  // R/W 32  DMA transfer count register B_2
#define RTDMAC_RDMTSRB_2                0xFFC18138                  // R/W 32  DMA transfer size register B_2
#define RTDMAC_RDMCHCRB_2               0xFFC1811C                  // R/W 32  DMA channel control register B_2
#define RTDMAC_RDMRS_2                  0xFFC18140                  // R/W 16  DMA extended resource selector_2
#define RTDMAC_RDMBUFCR_2               0xFFC18148                  // R/W 32  DMA buffer control register_2
#define RTDMAC_RDMDPBASE_2              0xFFC18150                  // R/W 32  DMA descriptor base address register_2
#define RTDMAC_RDMDPCR_2                0xFFC18154                  // R/W 32  DMA descriptor control register_2
#define RTDMAC_RDMFIXSAR_2              0xFFC18110                  // R/W 32  DMA fixed source address register_2
#define RTDMAC_RDMFIXDAR_2              0xFFC18114                  // R/W 32  DMA fixed destination address register_2
#define RTDMAC_RDMFIXDPBASE_2           0xFFC18160                  // R/W 32  DMA fixed descriptor base address register_2
#define RTDMAC_RDMSAR_3                 0xFFC18180                  // R/W 32  DMA source address register_3
#define RTDMAC_RDMDAR_3                 0xFFC18184                  // R/W 32  DMA destination address register_3
#define RTDMAC_RDMTCR_3                 0xFFC18188                  // R/W 32  DMA transfer count register_3
#define RTDMAC_RDMTSR_3                 0xFFC181A8                  // R/W 32  DMA transfer size register_3
#define RTDMAC_RDMCHCR_3                0xFFC1818C                  // R/W 32  DMA channel control register_3
#define RTDMAC_RDMTCRB_3                0xFFC18198                  // R/W 32  DMA transfer count register B_3
#define RTDMAC_RDMTSRB_3                0xFFC181B8                  // R/W 32  DMA transfer size register B_3
#define RTDMAC_RDMCHCRB_3               0xFFC1819C                  // R/W 32  DMA channel control register B_3
#define RTDMAC_RDMRS_3                  0xFFC181C0                  // R/W 16  DMA extended resource selector_3
#define RTDMAC_RDMBUFCR_3               0xFFC181C8                  // R/W 32  DMA buffer control register_3
#define RTDMAC_RDMDPBASE_3              0xFFC181D0                  // R/W 32  DMA descriptor base address register_3
#define RTDMAC_RDMDPCR_3                0xFFC181D4                  // R/W 32  DMA descriptor control register_3
#define RTDMAC_RDMFIXSAR_3              0xFFC18190                  // R/W 32  DMA fixed source address register_3
#define RTDMAC_RDMFIXDAR_3              0xFFC18194                  // R/W 32  DMA fixed destination address register_3
#define RTDMAC_RDMFIXDPBASE_3           0xFFC181E0                  // R/W 32  DMA fixed descriptor base address register_3
#define RTDMAC_RDMSAR_4                 0xFFC18200                  // R/W 32  DMA source address register_4
#define RTDMAC_RDMDAR_4                 0xFFC18204                  // R/W 32  DMA destination address register_4
#define RTDMAC_RDMTCR_4                 0xFFC18208                  // R/W 32  DMA transfer count register_4
#define RTDMAC_RDMTSR_4                 0xFFC18228                  // R/W 32  DMA transfer size register_4
#define RTDMAC_RDMCHCR_4                0xFFC1820C                  // R/W 32  DMA channel control register_4
#define RTDMAC_RDMTCRB_4                0xFFC18218                  // R/W 32  DMA transfer count register B_4
#define RTDMAC_RDMTSRB_4                0xFFC18238                  // R/W 32  DMA transfer size register B_4
#define RTDMAC_RDMCHCRB_4               0xFFC1821C                  // R/W 32  DMA channel control register B_4
#define RTDMAC_RDMRS_4                  0xFFC18240                  // R/W 16  DMA extended resource selector_4
#define RTDMAC_RDMBUFCR_4               0xFFC18248                  // R/W 32  DMA buffer control register_4
#define RTDMAC_RDMDPBASE_4              0xFFC18250                  // R/W 32  DMA descriptor base address register_4
#define RTDMAC_RDMDPCR_4                0xFFC18254                  // R/W 32  DMA descriptor control register_4
#define RTDMAC_RDMFIXSAR_4              0xFFC18210                  // R/W 32  DMA fixed source address register_4
#define RTDMAC_RDMFIXDAR_4              0xFFC18214                  // R/W 32  DMA fixed destination address register_4
#define RTDMAC_RDMFIXDPBASE_4           0xFFC18260                  // R/W 32  DMA fixed descriptor base address register_4
#define RTDMAC_RDMSAR_5                 0xFFC18280                  // R/W 32  DMA source address register_5
#define RTDMAC_RDMDAR_5                 0xFFC18284                  // R/W 32  DMA destination address register_5
#define RTDMAC_RDMTCR_5                 0xFFC18288                  // R/W 32  DMA transfer count register_5
#define RTDMAC_RDMTSR_5                 0xFFC182A8                  // R/W 32  DMA transfer size register_5
#define RTDMAC_RDMCHCR_5                0xFFC1828C                  // R/W 32  DMA channel control register_5
#define RTDMAC_RDMTCRB_5                0xFFC18298                  // R/W 32  DMA transfer count register B_5
#define RTDMAC_RDMTSRB_5                0xFFC182B8                  // R/W 32  DMA transfer size register B_5
#define RTDMAC_RDMCHCRB_5               0xFFC1829C                  // R/W 32  DMA channel control register B_5
#define RTDMAC_RDMRS_5                  0xFFC182C0                  // R/W 16  DMA extended resource selector_5
#define RTDMAC_RDMBUFCR_5               0xFFC182C8                  // R/W 32  DMA buffer control register_5
#define RTDMAC_RDMDPBASE_5              0xFFC182D0                  // R/W 32  DMA descriptor base address register_5
#define RTDMAC_RDMDPCR_5                0xFFC182D4                  // R/W 32  DMA descriptor control register_5
#define RTDMAC_RDMFIXSAR_5              0xFFC18290                  // R/W 32  DMA fixed source address register_5
#define RTDMAC_RDMFIXDAR_5              0xFFC18294                  // R/W 32  DMA fixed destination address register_5
#define RTDMAC_RDMFIXDPBASE_5           0xFFC182E0                  // R/W 32  DMA fixed descriptor base address register_5
#define RTDMAC_RDMSAR_6                 0xFFC18300                  // R/W 32  DMA source address register_6
#define RTDMAC_RDMDAR_6                 0xFFC18304                  // R/W 32  DMA destination address register_6
#define RTDMAC_RDMTCR_6                 0xFFC18308                  // R/W 32  DMA transfer count register_6
#define RTDMAC_RDMTSR_6                 0xFFC18328                  // R/W 32  DMA transfer size register_6
#define RTDMAC_RDMCHCR_6                0xFFC1830C                  // R/W 32  DMA channel control register_6
#define RTDMAC_RDMTCRB_6                0xFFC18318                  // R/W 32  DMA transfer count register B_6
#define RTDMAC_RDMTSRB_6                0xFFC18338                  // R/W 32  DMA transfer size register B_6
#define RTDMAC_RDMCHCRB_6               0xFFC1831C                  // R/W 32  DMA channel control register B_6
#define RTDMAC_RDMRS_6                  0xFFC18340                  // R/W 16  DMA extended resource selector_6
#define RTDMAC_RDMBUFCR_6               0xFFC18348                  // R/W 32  DMA buffer control register_6
#define RTDMAC_RDMDPBASE_6              0xFFC18350                  // R/W 32  DMA descriptor base address register_6
#define RTDMAC_RDMDPCR_6                0xFFC18354                  // R/W 32  DMA descriptor control register_6
#define RTDMAC_RDMFIXSAR_6              0xFFC18310                  // R/W 32  DMA fixed source address register_6
#define RTDMAC_RDMFIXDAR_6              0xFFC18314                  // R/W 32  DMA fixed destination address register_6
#define RTDMAC_RDMFIXDPBASE_6           0xFFC18360                  // R/W 32  DMA fixed descriptor base address register_6
#define RTDMAC_RDMSAR_7                 0xFFC18380                  // R/W 32  DMA source address register_7
#define RTDMAC_RDMDAR_7                 0xFFC18384                  // R/W 32  DMA destination address register_7
#define RTDMAC_RDMTCR_7                 0xFFC18388                  // R/W 32  DMA transfer count register_7
#define RTDMAC_RDMTSR_7                 0xFFC183A8                  // R/W 32  DMA transfer size register_7
#define RTDMAC_RDMCHCR_7                0xFFC1838C                  // R/W 32  DMA channel control register_7
#define RTDMAC_RDMTCRB_7                0xFFC18398                  // R/W 32  DMA transfer count register B_7
#define RTDMAC_RDMTSRB_7                0xFFC183B8                  // R/W 32  DMA transfer size register B_7
#define RTDMAC_RDMCHCRB_7               0xFFC1839C                  // R/W 32  DMA channel control register B_7
#define RTDMAC_RDMRS_7                  0xFFC183C0                  // R/W 16  DMA extended resource selector_7
#define RTDMAC_RDMBUFCR_7               0xFFC183C8                  // R/W 32  DMA buffer control register_7
#define RTDMAC_RDMDPBASE_7              0xFFC183D0                  // R/W 32  DMA descriptor base address register_7
#define RTDMAC_RDMDPCR_7                0xFFC183D4                  // R/W 32  DMA descriptor control register_7
#define RTDMAC_RDMFIXSAR_7              0xFFC18390                  // R/W 32  DMA fixed source address register_7
#define RTDMAC_RDMFIXDAR_7              0xFFC18394                  // R/W 32  DMA fixed destination address register_7
#define RTDMAC_RDMFIXDPBASE_7           0xFFC183E0                  // R/W 32  DMA fixed descriptor base address register_7
#define RTDMAC_RDMSAR_8                 0xFFC18400                  // R/W 32  DMA source address register_8
#define RTDMAC_RDMDAR_8                 0xFFC18404                  // R/W 32  DMA destination address register_8
#define RTDMAC_RDMTCR_8                 0xFFC18408                  // R/W 32  DMA transfer count register_8
#define RTDMAC_RDMTSR_8                 0xFFC18428                  // R/W 32  DMA transfer size register_8
#define RTDMAC_RDMCHCR_8                0xFFC1840C                  // R/W 32  DMA channel control register_8
#define RTDMAC_RDMTCRB_8                0xFFC18418                  // R/W 32  DMA transfer count register B_8
#define RTDMAC_RDMTSRB_8                0xFFC18438                  // R/W 32  DMA transfer size register B_8
#define RTDMAC_RDMCHCRB_8               0xFFC1841C                  // R/W 32  DMA channel control register B_8
#define RTDMAC_RDMRS_8                  0xFFC18440                  // R/W 16  DMA extended resource selector_8
#define RTDMAC_RDMBUFCR_8               0xFFC18448                  // R/W 32  DMA buffer control register_8
#define RTDMAC_RDMDPBASE_8              0xFFC18450                  // R/W 32  DMA descriptor base address register_8
#define RTDMAC_RDMDPCR_8                0xFFC18454                  // R/W 32  DMA descriptor control register_8
#define RTDMAC_RDMFIXSAR_8              0xFFC18410                  // R/W 32  DMA fixed source address register_8
#define RTDMAC_RDMFIXDAR_8              0xFFC18414                  // R/W 32  DMA fixed destination address register_8
#define RTDMAC_RDMFIXDPBASE_8           0xFFC18460                  // R/W 32  DMA fixed descriptor base address register_8
#define RTDMAC_RDMSAR_9                 0xFFC18480                  // R/W 32  DMA source address register_9
#define RTDMAC_RDMDAR_9                 0xFFC18484                  // R/W 32  DMA destination address register_9
#define RTDMAC_RDMTCR_9                 0xFFC18488                  // R/W 32  DMA transfer count register_9
#define RTDMAC_RDMTSR_9                 0xFFC184A8                  // R/W 32  DMA transfer size register_9
#define RTDMAC_RDMCHCR_9                0xFFC1848C                  // R/W 32  DMA channel control register_9
#define RTDMAC_RDMTCRB_9                0xFFC18498                  // R/W 32  DMA transfer count register B_9
#define RTDMAC_RDMTSRB_9                0xFFC184B8                  // R/W 32  DMA transfer size register B_9
#define RTDMAC_RDMCHCRB_9               0xFFC1849C                  // R/W 32  DMA channel control register B_9
#define RTDMAC_RDMRS_9                  0xFFC184C0                  // R/W 16  DMA extended resource selector_9
#define RTDMAC_RDMBUFCR_9               0xFFC184C8                  // R/W 32  DMA buffer control register_9
#define RTDMAC_RDMDPBASE_9              0xFFC184D0                  // R/W 32  DMA descriptor base address register_9
#define RTDMAC_RDMDPCR_9                0xFFC184D4                  // R/W 32  DMA descriptor control register_9
#define RTDMAC_RDMFIXSAR_9              0xFFC18490                  // R/W 32  DMA fixed source address register_9
#define RTDMAC_RDMFIXDAR_9              0xFFC18494                  // R/W 32  DMA fixed destination address register_9
#define RTDMAC_RDMFIXDPBASE_9           0xFFC184E0                  // R/W 32  DMA fixed descriptor base address register_9
#define RTDMAC_RDMSAR_10                0xFFC18500                  // R/W 32  DMA source address register_10
#define RTDMAC_RDMDAR_10                0xFFC18504                  // R/W 32  DMA destination address register_10
#define RTDMAC_RDMTCR_10                0xFFC18508                  // R/W 32  DMA transfer count register_10
#define RTDMAC_RDMTSR_10                0xFFC18528                  // R/W 32  DMA transfer size register_10
#define RTDMAC_RDMCHCR_10               0xFFC1850C                  // R/W 32  DMA channel control register_10
#define RTDMAC_RDMTCRB_10               0xFFC18518                  // R/W 32  DMA transfer count register B_10
#define RTDMAC_RDMTSRB_10               0xFFC18538                  // R/W 32  DMA transfer size register B_10
#define RTDMAC_RDMCHCRB_10              0xFFC1851C                  // R/W 32  DMA channel control register B_10
#define RTDMAC_RDMRS_10                 0xFFC18540                  // R/W 16  DMA extended resource selector_10
#define RTDMAC_RDMBUFCR_10              0xFFC18548                  // R/W 32  DMA buffer control register_10
#define RTDMAC_RDMDPBASE_10             0xFFC18550                  // R/W 32  DMA descriptor base address register_10
#define RTDMAC_RDMDPCR_10               0xFFC18554                  // R/W 32  DMA descriptor control register_10
#define RTDMAC_RDMFIXSAR_10             0xFFC18510                  // R/W 32  DMA fixed source address register_10
#define RTDMAC_RDMFIXDAR_10             0xFFC18514                  // R/W 32  DMA fixed destination address register_10
#define RTDMAC_RDMFIXDPBASE_10          0xFFC18560                  // R/W 32  DMA fixed descriptor base address register_10
#define RTDMAC_RDMSAR_11                0xFFC18580                  // R/W 32  DMA source address register_11
#define RTDMAC_RDMDAR_11                0xFFC18584                  // R/W 32  DMA destination address register_11
#define RTDMAC_RDMTCR_11                0xFFC18588                  // R/W 32  DMA transfer count register_11
#define RTDMAC_RDMTSR_11                0xFFC185A8                  // R/W 32  DMA transfer size register_11
#define RTDMAC_RDMCHCR_11               0xFFC1858C                  // R/W 32  DMA channel control register_11
#define RTDMAC_RDMTCRB_11               0xFFC18598                  // R/W 32  DMA transfer count register B_11
#define RTDMAC_RDMTSRB_11               0xFFC185B8                  // R/W 32  DMA transfer size register B_11
#define RTDMAC_RDMCHCRB_11              0xFFC1859C                  // R/W 32  DMA channel control register B_11
#define RTDMAC_RDMRS_11                 0xFFC185C0                  // R/W 16  DMA extended resource selector_11
#define RTDMAC_RDMBUFCR_11              0xFFC185C8                  // R/W 32  DMA buffer control register_11
#define RTDMAC_RDMDPBASE_11             0xFFC185D0                  // R/W 32  DMA descriptor base address register_11
#define RTDMAC_RDMDPCR_11               0xFFC185D4                  // R/W 32  DMA descriptor control register_11
#define RTDMAC_RDMFIXSAR_11             0xFFC18590                  // R/W 32  DMA fixed source address register_11
#define RTDMAC_RDMFIXDAR_11             0xFFC18594                  // R/W 32  DMA fixed destination address register_11
#define RTDMAC_RDMFIXDPBASE_11          0xFFC185E0                  // R/W 32  DMA fixed descriptor base address register_11
#define RTDMAC_RDMSAR_12                0xFFC18600                  // R/W 32  DMA source address register_12
#define RTDMAC_RDMDAR_12                0xFFC18604                  // R/W 32  DMA destination address register_12
#define RTDMAC_RDMTCR_12                0xFFC18608                  // R/W 32  DMA transfer count register_12
#define RTDMAC_RDMTSR_12                0xFFC18628                  // R/W 32  DMA transfer size register_12
#define RTDMAC_RDMCHCR_12               0xFFC1860C                  // R/W 32  DMA channel control register_12
#define RTDMAC_RDMTCRB_12               0xFFC18618                  // R/W 32  DMA transfer count register B_12
#define RTDMAC_RDMTSRB_12               0xFFC18638                  // R/W 32  DMA transfer size register B_12
#define RTDMAC_RDMCHCRB_12              0xFFC1861C                  // R/W 32  DMA channel control register B_12
#define RTDMAC_RDMRS_12                 0xFFC18640                  // R/W 16  DMA extended resource selector_12
#define RTDMAC_RDMBUFCR_12              0xFFC18648                  // R/W 32  DMA buffer control register_12
#define RTDMAC_RDMDPBASE_12             0xFFC18650                  // R/W 32  DMA descriptor base address register_12
#define RTDMAC_RDMDPCR_12               0xFFC18654                  // R/W 32  DMA descriptor control register_12
#define RTDMAC_RDMFIXSAR_12             0xFFC18610                  // R/W 32  DMA fixed source address register_12
#define RTDMAC_RDMFIXDAR_12             0xFFC18614                  // R/W 32  DMA fixed destination address register_12
#define RTDMAC_RDMFIXDPBASE_12          0xFFC18660                  // R/W 32  DMA fixed descriptor base address register_12
#define RTDMAC_RDMSAR_13                0xFFC18680                  // R/W 32  DMA source address register_13
#define RTDMAC_RDMDAR_13                0xFFC18684                  // R/W 32  DMA destination address register_13
#define RTDMAC_RDMTCR_13                0xFFC18688                  // R/W 32  DMA transfer count register_13
#define RTDMAC_RDMTSR_13                0xFFC186A8                  // R/W 32  DMA transfer size register_13
#define RTDMAC_RDMCHCR_13               0xFFC1868C                  // R/W 32  DMA channel control register_13
#define RTDMAC_RDMTCRB_13               0xFFC18698                  // R/W 32  DMA transfer count register B_13
#define RTDMAC_RDMTSRB_13               0xFFC186B8                  // R/W 32  DMA transfer size register B_13
#define RTDMAC_RDMCHCRB_13              0xFFC1869C                  // R/W 32  DMA channel control register B_13
#define RTDMAC_RDMRS_13                 0xFFC186C0                  // R/W 16  DMA extended resource selector_13
#define RTDMAC_RDMBUFCR_13              0xFFC186C8                  // R/W 32  DMA buffer control register_13
#define RTDMAC_RDMDPBASE_13             0xFFC186D0                  // R/W 32  DMA descriptor base address register_13
#define RTDMAC_RDMDPCR_13               0xFFC186D4                  // R/W 32  DMA descriptor control register_13
#define RTDMAC_RDMFIXSAR_13             0xFFC18690                  // R/W 32  DMA fixed source address register_13
#define RTDMAC_RDMFIXDAR_13             0xFFC18694                  // R/W 32  DMA fixed destination address register_13
#define RTDMAC_RDMFIXDPBASE_13          0xFFC186E0                  // R/W 32  DMA fixed descriptor base address register_13
#define RTDMAC_RDMSAR_14                0xFFC18700                  // R/W 32  DMA source address register_14
#define RTDMAC_RDMDAR_14                0xFFC18704                  // R/W 32  DMA destination address register_14
#define RTDMAC_RDMTCR_14                0xFFC18708                  // R/W 32  DMA transfer count register_14
#define RTDMAC_RDMTSR_14                0xFFC18728                  // R/W 32  DMA transfer size register_14
#define RTDMAC_RDMCHCR_14               0xFFC1870C                  // R/W 32  DMA channel control register_14
#define RTDMAC_RDMTCRB_14               0xFFC18718                  // R/W 32  DMA transfer count register B_14
#define RTDMAC_RDMTSRB_14               0xFFC18738                  // R/W 32  DMA transfer size register B_14
#define RTDMAC_RDMCHCRB_14              0xFFC1871C                  // R/W 32  DMA channel control register B_14
#define RTDMAC_RDMRS_14                 0xFFC18740                  // R/W 16  DMA extended resource selector_14
#define RTDMAC_RDMBUFCR_14              0xFFC18748                  // R/W 32  DMA buffer control register_14
#define RTDMAC_RDMDPBASE_14             0xFFC18750                  // R/W 32  DMA descriptor base address register_14
#define RTDMAC_RDMDPCR_14               0xFFC18754                  // R/W 32  DMA descriptor control register_14
#define RTDMAC_RDMFIXSAR_14             0xFFC18710                  // R/W 32  DMA fixed source address register_14
#define RTDMAC_RDMFIXDAR_14             0xFFC18714                  // R/W 32  DMA fixed destination address register_14
#define RTDMAC_RDMFIXDPBASE_14          0xFFC18760                  // R/W 32  DMA fixed descriptor base address register_14
#define RTDMAC_RDMSAR_15                0xFFC18780                  // R/W 32  DMA source address register_15
#define RTDMAC_RDMDAR_15                0xFFC18784                  // R/W 32  DMA destination address register_15
#define RTDMAC_RDMTCR_15                0xFFC18788                  // R/W 32  DMA transfer count register_15
#define RTDMAC_RDMTSR_15                0xFFC187A8                  // R/W 32  DMA transfer size register_15
#define RTDMAC_RDMCHCR_15               0xFFC1878C                  // R/W 32  DMA channel control register_15
#define RTDMAC_RDMTCRB_15               0xFFC18798                  // R/W 32  DMA transfer count register B_15
#define RTDMAC_RDMTSRB_15               0xFFC187B8                  // R/W 32  DMA transfer size register B_15
#define RTDMAC_RDMCHCRB_15              0xFFC1879C                  // R/W 32  DMA channel control register B_15
#define RTDMAC_RDMRS_15                 0xFFC187C0                  // R/W 16  DMA extended resource selector_15
#define RTDMAC_RDMBUFCR_15              0xFFC187C8                  // R/W 32  DMA buffer control register_15
#define RTDMAC_RDMDPBASE_15             0xFFC187D0                  // R/W 32  DMA descriptor base address register_15
#define RTDMAC_RDMDPCR_15               0xFFC187D4                  // R/W 32  DMA descriptor control register_15
#define RTDMAC_RDMFIXSAR_15             0xFFC18790                  // R/W 32  DMA fixed source address register_15
#define RTDMAC_RDMFIXDAR_15             0xFFC18794                  // R/W 32  DMA fixed destination address register_15
#define RTDMAC_RDMFIXDPBASE_15          0xFFC187E0                  // R/W 32  DMA fixed descriptor base address register_15
#define RTDMAC_DescriptorMEM            0xFFC1A000                  // R/W 32  Descriptor memory
#define RTDMAC_DESC_RDMSAR              0xFFC1A000                  // R/W 32  Descriptor memory
#define RTDMAC_DESC_RDMDAR              0xFFC1A004                  // R/W 32  Descriptor memory
#define RTDMAC_DESC_RDMTCR              0xFFC1A008                  // R/W 32  Descriptor memory
#define RTDMAC_RDMISTA_1                0xFFC20020                  // R   32  DMA interrupt status register (forchannels 16 to 31)
#define RTDMAC_RDMSEC_1                 0xFFC20030                  // R/W 32  DMA secure control register (forchannels 16 to 31)
#define RTDMAC_RDMOR_1                  0xFFC20060                  // R/W 16  DMA operation register (for channels16 to 31)
#define RTDMAC_RDMCHCLR_1 W             0xFFC20080                  // W   32  DMA channel clear register (forchannels 16 to 31)
#define RTDMAC_RDMDPSEC_1               0xFFC200A0                  // R/W 32  DPRAM secure control register (forchannels 16 to 31)
#define RTDMAC_RDMSAR_16                0xFFC28000                  // R/W 32  DMA source address register_16
#define RTDMAC_RDMDAR_16                0xFFC28004                  // R/W 32  DMA destination address register_16
#define RTDMAC_RDMTCR_16                0xFFC28008                  // R/W 32  DMA transfer count register_16
#define RTDMAC_RDMTSR_16                0xFFC28028                  // R/W 32  DMA transfer size register_16
#define RTDMAC_RDMCHCR_16               0xFFC2800C                  // R/W 32  DMA channel control register_16
#define RTDMAC_RDMTCRB_16               0xFFC28018                  // R/W 32  DMA transfer count register B _16
#define RTDMAC_RDMTSRB_16               0xFFC28038                  // R/W 32  DMA transfer size register B_16
#define RTDMAC_RDMCHCRB_16              0xFFC2801C                  // R/W 32  DMA channel control register B_16
#define RTDMAC_RDMRS_16                 0xFFC28040                  // R/W 16  DMA extended resource selector_16
#define RTDMAC_RDMBUFCR_16              0xFFC28048                  // R/W 32  DMA buffer control register_16
#define RTDMAC_RDMDPBASE_16             0xFFC28050                  // R/W 32  DMA descriptor base address register_16
#define RTDMAC_RDMDPCR_16               0xFFC28054                  // R/W 32  DMA descriptor control register_16
#define RTDMAC_RDMFIXDPBASE_16          0xFFC28060                  // R/W 32  DMA fixed descriptor base address register_16
#define RTDMAC_RDMFIXSAR_16             0xFFC28010                  // R/W 32  DMA fixed source address register_16
#define RTDMAC_RDMFIXDAR_16             0xFFC28014                  // R/W 32  DMA fixed destination address register_16
#define RTDMAC_RDMSAR_17                0xFFC28080                  // R/W 16  DMA source address register_17
#define RTDMAC_RDMDAR_17                0xFFC28084                  // R/W 32  DMA destination address register_17
#define RTDMAC_RDMTCR_17                0xFFC28088                  // R/W 32  DMA transfer count register_17 
#define RTDMAC_RDMTSR_17                0xFFC280A8                  // R/W 32  DMA transfer size register_17 
#define RTDMAC_RDMCHCR_17               0xFFC2808C                  // R/W 32  DMA channel control register_17 
#define RTDMAC_RDMTCRB_17               0xFFC28098                  // R/W 32  DMA transfer count register B _17 
#define RTDMAC_RDMTSRB_17               0xFFC280B8                  // R/W 32  DMA transfer size register B_17 
#define RTDMAC_RDMCHCRB_17              0xFFC2809C                  // R/W 32  DMA channel control register B_17 
#define RTDMAC_RDMRS_17                 0xFFC280C0                  // R/W 16  DMA extended resource selector_17 
#define RTDMAC_RDMBUFCR_17              0xFFC280C8                  // R/W 32  DMA buffer control register_17 
#define RTDMAC_RDMDPBASE_17             0xFFC280D0                  // R/W 32  DMA descriptor base address_17 
#define RTDMAC_RDMDPCR_17               0xFFC280D4                  // R/W 32  DMA descriptor control register_17 
#define RTDMAC_RDMFIXDPBASE_17          0xFFC280E0                  // R/W 32  DMA fixed descriptor base address register_17 
#define RTDMAC_RDMFIXSAR_17             0xFFC28090                  // R/W 32  DMA fixed source address register_17 
#define RTDMAC_RDMFIXDAR_17             0xFFC28094                  // R/W 32  DMA fixed destination address register_17 
#define RTDMAC_RDMSAR_18                0xFFC28100                  // R/W 32  DMA source address register_18 
#define RTDMAC_RDMDAR_18                0xFFC28104                  // R/W 32  DMA destination address register_18 
#define RTDMAC_RDMTCR_18                0xFFC28108                  // R/W 32  DMA transfer count register_18 
#define RTDMAC_RDMTSR_18                0xFFC28128                  // R/W 32  DMA transfer size register_18 
#define RTDMAC_RDMCHCR_18               0xFFC2810C                  // R/W 32  DMA channel control register_18 
#define RTDMAC_RDMTCRB_18               0xFFC28118                  // R/W 32  DMA transfer count register B_18 
#define RTDMAC_RDMTSRB_18               0xFFC28138                  // R/W 32  DMA transfer size register B_18 
#define RTDMAC_RDMCHCRB_18              0xFFC2811C                  // R/W 32  DMA channel control register B_18 
#define RTDMAC_RDMRS_18                 0xFFC28140                  // R/W 16  DMA extended resource selector_18 
#define RTDMAC_RDMBUFCR_18              0xFFC28148                  // R/W 32  DMA buffer control register_18 
#define RTDMAC_RDMDPBASE_18             0xFFC28150                  // R/W 32  DMA descriptor base address register_18
#define RTDMAC_RDMDPCR_18               0xFFC28154                  // R/W 32  DMA descriptor control register_18
#define RTDMAC_RDMFIXSAR_18             0xFFC28110                  // R/W 32  DMA fixed source address register_18
#define RTDMAC_RDMFIXDAR_18             0xFFC28114                  // R/W 32  DMA fixed destination address register_18
#define RTDMAC_RDMFIXDPBASE_18          0xFFC28160                  // R/W 32  DMA fixed descriptor base address register_18
#define RTDMAC_RDMSAR_19                0xFFC28180                  // R/W 32  DMA source address register_19
#define RTDMAC_RDMDAR_19                0xFFC28184                  // R/W 16  DMA destination address register_19
#define RTDMAC_RDMTCR_19                0xFFC28188                  // R/W 32  DMA transfer count register_19
#define RTDMAC_RDMTSR_19                0xFFC281A8                  // R/W 32  DMA transfer size register_19
#define RTDMAC_RDMCHCR_19               0xFFC2818C                  // R/W 32  DMA channel control register_19
#define RTDMAC_RDMTCRB_19               0xFFC28198                  // R/W 32  DMA transfer count register B_19
#define RTDMAC_RDMTSRB_19               0xFFC281B8                  // R/W 32  DMA transfer size register B_19
#define RTDMAC_RDMCHCRB_19              0xFFC2819C                  // R/W 32  DMA channel control register B_19
#define RTDMAC_RDMRS_19                 0xFFC281C0                  // R/W 16  DMA extended resource selector_19
#define RTDMAC_RDMBUFCR_19              0xFFC281C8                  // R/W 32  DMA buffer control register_19
#define RTDMAC_RDMDPBASE_19             0xFFC281D0                  // R/W 32  DMA descriptor base address register_19
#define RTDMAC_RDMDPCR_19               0xFFC281D4                  // R/W 32  DMA descriptor control register_19
#define RTDMAC_RDMFIXSAR_19             0xFFC28190                  // R/W 32  DMA fixed source address register_19
#define RTDMAC_RDMFIXDAR_19             0xFFC28194                  // R/W 32  DMA fixed destination address register_19
#define RTDMAC_RDMFIXDPBASE_19          0xFFC281E0                  // R/W 32  DMA fixed descriptor base address register_19
#define RTDMAC_RDMSAR_20                0xFFC28200                  // R/W 32  DMA source address register_20
#define RTDMAC_RDMDAR_20                0xFFC28204                  // R/W 16  DMA destination address register_20
#define RTDMAC_RDMTCR_20                0xFFC28208                  // R/W 32  DMA transfer count register_20
#define RTDMAC_RDMTSR_20                0xFFC28228                  // R/W 32  DMA transfer size register_20
#define RTDMAC_RDMCHCR_20               0xFFC2820C                  // R/W 32  DMA channel control register_20
#define RTDMAC_RDMTCRB_20               0xFFC28218                  // R/W 32  DMA transfer count register B_20
#define RTDMAC_RDMTSRB_20               0xFFC28238                  // R/W 32  DMA transfer size register B_20
#define RTDMAC_RDMCHCRB_20              0xFFC2821C                  // R/W 32  DMA channel control register B_20
#define RTDMAC_RDMRS_20                 0xFFC28240                  // R/W 16  DMA extended resource selector_20
#define RTDMAC_RDMBUFCR_20              0xFFC28248                  // R/W 32  DMA buffer control register_20
#define RTDMAC_RDMDPBASE_20             0xFFC28250                  // R/W 32  DMA descriptor base address register_20
#define RTDMAC_RDMDPCR_20               0xFFC28254                  // R/W 32  DMA descriptor control register_20
#define RTDMAC_RDMFIXSAR_20             0xFFC28210                  // R/W 32  DMA fixed source address register_20
#define RTDMAC_RDMFIXDAR_20             0xFFC28214                  // R/W 32  DMA fixed destination address register_20
#define RTDMAC_RDMFIXDPBASE_20          0xFFC28260                  // R/W 32  DMA fixed descriptor base address register_20
#define RTDMAC_RDMSAR_21                0xFFC28280                  // R/W 32  DMA source address register_21
#define RTDMAC_RDMDAR_21                0xFFC28284                  // R/W 32  DMA destination address register_21
#define RTDMAC_RDMTCR_21                0xFFC28288                  // R/W 32  DMA transfer count register_21
#define RTDMAC_RDMTSR_21                0xFFC282A8                  // R/W 32  DMA transfer size register_21
#define RTDMAC_RDMCHCR_21               0xFFC2828C                  // R/W 32  DMA channel control register_21
#define RTDMAC_RDMTCRB_21               0xFFC28298                  // R/W 32  DMA transfer count register B_21
#define RTDMAC_RDMTSRB_21               0xFFC282B8                  // R/W 32  DMA transfer size register B_21
#define RTDMAC_RDMCHCRB_21              0xFFC2829C                  // R/W 32  DMA channel control register B_21
#define RTDMAC_RDMRS_21                 0xFFC282C0                  // R/W 16  DMA extended resource selector_21
#define RTDMAC_RDMBUFCR_21              0xFFC282C8                  // R/W 32  DMA buffer control register_21
#define RTDMAC_RDMDPBASE_21             0xFFC282D0                  // R/W 32  DMA descriptor base address register_2
#define RTDMAC_RDMDPCR_21               0xFFC282D4                  // R/W 32  DMA descriptor control register_21 
#define RTDMAC_RDMFIXSAR_21             0xFFC28290                  // R/W 32  DMA fixed source address register_21 
#define RTDMAC_RDMFIXDAR_21             0xFFC28294                  // R/W 32  DMA fixed destination address register_21 
#define RTDMAC_RDMFIXDPBASE_21          0xFFC282E0                  // R/W 32  DMA fixed descriptor base addres register_21 
#define RTDMAC_RDMSAR_22                0xFFC28300                  // R/W 32  DMA source address register_22 
#define RTDMAC_RDMDAR_22                0xFFC28304                  // R/W 32  DMA destination address register_22 
#define RTDMAC_RDMTCR_22                0xFFC28308                  // R/W 32  DMA transfer count register_22 
#define RTDMAC_RDMTSR_22                0xFFC28328                  // R/W 32  DMA transfer size register_22 
#define RTDMAC_RDMCHCR_22               0xFFC2830C                  // R/W 32  DMA channel control register_22 
#define RTDMAC_RDMTCRB_22               0xFFC28318                  // R/W 32  DMA transfer count register B_22 
#define RTDMAC_RDMTSRB_22               0xFFC28338                  // R/W 32  DMA transfer size register B_22 
#define RTDMAC_RDMCHCRB_22              0xFFC2831C                  // R/W 32  DMA channel control register B_22 
#define RTDMAC_RDMRS_22                 0xFFC28340                  // R/W 32  DMA extended resource selector_22 
#define RTDMAC_RDMBUFCR_22              0xFFC28348                  // R/W 32  DMA buffer control register_22 
#define RTDMAC_RDMDPBASE_22             0xFFC28350                  // R/W 32  DMA descriptor base address register_22 
#define RTDMAC_RDMDPCR_22               0xFFC28354                  // R/W 32  DMA descriptor control register_22 
#define RTDMAC_RDMFIXSAR_22             0xFFC28310                  // R/W 32  DMA fixed source address register_22 
#define RTDMAC_RDMFIXDAR_22             0xFFC28314                  // R/W 32  DMA fixed destination address register_22 
#define RTDMAC_RDMFIXDPBASE_22          0xFFC28360                  // R/W 32  DMA fixed descriptor base address register_22 
#define RTDMAC_RDMSAR_23                0xFFC28380                  // R/W 32  DMA source address register_23 
#define RTDMAC_RDMDAR_23                0xFFC28384                  // R/W 32  DMA destination address register_23 
#define RTDMAC_RDMTCR_23                0xFFC28388                  // R/W 32  DMA transfer count register_23 
#define RTDMAC_RDMTSR_23                0xFFC283A8                  // R/W 32  DMA transfer size register_23 
#define RTDMAC_RDMCHCR_23               0xFFC2838C                  // R/W 32  DMA channel control register_23 
#define RTDMAC_RDMTCRB_23               0xFFC28398                  // R/W 32  DMA transfer count register B_23 
#define RTDMAC_RDMTSRB_23               0xFFC283B8                  // R/W 32  DMA transfer size register B_23 
#define RTDMAC_RDMCHCRB_23              0xFFC2839C                  // R/W 32  DMA channel control register B_23 
#define RTDMAC_RDMRS_23                 0xFFC283C0                  // R/W 16  DMA extended resource selector_23 
#define RTDMAC_RDMBUFCR_23              0xFFC283C8                  // R/W 32  DMA buffer control register_23 
#define RTDMAC_RDMDPBASE_23             0xFFC283D0                  // R/W 32  DMA descriptor base address register_23 
#define RTDMAC_RDMDPCR_23               0xFFC283D4                  // R/W 32  DMA descriptor control register_23 
#define RTDMAC_RDMFIXSAR_23             0xFFC28390                  // R/W 32  DMA fixed source address register_23 
#define RTDMAC_RDMFIXDAR_23             0xFFC28394                  // R/W 32  DMA fixed destination address register_23 
#define RTDMAC_RDMFIXDPBASE_23          0xFFC283E0                  // R/W 32  DMA fixed descriptor base address register_23 
#define RTDMAC_RDMSAR_24                0xFFC28400                  // R/W 32  DMA source address register_24 
#define RTDMAC_RDMDAR_24                0xFFC28404                  // R/W 32  DMA destination address register_24 
#define RTDMAC_RDMTCR_24                0xFFC28408                  // R/W 32  DMA transfer count register_24 
#define RTDMAC_RDMTSR_24                0xFFC28428                  // R/W 32  DMA transfer size register_24 
#define RTDMAC_RDMCHCR_24               0xFFC2840C                  // R/W 32  DMA channel control register_24 
#define RTDMAC_RDMTCRB_24               0xFFC28418                  // R/W 32  DMA transfer count register B_24 
#define RTDMAC_RDMTSRB_24               0xFFC28438                  // R/W 32  DMA transfer size register B_24 
#define RTDMAC_RDMCHCRB_24              0xFFC2841C                  // R/W 32  DMA channel control register B_24 
#define RTDMAC_RDMRS_24                 0xFFC28440                  // R/W 16  DMA extended resource selector_24 
#define RTDMAC_RDMBUFCR_24              0xFFC28448                  // R/W 32  DMA buffer control register_24 
#define RTDMAC_RDMDPBASE_24             0xFFC28450                  // R/W 32  DMA descriptor base address register_24 
#define RTDMAC_RDMDPCR_24               0xFFC28454                  // R/W 32  DMA descriptor control register_24 
#define RTDMAC_RDMFIXSAR_24             0xFFC28410                  // R/W 32  DMA fixed source address register_24 
#define RTDMAC_RDMFIXDAR_24             0xFFC28414                  // R/W 32  DMA fixed destination address register_24 
#define RTDMAC_RDMFIXDPBASE_24          0xFFC28460                  // R/W 32  DMA fixed descriptor base address register_24 
#define RTDMAC_RDMSAR_25                0xFFC28480                  // R/W 32  DMA source address register_25 
#define RTDMAC_RDMDAR_25                0xFFC28484                  // R/W 32  DMA destination address register_25 
#define RTDMAC_RDMTCR_25                0xFFC28488                  // R/W 32  DMA transfer count register_25 
#define RTDMAC_RDMTSR_25                0xFFC284A8                  // R/W 32  DMA transfer size register_25 
#define RTDMAC_RDMCHCR_25               0xFFC2848C                  // R/W 32  DMA channel control register_25 
#define RTDMAC_RDMTCRB_25               0xFFC28498                  // R/W 32  DMA transfer count register B_25 
#define RTDMAC_RDMTSRB_25               0xFFC284B8                  // R/W 32  DMA transfer size register B_25 
#define RTDMAC_RDMCHCRB_25              0xFFC2849C                  // R/W 32  DMA channel control register B_25 
#define RTDMAC_RDMRS_25                 0xFFC284C0                  // R/W 16  DMA extended resource selector_25 
#define RTDMAC_RDMBUFCR_25              0xFFC284C8                  // R/W 32  DMA buffer control register_25 
#define RTDMAC_RDMDPBASE_25             0xFFC284D0                  // R/W 32  DMA descriptor base address register_25 
#define RTDMAC_RDMDPCR_25               0xFFC284D4                  // R/W 32  DMA descriptor control register_25 
#define RTDMAC_RDMFIXSAR_25             0xFFC28490                  // R/W 32  DMA fixed source address register_25 
#define RTDMAC_RDMFIXDAR_25             0xFFC28494                  // R/W 32  DMA fixed destination address register_25 
#define RTDMAC_RDMFIXDPBASE_25          0xFFC284E0                  // R/W 32  DMA fixed descriptor base address register_25 
#define RTDMAC_RDMSAR_26                0xFFC28500                  // R/W 32  DMA source address register_26 
#define RTDMAC_RDMDAR_26                0xFFC28504                  // R/W 32  DMA destination address register_26 
#define RTDMAC_RDMTCR_26                0xFFC28508                  // R/W 32  DMA transfer count register_26 
#define RTDMAC_RDMTSR_26                0xFFC28528                  // R/W 32  DMA transfer size register_26 
#define RTDMAC_RDMCHCR_26               0xFFC2850C                  // R/W 32  DMA channel control register_26 
#define RTDMAC_RDMTCRB_26               0xFFC28518                  // R/W 32  DMA transfer count register B_26 
#define RTDMAC_RDMTSRB_26               0xFFC28538                  // R/W 32  DMA transfer size register B_26 
#define RTDMAC_RDMCHCRB_26              0xFFC2851C                  // R/W 32  DMA channel control register B_26 
#define RTDMAC_RDMRS_26                 0xFFC28540                  // R/W 16  DMA extended resource selector_26 
#define RTDMAC_RDMBUFCR_26              0xFFC28548                  // R/W 32  DMA buffer control register_26 
#define RTDMAC_RDMDPBASE_26             0xFFC28550                  // R/W 32  DMA descriptor base address register_26 
#define RTDMAC_RDMDPCR_26               0xFFC28554                  // R/W 32  DMA descriptor control register_26 
#define RTDMAC_RDMFIXSAR_26             0xFFC28510                  // R/W 32  DMA fixed source address register_26 
#define RTDMAC_RDMFIXDAR_26             0xFFC28514                  // R/W 32  DMA fixed destination address register_26 
#define RTDMAC_RDMFIXDPBASE_26          0xFFC28560                  // R/W 32  DMA fixed descriptor base address register_26 
#define RTDMAC_RDMSAR_27                0xFFC28580                  // R/W 32  DMA source address register_27 
#define RTDMAC_RDMDAR_27                0xFFC28584                  // R/W 32  DMA destination address register_27 
#define RTDMAC_RDMTCR_27                0xFFC28588                  // R/W 32  DMA transfer count register_27 
#define RTDMAC_RDMTSR_27                0xFFC285A8                  // R/W 32  DMA transfer size register_27 
#define RTDMAC_RDMCHCR_27               0xFFC2858C                  // R/W 32  DMA channel control register_27 
#define RTDMAC_RDMTCRB_27               0xFFC28598                  // R/W 32  DMA transfer count register B_27 
#define RTDMAC_RDMTSRB_27               0xFFC285B8                  // R/W 32  DMA transfer size register B_27 
#define RTDMAC_RDMCHCRB_27              0xFFC2859C                  // R/W 32  DMA channel control register B_27 
#define RTDMAC_RDMRS_27                 0xFFC285C0                  // R/W 16  DMA extended resource selector_27 
#define RTDMAC_RDMBUFCR_27              0xFFC285C8                  // R/W 32  DMA buffer control register_27 
#define RTDMAC_RDMDPBASE_27             0xFFC285D0                  // R/W 32  DMA descriptor base address register_27 
#define RTDMAC_RDMDPCR_27               0xFFC285D4                  // R/W 32  DMA descriptor control register_27 
#define RTDMAC_RDMFIXSAR_27             0xFFC28590                  // R/W 32  DMA fixed source address register_27 
#define RTDMAC_RDMFIXDAR_27             0xFFC28594                  // R/W 32  DMA fixed destination address register_27 
#define RTDMAC_RDMFIXDPBASE_27          0xFFC285E0                  // R/W 32  DMA fixed descriptor base address register_27 
#define RTDMAC_RDMSAR_28                0xFFC28600                  // R/W 32  DMA source address register_28 
#define RTDMAC_RDMDAR_28                0xFFC28604                  // R/W 32  DMA destination address register_28 
#define RTDMAC_RDMTCR_28                0xFFC28608                  // R/W 32  DMA transfer count register_28 
#define RTDMAC_RDMTSR_28                0xFFC28628                  // R/W 32  DMA transfer size register_28 
#define RTDMAC_RDMCHCR_28               0xFFC2860C                  // R/W 32  DMA channel control register_28 
#define RTDMAC_RDMTCRB_28               0xFFC28618                  // R/W 32  DMA transfer count register B_28 
#define RTDMAC_RDMTSRB_28               0xFFC28638                  // R/W 32  DMA transfer size register B_28 
#define RTDMAC_RDMCHCRB_28              0xFFC2861C                  // R/W 32  DMA channel control register B_28 
#define RTDMAC_RDMRS_28                 0xFFC28640                  // R/W 16  DMA extended resource selector_28 
#define RTDMAC_RDMBUFCR_28              0xFFC28648                  // R/W 32  DMA buffer control register_28 
#define RTDMAC_RDMDPBASE_28             0xFFC28650                  // R/W 32  DMA descriptor base address register_28 
#define RTDMAC_RDMDPCR_28               0xFFC28654                  // R/W 32  DMA descriptor control register_28 
#define RTDMAC_RDMFIXSAR_28             0xFFC28610                  // R/W 32  DMA fixed source address register_28 
#define RTDMAC_RDMFIXDAR_28             0xFFC28614                  // R/W 32  DMA fixed destination address register_28 
#define RTDMAC_RDMFIXDPBASE_28          0xFFC28660                  // R/W 32  DMA fixed descriptor base address register_28 
#define RTDMAC_RDMSAR_29                0xFFC28680                  // R/W 32  DMA source address register_29 
#define RTDMAC_RDMDAR_29                0xFFC28684                  // R/W 32  DMA destination address register_29 
#define RTDMAC_RDMTCR_29                0xFFC28688                  // R/W 32  DMA transfer count register_29 
#define RTDMAC_RDMTSR_29                0xFFC286A8                  // R/W 32  DMA transfer size register_29 
#define RTDMAC_RDMCHCR_29               0xFFC2868C                  // R/W 32  DMA channel control register_29 
#define RTDMAC_RDMTCRB_29               0xFFC28698                  // R/W 32  DMA transfer count register B_29 
#define RTDMAC_RDMTSRB_29               0xFFC286B8                  // R/W 32  DMA transfer size register B_29 
#define RTDMAC_RDMCHCRB_29              0xFFC2869C                  // R/W 32  DMA channel control register B_29 
#define RTDMAC_RDMRS_29                 0xFFC286C0                  // R/W 16  DMA extended resource selector_29 
#define RTDMAC_RDMBUFCR_29              0xFFC286C8                  // R/W 32  DMA buffer control register_29 
#define RTDMAC_RDMDPBASE_29             0xFFC286D0                  // R/W 32  DMA descriptor base address register_29 
#define RTDMAC_RDMDPCR_29               0xFFC286D4                  // R/W 32  DMA descriptor control register_29 
#define RTDMAC_RDMFIXSAR_29             0xFFC28690                  // R/W 32  DMA fixed source address register_29 
#define RTDMAC_RDMFIXDAR_29             0xFFC28694                  // R/W 32  DMA fixed destination address register_29 
#define RTDMAC_RDMFIXDPBASE_29          0xFFC286E0                  // R/W 32  DMA fixed descriptor base address register_29 
#define RTDMAC_RDMSAR_30                0xFFC28700                  // R/W 32  DMA source address register_30 
#define RTDMAC_RDMDAR_30                0xFFC28704                  // R/W 32  DMA destination address register_30 
#define RTDMAC_RDMTCR_30                0xFFC28708                  // R/W 32  DMA transfer count register_30 
#define RTDMAC_RDMTSR_30                0xFFC28728                  // R/W 32  DMA transfer size register_30 
#define RTDMAC_RDMCHCR_30               0xFFC2870C                  // R/W 32  DMA channel control register_30 
#define RTDMAC_RDMTCRB_30               0xFFC28718                  // R/W 32  DMA transfer count register B_30 
#define RTDMAC_RDMTSRB_30               0xFFC28738                  // R/W 32  DMA transfer size register B_30 
#define RTDMAC_RDMCHCRB_30              0xFFC2871C                  // R/W 32  DMA channel control register B_30 
#define RTDMAC_RDMRS_30                 0xFFC28740                  // R/W 16  DMA extended resource selector_30 
#define RTDMAC_RDMBUFCR_30              0xFFC28748                  // R/W 32  DMA buffer control register_30 
#define RTDMAC_RDMDPBASE_30             0xFFC28750                  // R/W 32  DMA descriptor base address register_30 
#define RTDMAC_RDMDPCR_30               0xFFC28754                  // R/W 32  DMA descriptor control register_30 
#define RTDMAC_RDMFIXSAR_30             0xFFC28710                  // R/W 32  DMA fixed source address register_30 
#define RTDMAC_RDMFIXDAR_30             0xFFC28714                  // R/W 32  DMA fixed destination address register_30 
#define RTDMAC_RDMFIXDPBASE_30          0xFFC28760                  // R/W 32  DMA fixed descriptor base address register_30 
#define RTDMAC_RDMSAR_31                0xFFC28780                  // R/W 32  DMA source address register_31 
#define RTDMAC_RDMDAR_31                0xFFC28784                  // R/W 32  DMA destination address register_31 
#define RTDMAC_RDMTCR_31                0xFFC28788                  // R/W 32  DMA transfer count register_31 
#define RTDMAC_RDMTSR_31                0xFFC287A8                  // R/W 32  DMA transfer size register_31 
#define RTDMAC_RDMCHCR_31               0xFFC2878C                  // R/W 32  DMA channel control register_31 
#define RTDMAC_RDMTCRB_31               0xFFC28798                  // R/W 32  DMA transfer count register B_31 
#define RTDMAC_RDMTSRB_31               0xFFC287B8                  // R/W 32  DMA transfer size register B_31 
#define RTDMAC_RDMCHCRB_31              0xFFC2879C                  // R/W 32  DMA channel control register B_31 
#define RTDMAC_RDMRS_31                 0xFFC287C0                  // R/W 16  DMA extended resource selector_31 
#define RTDMAC_RDMBUFCR_31              0xFFC287C8                  // R/W 32  DMA buffer control register_31 
#define RTDMAC_RDMDPBASE_31             0xFFC287D0                  // R/W 32  DMA descriptor base address register_31 
#define RTDMAC_RDMDPCR_31               0xFFC287D4                  // R/W 32  DMA descriptor control register_31 
#define RTDMAC_RDMFIXSAR_31             0xFFC28790                  // R/W 32  DMA fixed source address register_31 
#define RTDMAC_RDMFIXDAR_31             0xFFC28794                  // R/W 32  DMA fixed destination address register_31 
#define RTDMAC_RDMFIXDPBASE_31          0xFFC287E0                  // R/W 32  DMA fixed descriptor base address register_31 
#define RTDMAC_DescriptorMEM_1          0xFFC2A000                  // R/W 32  SecurefunctionSecureStatusregister(forchannels16to31)
#define RTDMAC_RDMSES_1                 0xFFC200C0                  // R/W 32  SecurefunctionSlaveErrorAddressregister(forchannels16to31)
#define RTDMAC_RDMSEADDR_1              0xFFC200C4                  // R/W 32  Secure function Slave Error Address register (for channels 16 to 31)
#define RTDMAC_RDMSEMID_1               0xFFC200C8                  // R/W 32  Secure function Error Master ID register (for channels 16 to 31)
#define RTDMAC_FDRDM_CONTROL_0          0xFFC100D0                  // R/W 32  Failure detection function control register 0
#define RTDMAC_FDRDM_CONTROL_1          0xFFC100D4                  // R/W 32  Failure detection function control register 0
#define RTDMAC_FDRDM_CONTROL_2          0xFFC100D8                  // R/W 32  Failure detection function control register 0
#define RTDMAC_FDRDM_STATUS             0xFFC100E0                  // R/W 32  Failure detection error status register
#define RTDMAC_RDMSES_0                 0xFFC100C0                  // R/W 32  Secure function Secure Status register (for channels 0 to 15)
#define RTDMAC_RDMSEADDR_0              0xFFC100C4                  // R   32  Secure function Slave Error Address register (for channels 0 to 15)
#define RTDMAC_RDMSEMID_0               0xFFC100C8                  // R   32  Secure function Error Master ID register (for channels 0 to 15)


// *** 20. External Bus Controller for EX-Bus (LBSC) ************************************************************************************************

#define LBSC_CS0CTRL                    0xEE220200                  // R/W   32  Area 0 control register
#define LBSC_CS1CTRL                    0xEE220204                  // R/W   32  Area 1 control register
#define LBSC_CSWCR0                     0xEE220230                  // R/W   32  Area 0 RD/WE pulse control register
#define LBSC_CSWCR1                     0xEE220234                  // R/W   32  Area 1 RD/WE pulse control register
#define LBSC_CSPWCR0                    0xEE220280                  // R/W   32  Area 0 external wait control register
#define LBSC_CSPWCR1                    0xEE220284                  // R/W   32  Area 1 external wait control register
#define LBSC_EXWTSYNC                   0xEE2202A0                  // R/W   32  External wait input control register
#define LBSC_CS0BSTCTL                  0xEE2202B0                  // R/W   32  Area 0 burst control register
#define LBSC_CS0BTPH                    0xEE2202B4                  // R/W   32  Area 0 burst pitch set register
#define LBSC_CS1GDST                    0xEE2202C0                  // R/W   32  Area 1 guard setting register
#define LBSC_BCINTSR                    0xEE220330                  // R     32  BSC interrupt source status register
#define LBSC_BCINTCR                    0xEE220334                  // -/WC1 32  BSC interrupt source clear register
#define LBSC_BCINTMR                    0xEE220338                  // R/W   32  BSC interrupt enable register
#define LBSC_EXWTSTS                    0xEE220344                  // R     32  External wait status register
#define LBSC_EXBCT                      0xEE2203C0                  // R/W   32  EX-BUS wait timeout detection base counter register
#define LBSC_EXTCT                      0xEE2203C4                  // R/W   32  EX-BUS wait timeout detection counter register
#define LBSC_EXTSR                      0xEE220010                  // R/WC1 32  EX-BUS wait timeout detection access source indication register
#define LBSC_EXTADR                     0xEE220014                  // R/W   32  EX-BUS wait timeout detection address indication register


// *** 21. DBSC4, External Bus Controller for DDR4 SDRAM ********************************************************************************************

#define DBSC_BASE                       0xE6790000U
#define DBSC_DBSYSCONF0                 ( DBSC_BASE + 0x0000U)      // R/W  32  DBSC4 system configuration register 0
#define DBSC_DBSYSCONF1                 ( DBSC_BASE + 0x0004U)      // R/W  32  DBSC4 system configuration register 1
#define DBSC_DBPHYCONF0                 ( DBSC_BASE + 0x0010U)      // R/W  32  PHY type configuration register
#define DBSC_DBKIND                     ( DBSC_BASE + 0x0020U)      // R/W  32  SDRAM type setting register
#define DBSC_DBMEMCONF00                ( DBSC_BASE + 0x0030U)      // R/W  32  SDRAM configuration setting register ch0 rank0
#define DBSC_DBMEMCONF01                ( DBSC_BASE + 0x0034U)      // R/W  32  SDRAM configuration setting register ch0 rank1
#define DBSC_DBMEMCONF02                ( DBSC_BASE + 0x0038U)      // R/W  32  SDRAM configuration setting register ch0 rank2
#define DBSC_DBMEMCONF03                ( DBSC_BASE + 0x003CU)      // R/W  32  SDRAM configuration setting register ch0 rank3
#define DBSC_DBMEMCONF10                ( DBSC_BASE + 0x0040U)      // R/W  32  SDRAM configuration setting register ch1 rank0
#define DBSC_DBMEMCONF11                ( DBSC_BASE + 0x0044U)      // R/W  32  SDRAM configuration setting register ch1 rank1
#define DBSC_DBMEMCONF12                ( DBSC_BASE + 0x0048U)      // R/W  32  SDRAM configuration setting register ch1 rank2
#define DBSC_DBMEMCONF13                ( DBSC_BASE + 0x004CU)      // R/W  32  SDRAM configuration setting register ch1 rank3
#define DBSC_DBMEMCONF20                ( DBSC_BASE + 0x0050U)      // R/W  32  SDRAM configuration setting register ch2 rank0
#define DBSC_DBMEMCONF21                ( DBSC_BASE + 0x0054U)      // R/W  32  SDRAM configuration setting register ch2 rank1
#define DBSC_DBMEMCONF22                ( DBSC_BASE + 0x0058U)      // R/W  32  SDRAM configuration setting register ch2 rank2
#define DBSC_DBMEMCONF23                ( DBSC_BASE + 0x005CU)      // R/W  32  SDRAM configuration setting register ch2 rank3
#define DBSC_DBMEMCONF30                ( DBSC_BASE + 0x0060U)      // R/W  32  SDRAM configuration setting register ch3 rank0
#define DBSC_DBMEMCONF31                ( DBSC_BASE + 0x0064U)      // R/W  32  SDRAM configuration setting register ch3 rank1
#define DBSC_DBMEMCONF32                ( DBSC_BASE + 0x0068U)      // R/W  32  SDRAM configuration setting register ch3 rank2
#define DBSC_DBMEMCONF33                ( DBSC_BASE + 0x006CU)      // R/W  32  SDRAM configuration setting register ch3 rank3
#define DBSC_DBSYSCNT0                  ( DBSC_BASE + 0x0100U)      // R/W  32  DBSC System register
#define DBSC_DBSVCR1                    ( DBSC_BASE + 0x0104U)      //
#define DBSC_DBSTATE0                   ( DBSC_BASE + 0x0108U)      //
#define DBSC_DBSTATE1                   ( DBSC_BASE + 0x010CU)      //
#define DBSC_DBINTEN                    ( DBSC_BASE + 0x0180U)      // R/W  32  Interrupt enable setting register
#define DBSC_DBINTSTAT0                 ( DBSC_BASE + 0x0184U)      // R/W  32  Interrupt status 0 register
#define DBSC_DBACEN                     ( DBSC_BASE + 0x0200U)      // R/W  32  SDRAM access enable register
#define DBSC_DBRFEN                     ( DBSC_BASE + 0x0204U)      // R/W  32  Auto-refresh enable register
#define DBSC_DBCMD                      ( DBSC_BASE + 0x0208U)      // W    32  Manual command-issuing register
#define DBSC_DBWAIT                     ( DBSC_BASE + 0x0210U)      // R    32  Operation completion waiting register
#define DBSC_DBSYSCTRL0                 ( DBSC_BASE + 0x0280U)      // R/W  32  Software reset register
#define DBSC_DBTR0                      ( DBSC_BASE + 0x0300U)      // R/W  32  SDRAM timing register 0
#define DBSC_DBTR1                      ( DBSC_BASE + 0x0304U)      // R/W  32  SDRAM timing register 1
#define DBSC_DBTR2                      ( DBSC_BASE + 0x0308U)      // R/W  32  SDRAM timing register 2
#define DBSC_DBTR3                      ( DBSC_BASE + 0x030CU)      // R/W  32  SDRAM timing register 3
#define DBSC_DBTR4                      ( DBSC_BASE + 0x0310U)      // R/W  32  SDRAM timing register 4
#define DBSC_DBTR5                      ( DBSC_BASE + 0x0314U)      // R/W  32  SDRAM timing register 5
#define DBSC_DBTR6                      ( DBSC_BASE + 0x0318U)      // R/W  32  SDRAM timing register 6
#define DBSC_DBTR7                      ( DBSC_BASE + 0x031CU)      // R/W  32  SDRAM timing register 7
#define DBSC_DBTR8                      ( DBSC_BASE + 0x0320U)      // R/W  32  SDRAM timing register 8
#define DBSC_DBTR9                      ( DBSC_BASE + 0x0324U)      // R/W  32  SDRAM timing register 9
#define DBSC_DBTR10                     ( DBSC_BASE + 0x0328U)      // R/W  32  SDRAM timing register 10
#define DBSC_DBTR11                     ( DBSC_BASE + 0x032CU)      // R/W  32  SDRAM timing register 11
#define DBSC_DBTR12                     ( DBSC_BASE + 0x0330U)      // R/W  32  SDRAM timing register 12
#define DBSC_DBTR13                     ( DBSC_BASE + 0x0334U)      // SDRAM timing register 13
#define DBSC_DBTR14                     ( DBSC_BASE + 0x0338U)      // R/W  32  SDRAM timing register 14
#define DBSC_DBTR15                     ( DBSC_BASE + 0x033CU)      // R/W  32  SDRAM timing register 15
#define DBSC_DBTR16                     ( DBSC_BASE + 0x0340U)      // R/W  32  SDRAM timing register 16
#define DBSC_DBTR17                     ( DBSC_BASE + 0x0344U)      // R/W  32  SDRAM timing register 17
#define DBSC_DBTR18                     ( DBSC_BASE + 0x0348U)      // R/W  32  SDRAM timing register 18
#define DBSC_DBTR19                     ( DBSC_BASE + 0x034CU)      // R/W  32  SDRAM timing register 19
#define DBSC_DBTR20                     ( DBSC_BASE + 0x0350U)      // R/W  32  SDRAM timing register 20
#define DBSC_DBTR21                     ( DBSC_BASE + 0x0354U)      // R/W  32  SDRAM timing register 21
#define DBSC_DBTR22                     ( DBSC_BASE + 0x0358U)      // R/W  32  SDRAM timing register 22
#define DBSC_DBTR23                     ( DBSC_BASE + 0x035CU)      // R/W  32  SDRAM timing register 23
#define DBSC_DBTR24                     ( DBSC_BASE + 0x0360U)      // R/W  32  SDRAM timing register 24
#define DBSC_DBTR25                     ( DBSC_BASE + 0x0364U)      // R/W  32  SDRAM timing register 25
#define DBSC_DBTR26                     ( DBSC_BASE + 0x0368U)      // R/W  32  SDRAM timing register 26
#define DBSC_DBBL                       ( DBSC_BASE + 0x0400U)      // R/W  32  SDRAM operation setting register
#define DBSC_DBRFCNF1                   ( DBSC_BASE + 0x0414U)      // R/W  32  Refresh configuration register 1
#define DBSC_DBRFCNF2                   ( DBSC_BASE + 0x0418U)      // R/W  32  Refresh configuration register 2
#define DBSC_DBTSPCNF                   ( DBSC_BASE + 0x0420U)      // R/W  32  Temperature sensor polling configuration register
#define DBSC_DBCALCNF                   ( DBSC_BASE + 0x0424U)      // R/W  32  SDRAM calibration configuration register
#define DBSC_DBRNK0                     ( DBSC_BASE + 0x0430U)      // R/W  32  Multirank operation setting register 0
#define DBSC_DBRNK1                     ( DBSC_BASE + 0x0434U)      // R/W  32  Multirank operation setting register 1
#define DBSC_DBRNK2                     ( DBSC_BASE + 0x0438U)      // R/W  32  Multirank operation setting register 2
#define DBSC_DBRNK3                     ( DBSC_BASE + 0x043CU)      // R/W  32  Multirank operation setting register 3
#define DBSC_DBRNK4                     ( DBSC_BASE + 0x0440U)      // R/W  32  Multirank operation setting register 4
#define DBSC_DBRNK5                     ( DBSC_BASE + 0x0444U)      // R/W  32  Multirank operation setting register 5
#define DBSC_DBPDNCNF                   ( DBSC_BASE + 0x0450U)      // R/W  32  Power-down configuration register
#define DBSC_DBODT0                     ( DBSC_BASE + 0x0460U)      // R/W  32  ODT output setting register PHY0
#define DBSC_DBODT1                     ( DBSC_BASE + 0x0464U)      // R/W  32  ODT output setting register PHY1
#define DBSC_DBODT2                     ( DBSC_BASE + 0x0468U)      // R/W  32  ODT output setting register PHY2
#define DBSC_DBODT3                     ( DBSC_BASE + 0x046CU)      // R/W  32  ODT output setting register PHY3
#define DBSC_DBODT4                     ( DBSC_BASE + 0x0470U)      //
#define DBSC_DBODT5                     ( DBSC_BASE + 0x0474U)      //
#define DBSC_DBODT6                     ( DBSC_BASE + 0x0478U)      //
#define DBSC_DBODT7                     ( DBSC_BASE + 0x047CU)      //
#define DBSC_DBADJ0                     ( DBSC_BASE + 0x0500U)      // R/W  32  DBSC4 operation adjustment register 0
#define DBSC_DBDBICNT                   ( DBSC_BASE + 0x0518U)      // R/W  32  DBI configuration register
#define DBSC_DBDFIPMSTRCNF              ( DBSC_BASE + 0x0520U)      // R/W  32  DFI PHY master control register
#define DBSC_DBDFIPMSTRSTAT             ( DBSC_BASE + 0x0524U)      // R    32  DFI PHY master status register
#define DBSC_DBDFILPCNF                 ( DBSC_BASE + 0x0528U)      // R/W  32  DFI PHY low-power control register
#define DBSC_DBDFICUPDCNF               ( DBSC_BASE + 0x052CU)      // R/W  32  DFI Control update configuration register
#define DBSC_DBDFISTAT0                 ( DBSC_BASE + 0x0600U)      // R    32  DFI status interface input register ch0
#define DBSC_DBDFICNT0                  ( DBSC_BASE + 0x0604U)      // R/W  32  DFI status interface output register  ch0
#define DBSC_DBPDCNT00                  ( DBSC_BASE + 0x0610U)      // R/W  32  PHY unit control register 0   ch0
#define DBSC_DBPDCNT01                  ( DBSC_BASE + 0x0614U)      // R/W  32  PHY unit control register 1   ch0
#define DBSC_DBPDCNT02                  ( DBSC_BASE + 0x0618U)      // R/W  32  PHY unit control register 2   ch0
#define DBSC_DBPDCNT03                  ( DBSC_BASE + 0x061CU)      // R/W  32  PHY unit control register 3   ch0
#define DBSC_DBPDLK0                    ( DBSC_BASE + 0x0620U)      // R/W  32  PHY unit lock register      ch0
#define DBSC_DBPDRGA0                   ( DBSC_BASE + 0x0624U)      // R/W  32  PHY unit register address   ch0
#define DBSC_DBPDRGD0                   ( DBSC_BASE + 0x0628U)      // R/W  32  PHY unit register access    ch0
#define DBSC_DBPDSTAT00                 ( DBSC_BASE + 0x0630U)      // R    32  PHY status register 0     ch0
#define DBSC_DBDFISTAT1                 ( DBSC_BASE + 0x0640U)      // R    32  DFI status interface input register ch1
#define DBSC_DBDFICNT1                  ( DBSC_BASE + 0x0644U)      // R/W  32  DFI status interface output register  ch1
#define DBSC_DBPDCNT10                  ( DBSC_BASE + 0x0650U)      // R/W  32  PHY unit control register 0   ch1
#define DBSC_DBPDCNT11                  ( DBSC_BASE + 0x0654U)      // R/W  32  PHY unit control register 1   ch1
#define DBSC_DBPDCNT12                  ( DBSC_BASE + 0x0658U)      // R/W  32  PHY unit control register 2   ch1
#define DBSC_DBPDCNT13                  ( DBSC_BASE + 0x065CU)      // R/W  32  PHY unit control register 3   ch1
#define DBSC_DBPDLK1                    ( DBSC_BASE + 0x0660U)      // R/W  32  PHY unit lock register      ch1
#define DBSC_DBPDRGA1                   ( DBSC_BASE + 0x0664U)      // R/W  32  PHY unit register address   ch1
#define DBSC_DBPDRGD1                   ( DBSC_BASE + 0x0668U)      // R/W  32  PHY unit register access    ch1
#define DBSC_DBPDSTAT10                 ( DBSC_BASE + 0x0670U)      // R    32  PHY status register 0     ch1
#define DBSC_DBDFISTAT2                 ( DBSC_BASE + 0x0680U)      // R    32  DFI status interface input register ch2
#define DBSC_DBDFICNT2                  ( DBSC_BASE + 0x0684U)      // R/W  32  DFI status interface output register  ch2
#define DBSC_DBPDCNT20                  ( DBSC_BASE + 0x0690U)      // R/W  32  PHY unit control register 0   ch2
#define DBSC_DBPDCNT21                  ( DBSC_BASE + 0x0694U)      // R/W  32  PHY unit control register 1   ch2
#define DBSC_DBPDCNT22                  ( DBSC_BASE + 0x0698U)      // R/W  32  PHY unit control register 2   ch2
#define DBSC_DBPDCNT23                  ( DBSC_BASE + 0x069CU)      // R/W  32  PHY unit control register 3   ch2
#define DBSC_DBPDLK2                    ( DBSC_BASE + 0x06A0U)      // R/W  32  PHY unit lock register      ch2
#define DBSC_DBPDRGA2                   ( DBSC_BASE + 0x06A4U)      // R/W  32  PHY unit register address   ch2
#define DBSC_DBPDRGD2                   ( DBSC_BASE + 0x06A8U)      // R/W  32  PHY unit register access    ch2
#define DBSC_DBPDSTAT20                 ( DBSC_BASE + 0x06B0U)      // R    32  PHY status register 0     ch2
#define DBSC_DBDFISTAT3                 ( DBSC_BASE + 0x06C0U)      // R    32  DFI status interface input register ch3
#define DBSC_DBDFICNT3                  ( DBSC_BASE + 0x06C4U)      // R/W  32  DFI status interface output register  ch3
#define DBSC_DBPDCNT30                  ( DBSC_BASE + 0x06D0U)      // R/W  32  PHY unit control register 0   ch3
#define DBSC_DBPDCNT31                  ( DBSC_BASE + 0x06D4U)      // R/W  32  PHY unit control register 1   ch3
#define DBSC_DBPDCNT32                  ( DBSC_BASE + 0x06D8U)      // R/W  32  PHY unit control register 2   ch3
#define DBSC_DBPDCNT33                  ( DBSC_BASE + 0x06DCU)      // R/W  32  PHY unit control register 3   ch3
#define DBSC_DBPDLK3                    ( DBSC_BASE + 0x06E0U)      // R/W  32  PHY unit lock register      ch3
#define DBSC_DBPDRGA3                   ( DBSC_BASE + 0x06E4U)      // R/W  32  PHY unit register address   ch3
#define DBSC_DBPDRGD3                   ( DBSC_BASE + 0x06E8U)      // R/W  32  PHY unit register access    ch3
#define DBSC_DBPDSTAT30                 ( DBSC_BASE + 0x06F0U)      // R    32  PHY status register 0     ch3
#define DBSC_DBBUS0CNF0                 ( DBSC_BASE + 0x0800U)      // R/W  32  Bus control unit configuration register 0
#define DBSC_DBBUS0CNF1                 ( DBSC_BASE + 0x0804U)      // R/W  32  Bus control unit configuration register 1
#define DBSC_DBCAM0CNF1                 ( DBSC_BASE + 0x0904U)      // R/W  32  CAM unit 0 configuration register 1
#define DBSC_DBCAM0CNF2                 ( DBSC_BASE + 0x0908U)      // R/W  32  CAM unit 0 configuration register 2
#define DBSC_DBCAM0CNF3                 ( DBSC_BASE + 0x090CU)      // R/W  32  CAM unit 0 configuration register 3
#define DBSC_DBCAM0CTRL0                ( DBSC_BASE + 0x0940U)      // R/W  32  CAM unit 0 control register 0
#define DBSC_DBCAM0STAT0                ( DBSC_BASE + 0x0980U)      // R    32  CAM unit 0 status register 0
#define DBSC_DBCAM1STAT0                ( DBSC_BASE + 0x0990U)      // R    32  CAM unit 1 status register 0
#define DBSC_DBBCAMSWAP                 ( DBSC_BASE + 0x09F0U)      // R/W  32  DBSC byte swap register
#define DBSC_DBBCAMDIS                  ( DBSC_BASE + 0x09FCU)      // R/W  32  CAM unit operation setting register
#define DBSC_DBSCHCNT0                  ( DBSC_BASE + 0x1000U)      // R/W  32  Scheduler unit operation setting register 0
#define DBSC_DBSCHCNT1                  ( DBSC_BASE + 0x1004U)      // R/W  32  Scheduler unit operation setting register 1
#define DBSC_DBSCHSZ0                   ( DBSC_BASE + 0x1010U)      // R/W  32  Size miss scheduling setting register 0
#define DBSC_DBSCHRW0                   ( DBSC_BASE + 0x1020U)      // R/W  32  Read/write scheduling setting register 0
#define DBSC_DBSCHRW1                   ( DBSC_BASE + 0x1024U)      // R/W  32  Read/write scheduling setting register 1
#define DBSC_DBSCHQOS00                 ( DBSC_BASE + 0x1030U)      // R/W  32  QoS level  0 operation setting register 0
#define DBSC_DBSCHQOS01                 ( DBSC_BASE + 0x1034U)      // R/W  32  QoS level  0 operation setting register 1
#define DBSC_DBSCHQOS02                 ( DBSC_BASE + 0x1038U)      // R/W  32  QoS level  0 operation setting register 2
#define DBSC_DBSCHQOS03                 ( DBSC_BASE + 0x103CU)      // R/W  32  QoS level  0 operation setting register 3
#define DBSC_DBSCHQOS10                 ( DBSC_BASE + 0x1040U)      // R/W  32  QoS level  1 operation setting register 0
#define DBSC_DBSCHQOS11                 ( DBSC_BASE + 0x1044U)      // R/W  32  QoS level  1 operation setting register 1
#define DBSC_DBSCHQOS12                 ( DBSC_BASE + 0x1048U)      // R/W  32  QoS level  1 operation setting register 2
#define DBSC_DBSCHQOS13                 ( DBSC_BASE + 0x104CU)      // R/W  32  QoS level  1 operation setting register 3
#define DBSC_DBSCHQOS20                 ( DBSC_BASE + 0x1050U)      // R/W  32  QoS level  2 operation setting register 0
#define DBSC_DBSCHQOS21                 ( DBSC_BASE + 0x1054U)      // R/W  32  QoS level  2 operation setting register 1
#define DBSC_DBSCHQOS22                 ( DBSC_BASE + 0x1058U)      // R/W  32  QoS level  2 operation setting register 2
#define DBSC_DBSCHQOS23                 ( DBSC_BASE + 0x105CU)      // R/W  32  QoS level  2 operation setting register 3
#define DBSC_DBSCHQOS30                 ( DBSC_BASE + 0x1060U)      // R/W  32  QoS level  3 operation setting register 0
#define DBSC_DBSCHQOS31                 ( DBSC_BASE + 0x1064U)      // R/W  32  QoS level  3 operation setting register 1
#define DBSC_DBSCHQOS32                 ( DBSC_BASE + 0x1068U)      // R/W  32  QoS level  3 operation setting register 2
#define DBSC_DBSCHQOS33                 ( DBSC_BASE + 0x106CU)      // R/W  32  QoS level  3 operation setting register 3
#define DBSC_DBSCHQOS40                 ( DBSC_BASE + 0x1070U)      // R/W  32  QoS level  4 operation setting register 0
#define DBSC_DBSCHQOS41                 ( DBSC_BASE + 0x1074U)      // R/W  32  QoS level  4 operation setting register 1
#define DBSC_DBSCHQOS42                 ( DBSC_BASE + 0x1078U)      // R/W  32  QoS level  4 operation setting register 2
#define DBSC_DBSCHQOS43                 ( DBSC_BASE + 0x107CU)      // R/W  32  QoS level  4 operation setting register 3
#define DBSC_DBSCHQOS50                 ( DBSC_BASE + 0x1080U)      // R/W  32  QoS level  5 operation setting register 0
#define DBSC_DBSCHQOS51                 ( DBSC_BASE + 0x1084U)      // R/W  32  QoS level  5 operation setting register 1
#define DBSC_DBSCHQOS52                 ( DBSC_BASE + 0x1088U)      // R/W  32  QoS level  5 operation setting register 2
#define DBSC_DBSCHQOS53                 ( DBSC_BASE + 0x108CU)      // R/W  32  QoS level  5 operation setting register 3
#define DBSC_DBSCHQOS60                 ( DBSC_BASE + 0x1090U)      // R/W  32  QoS level  6 operation setting register 0
#define DBSC_DBSCHQOS61                 ( DBSC_BASE + 0x1094U)      // R/W  32  QoS level  6 operation setting register 1
#define DBSC_DBSCHQOS62                 ( DBSC_BASE + 0x1098U)      // R/W  32  QoS level  6 operation setting register 2
#define DBSC_DBSCHQOS63                 ( DBSC_BASE + 0x109CU)      // R/W  32  QoS level  6 operation setting register 3
#define DBSC_DBSCHQOS70                 ( DBSC_BASE + 0x10A0U)      // R/W  32  QoS level  7 operation setting register 0
#define DBSC_DBSCHQOS71                 ( DBSC_BASE + 0x10A4U)      // R/W  32  QoS level  7 operation setting register 1
#define DBSC_DBSCHQOS72                 ( DBSC_BASE + 0x10A8U)      // R/W  32  QoS level  7 operation setting register 2
#define DBSC_DBSCHQOS73                 ( DBSC_BASE + 0x10ACU)      // R/W  32  QoS level  7 operation setting register 3
#define DBSC_DBSCHQOS80                 ( DBSC_BASE + 0x10B0U)      // R/W  32  QoS level  8 operation setting register 0
#define DBSC_DBSCHQOS81                 ( DBSC_BASE + 0x10B4U)      // R/W  32  QoS level  8 operation setting register 1
#define DBSC_DBSCHQOS82                 ( DBSC_BASE + 0x10B8U)      // R/W  32  QoS level  8 operation setting register 2
#define DBSC_DBSCHQOS83                 ( DBSC_BASE + 0x10BCU)      // R/W  32  QoS level  8 operation setting register 3
#define DBSC_DBSCHQOS90                 ( DBSC_BASE + 0x10C0U)      // R/W  32  QoS level  9 operation setting register 0
#define DBSC_DBSCHQOS91                 ( DBSC_BASE + 0x10C4U)      // R/W  32  QoS level  9 operation setting register 1
#define DBSC_DBSCHQOS92                 ( DBSC_BASE + 0x10C8U)      // R/W  32  QoS level  9 operation setting register 2
#define DBSC_DBSCHQOS93                 ( DBSC_BASE + 0x10CCU)      // R/W  32  QoS level  9 operation setting register 3
#define DBSC_DBSCHQOS100                ( DBSC_BASE + 0x10D0U)      // R/W  32  QoS level 10 operation setting register 0
#define DBSC_DBSCHQOS101                ( DBSC_BASE + 0x10D4U)      // R/W  32  QoS level 10 operation setting register 1
#define DBSC_DBSCHQOS102                ( DBSC_BASE + 0x10D8U)      // R/W  32  QoS level 10 operation setting register 2
#define DBSC_DBSCHQOS103                ( DBSC_BASE + 0x10DCU)      // R/W  32  QoS level 10 operation setting register 3
#define DBSC_DBSCHQOS110                ( DBSC_BASE + 0x10E0U)      // R/W  32  QoS level 11 operation setting register 0
#define DBSC_DBSCHQOS111                ( DBSC_BASE + 0x10E4U)      // R/W  32  QoS level 11 operation setting register 1
#define DBSC_DBSCHQOS112                ( DBSC_BASE + 0x10E8U)      // R/W  32  QoS level 11 operation setting register 2
#define DBSC_DBSCHQOS113                ( DBSC_BASE + 0x10ECU)      // R/W  32  QoS level 11 operation setting register 3
#define DBSC_DBSCHQOS120                ( DBSC_BASE + 0x10F0U)      // R/W  32  QoS level 12 operation setting register 0
#define DBSC_DBSCHQOS121                ( DBSC_BASE + 0x10F4U)      // R/W  32  QoS level 12 operation setting register 1
#define DBSC_DBSCHQOS122                ( DBSC_BASE + 0x10F8U)      // R/W  32  QoS level 12 operation setting register 2
#define DBSC_DBSCHQOS123                ( DBSC_BASE + 0x10FCU)      // R/W  32  QoS level 12 operation setting register 3
#define DBSC_DBSCHQOS130                ( DBSC_BASE + 0x1100U)      // R/W  32  QoS level 13 operation setting register 0
#define DBSC_DBSCHQOS131                ( DBSC_BASE + 0x1104U)      // R/W  32  QoS level 13 operation setting register 1
#define DBSC_DBSCHQOS132                ( DBSC_BASE + 0x1108U)      // R/W  32  QoS level 13 operation setting register 2
#define DBSC_DBSCHQOS133                ( DBSC_BASE + 0x110CU)      // R/W  32  QoS level 13 operation setting register 3
#define DBSC_DBSCHQOS140                ( DBSC_BASE + 0x1110U)      // R/W  32  QoS level 14 operation setting register 0
#define DBSC_DBSCHQOS141                ( DBSC_BASE + 0x1114U)      // R/W  32  QoS level 14 operation setting register 1
#define DBSC_DBSCHQOS142                ( DBSC_BASE + 0x1118U)      // R/W  32  QoS level 14 operation setting register 2
#define DBSC_DBSCHQOS143                ( DBSC_BASE + 0x111CU)      // R/W  32  QoS level 14 operation setting register 3
#define DBSC_DBSCHQOS150                ( DBSC_BASE + 0x1120U)      // R/W  32  QoS level 15 operation setting register 0
#define DBSC_DBSCHQOS151                ( DBSC_BASE + 0x1124U)      // R/W  32  QoS level 15 operation setting register 1
#define DBSC_DBSCHQOS152                ( DBSC_BASE + 0x1128U)      // R/W  32  QoS level 15 operation setting register 2
#define DBSC_DBSCHQOS153                ( DBSC_BASE + 0x112CU)      // R/W  32  QoS level 15 operation setting register 3
#define DBSC_DBSCFCTST0                 ( DBSC_BASE + 0x1700U)      // R/W  32  Internal Status Monitor register 0
#define DBSC_DBSCFCTST1                 ( DBSC_BASE + 0x1708U)      // R/W  32  Internal Status Monitor register 1
#define DBSC_DBSCFCTST2                 ( DBSC_BASE + 0x170CU)      // R/W  32  Internal Status Monitor register 2
#define DBSC_DBMRRDR0                   ( DBSC_BASE + 0x1800U)      // R    32  Mode register read data register      ch0
#define DBSC_DBMRRDR1                   ( DBSC_BASE + 0x1804U)      // R    32  Mode register read data register      ch1
#define DBSC_DBMRRDR2                   ( DBSC_BASE + 0x1808U)      // R    32  Mode register read data register      ch2
#define DBSC_DBMRRDR3                   ( DBSC_BASE + 0x180CU)      // R    32  Mode register read data register      ch3
#define DBSC_DBMRRDR4                   ( DBSC_BASE + 0x1810U)      // R    32  Mode register read data register      ch4
#define DBSC_DBMRRDR5                   ( DBSC_BASE + 0x1814U)      // R    32  Mode register read data register      ch5
#define DBSC_DBMRRDR6                   ( DBSC_BASE + 0x1818U)      // R    32  Mode register read data register      ch6
#define DBSC_DBMRRDR7                   ( DBSC_BASE + 0x181CU)      // R    32  Mode register read data register      ch7
#define DBSC_DBDTMP0                    ( DBSC_BASE + 0x1820U)      // R    32  Temperature sensor polling data register    ch0
#define DBSC_DBDTMP1                    ( DBSC_BASE + 0x1824U)      // R    32  Temperature sensor polling data register    ch1
#define DBSC_DBDTMP2                    ( DBSC_BASE + 0x1828U)      // R    32  Temperature sensor polling data register    ch2
#define DBSC_DBDTMP3                    ( DBSC_BASE + 0x182CU)      // R    32  Temperature sensor polling data register    ch3
#define DBSC_DBDTMP4                    ( DBSC_BASE + 0x1830U)      // R    32  Temperature sensor polling data register    ch4
#define DBSC_DBDTMP5                    ( DBSC_BASE + 0x1834U)      // R    32  Temperature sensor polling data register    ch5
#define DBSC_DBDTMP6                    ( DBSC_BASE + 0x1838U)      // R    32  Temperature sensor polling data register    ch6
#define DBSC_DBDTMP7                    ( DBSC_BASE + 0x183CU)      // R    32  Temperature sensor polling data register    ch7
#define DBSC_DBDQSOSC00                 ( DBSC_BASE + 0x1840U)      // R    32  DQS oscillator count value read register 0    ch0
#define DBSC_DBDQSOSC01                 ( DBSC_BASE + 0x1844U)      // R    32  DQS oscillator count value read register 1    ch0
#define DBSC_DBDQSOSC10                 ( DBSC_BASE + 0x1848U)      // R    32  DQS oscillator count value read register 0    ch1
#define DBSC_DBDQSOSC11                 ( DBSC_BASE + 0x184CU)      // R    32  DQS oscillator count value read register 1    ch1
#define DBSC_DBDQSOSC20                 ( DBSC_BASE + 0x1850U)      // R    32  DQS oscillator count value read register 0    ch2
#define DBSC_DBDQSOSC21                 ( DBSC_BASE + 0x1854U)      // R    32  DQS oscillator count value read register 1    ch2
#define DBSC_DBDQSOSC30                 ( DBSC_BASE + 0x1858U)      // R    32  DQS oscillator count value read register 0    ch3
#define DBSC_DBDQSOSC31                 ( DBSC_BASE + 0x185CU)      // R    32  DQS oscillator count value read register 1    ch3
#define DBSC_DBDQSOSC40                 ( DBSC_BASE + 0x1860U)      // R    32  DQS oscillator count value read register 0    ch4
#define DBSC_DBDQSOSC41                 ( DBSC_BASE + 0x1864U)      // R    32  DQS oscillator count value read register 1    ch4
#define DBSC_DBDQSOSC50                 ( DBSC_BASE + 0x1868U)      // R    32  DQS oscillator count value read register 0    ch5
#define DBSC_DBDQSOSC51                 ( DBSC_BASE + 0x186CU)      // R    32  DQS oscillator count value read register 1    ch5
#define DBSC_DBDQSOSC60                 ( DBSC_BASE + 0x1870U)      // R    32  DQS oscillator count value read register 0    ch6
#define DBSC_DBDQSOSC61                 ( DBSC_BASE + 0x1874U)      // R    32  DQS oscillator count value read register 1    ch6
#define DBSC_DBDQSOSC70                 ( DBSC_BASE + 0x1878U)      // R    32  DQS oscillator count value read register 0    ch7
#define DBSC_DBDQSOSC71                 ( DBSC_BASE + 0x187CU)      // R    32  DQS oscillator count value read register 1    ch7
#define DBSC_DBOSCTHH00                 ( DBSC_BASE + 0x1880U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch0
#define DBSC_DBOSCTHH01                 ( DBSC_BASE + 0x1884U)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch0
#define DBSC_DBOSCTHH10                 ( DBSC_BASE + 0x1888U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch1
#define DBSC_DBOSCTHH11                 ( DBSC_BASE + 0x188CU)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch1
#define DBSC_DBOSCTHH20                 ( DBSC_BASE + 0x1890U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch2
#define DBSC_DBOSCTHH21                 ( DBSC_BASE + 0x1894U)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch2
#define DBSC_DBOSCTHH30                 ( DBSC_BASE + 0x1898U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch3
#define DBSC_DBOSCTHH31                 ( DBSC_BASE + 0x189CU)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch3
#define DBSC_DBOSCTHH40                 ( DBSC_BASE + 0x18A0U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch4
#define DBSC_DBOSCTHH41                 ( DBSC_BASE + 0x18A4U)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch4
#define DBSC_DBOSCTHH50                 ( DBSC_BASE + 0x18A8U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch5
#define DBSC_DBOSCTHH51                 ( DBSC_BASE + 0x18ACU)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch5
#define DBSC_DBOSCTHH60                 ( DBSC_BASE + 0x18B0U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch6
#define DBSC_DBOSCTHH61                 ( DBSC_BASE + 0x18B4U)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch6
#define DBSC_DBOSCTHH70                 ( DBSC_BASE + 0x18B8U)      // R/W  32  DQS oscillator (high) threshold setting register 0  ch7
#define DBSC_DBOSCTHH71                 ( DBSC_BASE + 0x18BCU)      // R/W  32  DQS oscillator (high) threshold setting register 1  ch7
#define DBSC_DBOSCTHL00                 ( DBSC_BASE + 0x18C0U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch0
#define DBSC_DBOSCTHL01                 ( DBSC_BASE + 0x18C4U)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch0
#define DBSC_DBOSCTHL10                 ( DBSC_BASE + 0x18C8U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch1
#define DBSC_DBOSCTHL11                 ( DBSC_BASE + 0x18CCU)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch1
#define DBSC_DBOSCTHL20                 ( DBSC_BASE + 0x18D0U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch2
#define DBSC_DBOSCTHL21                 ( DBSC_BASE + 0x18D4U)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch2
#define DBSC_DBOSCTHL30                 ( DBSC_BASE + 0x18D8U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch3
#define DBSC_DBOSCTHL31                 ( DBSC_BASE + 0x18DCU)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch3
#define DBSC_DBOSCTHL40                 ( DBSC_BASE + 0x18E0U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch4
#define DBSC_DBOSCTHL41                 ( DBSC_BASE + 0x18E4U)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch4
#define DBSC_DBOSCTHL50                 ( DBSC_BASE + 0x18E8U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch5
#define DBSC_DBOSCTHL51                 ( DBSC_BASE + 0x18ECU)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch5
#define DBSC_DBOSCTHL60                 ( DBSC_BASE + 0x18F0U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch6
#define DBSC_DBOSCTHL61                 ( DBSC_BASE + 0x18F4U)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch6
#define DBSC_DBOSCTHL70                 ( DBSC_BASE + 0x18F8U)      // R/W  32  DQS oscillator (low) threshold setting register 0 ch7
#define DBSC_DBOSCTHL71                 ( DBSC_BASE + 0x18FCU)      // R/W  32  DQS oscillator (low) threshold setting register 1 ch7
#define DBSC_DBMEMSWAPCONF0             ( DBSC_BASE + 0x2000U)      // R/W  32  Memory channel swap configuration register 0

#define DBSC_SCFCTST0                    0xE6791700U
#define DBSC_SCFCTST1                    0xE6791708U
#define DBSC_SCFCTST2                    0xE679170CU

// *** 22. RT-SRAM ************************************************************************************************************
#define RTSRAM_SECCAUSE                 (0xFFE90080U)
#define RTSRAM_SAFCAUSE                 (0xFFE90084U)


// *** 25. CSI2, Camera Serial Interface ************************************************************************************************************

#define CSI4LNK0_BASE                   0xFEAA0000
#define CSI4LNK0_TREF                   ( CSI2LNK0_BASE + 0x000 )   // R/W  32
#define CSI4LNK0_SRST                   ( CSI2LNK0_BASE + 0x004 )   // R/W  32
#define CSI4LNK0_PHYCNT                 ( CSI2LNK0_BASE + 0x008 )   // R/W  32
#define CSI4LNK0_CHKSUM                 ( CSI2LNK0_BASE + 0x00C )   // R/W  32
#define CSI4LNK0_VCDT                   ( CSI2LNK0_BASE + 0x010 )   // R/W  32
#define CSI4LNK0_VCDT2                  ( CSI2LNK0_BASE + 0x014 )   // R/W  32
#define CSI4LNK0_FRDT                   ( CSI2LNK0_BASE + 0x018 )   // R/W  32
#define CSI4LNK0_FLD                    ( CSI2LNK0_BASE + 0x01C )   // R/W  32
#define CSI4LNK0_ASTBY                  ( CSI2LNK0_BASE + 0x020 )   // R/W  32
#define CSI4LNK0_LNGDT0                 ( CSI2LNK0_BASE + 0x028 )   // R/W  32
#define CSI4LNK0_LNGDT1                 ( CSI2LNK0_BASE + 0x02C )   // R/W  32
#define CSI4LNK0_INTEN                  ( CSI2LNK0_BASE + 0x030 )   // R/W  32
#define CSI4LNK0_INTCLOSE               ( CSI2LNK0_BASE + 0x034 )   // R/W  32
#define CSI4LNK0_INTSTATE               ( CSI2LNK0_BASE + 0x038 )   // R/(W)1
#define CSI4LNK0_INTERRSTATE            ( CSI2LNK0_BASE + 0x03C )   // R/(W)2
#define CSI4LNK0_SHPDAT                 ( CSI2LNK0_BASE + 0x040 )   // R    32
#define CSI4LNK0_SHPCNT                 ( CSI2LNK0_BASE + 0x044 )   // R    32
#define CSI4LNK0_LINKCNT                ( CSI2LNK0_BASE + 0x048 )   // R/W  32
#define CSI4LNK0_LSWAP                  ( CSI2LNK0_BASE + 0x04C )   // R/W  32
#define CSI4LNK0_PHTC                   ( CSI2LNK0_BASE + 0x058 )   // R/W  32
#define CSI4LNK0_PHEERM                 ( CSI2LNK0_BASE + 0x074 )   // R    32
#define CSI4LNK0_PHCLM                  ( CSI2LNK0_BASE + 0x078 )   // R    32
#define CSI4LNK0_PHDLM                  ( CSI2LNK0_BASE + 0x07C )   // R    32
#define CSI4LNK0_PH0M0                  ( CSI2LNK0_BASE + 0x0F0 )   // R    32
#define CSI4LNK0_PH0M1                  ( CSI2LNK0_BASE + 0x0F4 )   // R    32
#define CSI4LNK0_PH1M0                  ( CSI2LNK0_BASE + 0x0F8 )   // R    32
#define CSI4LNK0_PH1M1                  ( CSI2LNK0_BASE + 0x0FC )   // R    32
#define CSI4LNK0_PH2M0                  ( CSI2LNK0_BASE + 0x100 )   // R    32
#define CSI4LNK0_PH2M1                  ( CSI2LNK0_BASE + 0x104 )   // R    32
#define CSI4LNK0_PH3M0                  ( CSI2LNK0_BASE + 0x108 )   // R    32
#define CSI4LNK0_PH3M1                  ( CSI2LNK0_BASE + 0x10C )   // R    32
#define CSI4LNK0_PHRM0                  ( CSI2LNK0_BASE + 0x110 )   // R    32
#define CSI4LNK0_PHRM1                  ( CSI2LNK0_BASE + 0x114 )   // R    32
#define CSI4LNK0_PHRM2                  ( CSI2LNK0_BASE + 0x118 )   // R    32
#define CSI4LNK0_PHCM0                  ( CSI2LNK0_BASE + 0x120 )   // R    32
#define CSI4LNK0_PHCM1                  ( CSI2LNK0_BASE + 0x124 )   // R    32
#define CSI4LNK0_CRCM0                  ( CSI2LNK0_BASE + 0x128 )   // R    32
#define CSI4LNK0_CRCM1                  ( CSI2LNK0_BASE + 0x12C )   // R    32
#define CSI4LNK0_SERRCNT                ( CSI2LNK0_BASE + 0x140 )   // R    32
#define CSI4LNK0_SSERRCNT               ( CSI2LNK0_BASE + 0x144 )   // R    32
#define CSI4LNK0_ECCCM                  ( CSI2LNK0_BASE + 0x148 )   // R    32
#define CSI4LNK0_ECECM                  ( CSI2LNK0_BASE + 0x14C )   // R    32
#define CSI4LNK0_CRCECM                 ( CSI2LNK0_BASE + 0x150 )   // R    32
#define CSI4LNK0_LCNT                   ( CSI2LNK0_BASE + 0x160 )   // R    32
#define CSI4LNK0_LCNT2                  ( CSI2LNK0_BASE + 0x164 )   // R    32
#define CSI4LNK0_LCNTM                  ( CSI2LNK0_BASE + 0x168 )   // R    32
#define CSI4LNK0_LCNTM2                 ( CSI2LNK0_BASE + 0x16C )   // R    32
#define CSI4LNK0_FCNTM                  ( CSI2LNK0_BASE + 0x170 )   // R    32
#define CSI4LNK0_PHYDIM                 ( CSI2LNK0_BASE + 0x180 )   // R    32
#define CSI4LNK0_PHYIM                  ( CSI2LNK0_BASE + 0x184 )   // R    32
#define CSI4LNK0_RCUDM                  ( CSI2LNK0_BASE + 0x18C )   // R    32
#define CSI4LNK0_RCUSM1                 ( CSI2LNK0_BASE + 0x190 )   // R    32
#define CSI4LNK0_RCUSM2                 ( CSI2LNK0_BASE + 0x194 )   // R    32
#define CSI4LNK0_RCUSM3                 ( CSI2LNK0_BASE + 0x198 )   // R    32
#define CSI4LNK0_PHYOM                  ( CSI2LNK0_BASE + 0x19C )   // R    32
#define CSI4LNK0_PHM1                   ( CSI2LNK0_BASE + 0x1C0 )   // R    32
#define CSI4LNK0_PHM2                   ( CSI2LNK0_BASE + 0x1C4 )   // R    32
#define CSI4LNK0_PHM3                   ( CSI2LNK0_BASE + 0x1C8 )   // R    32
#define CSI4LNK0_PHM4                   ( CSI2LNK0_BASE + 0x1CC )   // R    32
#define CSI4LNK0_PHM5                   ( CSI2LNK0_BASE + 0x1D0 )   // R    32
#define CSI4LNK0_PHM6                   ( CSI2LNK0_BASE + 0x1D4 )   // R    32
#define CSI4LNK0_PHM7                   ( CSI2LNK0_BASE + 0x1D8 )   // R    32
#define CSI4LNK0_PHM8                   ( CSI2LNK0_BASE + 0x1DC )   // R    32
#define CSI4LNK0_PPM1                   ( CSI2LNK0_BASE + 0x1E0 )   // R    32
#define CSI4LNK0_PPM2                   ( CSI2LNK0_BASE + 0x1E4 )   // R    32
#define CSI4LNK0_PPM3                   ( CSI2LNK0_BASE + 0x1E8 )   // R    32
#define CSI4LNK0_PPM4                   ( CSI2LNK0_BASE + 0x1EC )   // R    32
#define CSI4LNK0_PPM5                   ( CSI2LNK0_BASE + 0x1F0 )   // R    32
#define CSI4LNK0_PPM6                   ( CSI2LNK0_BASE + 0x1F4 )   // R    32
#define CSI4LNK0_PPM7                   ( CSI2LNK0_BASE + 0x1F8 )   // R    32
#define CSI4LNK0_PPM8                   ( CSI2LNK0_BASE + 0x1FC )   // R    32


// *** 25B. ISP, Image Signal processing ******************************************************************************************************************
#define ISP0_BASE                       0xFED00000U
#define ISP0_ISPERR0_STATUS             ( ISP0_BASE + 0x0044U )     // R    32  ISP Error Request0 Status Register
#define ISP0_ISPERR0_CLEAR              ( ISP0_BASE + 0x0054U )     // W    32  ISP Error Request0 Clear Register
#define ISP0_ISPERR0_ENABLE             ( ISP0_BASE + 0x0064U )     // R/W  32  ISP Error Request0 Enable Register

#define ISP1_BASE                       0xFED20000U
#define ISP1_ISPERR1_STATUS             ( ISP1_BASE + 0x0048U )     // R    32  ISP Error Request1 Status Register
#define ISP1_ISPERR1_CLEAR              ( ISP1_BASE + 0x0058U )     // W    32  ISP Error Request1 Clear Register
#define ISP1_ISPERR1_ENABLE             ( ISP1_BASE + 0x0068U )     // R/W  32  ISP Error Request1 Enable Register


// *** 26. VIN, Video Input Module ******************************************************************************************************************

#define VIN0_BASE                       0xE6EF0000
#define VIN_V0MC                        ( VIN0_BASE + 0x000 )       // R/W  32  Video 0 main control register
#define VIN_V0MS                        ( VIN0_BASE + 0x004 )       // R    32  Video 0 module status register
#define VIN_V0FC                        ( VIN0_BASE + 0x008 )       // R/W  32  Video 0 frame capture register
#define VIN_V0SLPrC                     ( VIN0_BASE + 0x00C )       // R/W  32  Video 0 start line pre-clip register
#define VIN_V0ELPrC                     ( VIN0_BASE + 0x010 )       // R/W  32  Video 0 end line pre-clip register
#define VIN_V0SPPrC                     ( VIN0_BASE + 0x014 )       // R/W  32  Video 0 start pixel pre-clip register
#define VIN_V0EPPrC                     ( VIN0_BASE + 0x018 )       // R/W  32  Video 0 end pixel pre-clip register
#define VIN_V0CSI_IFMD                  ( VIN0_BASE + 0x020 )       // R/W  32  Video 0 CSI input control register
#define VIN_V0IS                        ( VIN0_BASE + 0x02C )       // R/W  32  Video 0 image stride register
#define VIN_V0MB1                       ( VIN0_BASE + 0x030 )       // R/W  32  Video 0 memory base 1 register
#define VIN_V0MB2                       ( VIN0_BASE + 0x034 )       // R/W  32  Video 0 memory base 2 register
#define VIN_V0MB3                       ( VIN0_BASE + 0x038 )       // R/W  32  Video 0 memory base 3 register
#define VIN_V0LC                        ( VIN0_BASE + 0x03C )       // R    32  Video 0 line count register
#define VIN_V0IE                        ( VIN0_BASE + 0x040 )       // R/W  32  Video 0 interrupt enable register
#define VIN_V0INTS                      ( VIN0_BASE + 0x044 )       // R/W  32  Video 0 interrupt status register
#define VIN_V0SI                        ( VIN0_BASE + 0x048 )       // R/W  32  Video 0 scanline interrupt register
#define VIN_V0DMR                       ( VIN0_BASE + 0x058 )       // R/W  32  Video 0 data mode register
#define VIN_V0DMR2                      ( VIN0_BASE + 0x05C )       // R/W  32  Video 0 data mode register 2
#define VIN_V0UVAOF                     ( VIN0_BASE + 0x060 )       // R/W  32  Video 0 UV address offset register
#define VIN_V0CSCC1                     ( VIN0_BASE + 0x064 )       // R/W  32  Video 0 color space change coefficient 1 register
#define VIN_V0CSCC2                     ( VIN0_BASE + 0x068 )       // R/W  32  Video 0 color space change coefficient 2 register
#define VIN_V0CSCC3                     ( VIN0_BASE + 0x06C )       // R/W  32  Video 0 color space change coefficient 3 register
#define VIN_V0LUTP                      ( VIN0_BASE + 0x100 )       // R/W  32  Video 0 lookup table pointer
#define VIN_V0LUTD                      ( VIN0_BASE + 0x104 )       // R/W  32  Video 0 lookup table data register
#define VIN_V0YCCR1                     ( VIN0_BASE + 0x228 )       // R/W  32  Video 0 RGB->Y calculation setting register 1
#define VIN_V0YCCR2                     ( VIN0_BASE + 0x22C )       // R/W  32  Video 0 RGB->Y calculation setting register 2
#define VIN_V0YCCR3                     ( VIN0_BASE + 0x230 )       // R/W  32  Video 0 RGB->Y calculation setting register 3
#define VIN_V0CBCCR1                    ( VIN0_BASE + 0x234 )       // R/W  32  Video 0 RGB->Cb calculation setting register 1
#define VIN_V0CBCCR2                    ( VIN0_BASE + 0x238 )       // R/W  32  Video 0 RGB->Cb calculation setting register 2
#define VIN_V0CBCCR3                    ( VIN0_BASE + 0x23C )       // R/W  32  Video 0 RGB->Cb calculation setting register 3
#define VIN_V0CRCCR1                    ( VIN0_BASE + 0x240 )       // R/W  32  Video 0 RGB->Cr calculation setting register 1
#define VIN_V0CRCCR2                    ( VIN0_BASE + 0x244 )       // R/W  32  Video 0 RGB->Cr calculation setting register 2
#define VIN_V0CRCCR3                    ( VIN0_BASE + 0x248 )       // R/W  32  Video 0 RGB->Cr calculation setting register 3
#define VIN_V0CSCE1                     ( VIN0_BASE + 0x300 )       // R/W  32  Video 0 YC->RGB calculation setting register 1
#define VIN_V0CSCE2                     ( VIN0_BASE + 0x304 )       // R/W  32  Video 0 YC->RGB calculation setting register 2
#define VIN_V0CSCE3                     ( VIN0_BASE + 0x308 )       // R/W  32  Video 0 YC->RGB calculation setting register 3
#define VIN_V0CSCE4                     ( VIN0_BASE + 0x30C )       // R/W  32  Video 0 YC->RGB calculation setting register 4

#define VIN1_BASE                       0xE6EF1000
#define VIN_V1MC                        ( VIN1_BASE + 0x000 )       // R/W  32  Video 1 main control register
#define VIN_V1MS                        ( VIN1_BASE + 0x004 )       // R    32  Video 1 module status register
#define VIN_V1FC                        ( VIN1_BASE + 0x008 )       // R/W  32  Video 1 frame capture register
#define VIN_V1SLPrC                     ( VIN1_BASE + 0x00C )       // R/W  32  Video 1 start line pre-clip register
#define VIN_V1ELPrC                     ( VIN1_BASE + 0x010 )       // R/W  32  Video 1 end line pre-clip register
#define VIN_V1SPPrC                     ( VIN1_BASE + 0x014 )       // R/W  32  Video 1 start pixel pre-clip register
#define VIN_V1EPPrC                     ( VIN1_BASE + 0x018 )       // R/W  32  Video 1 end pixel pre-clip register
#define VIN_V1IS                        ( VIN1_BASE + 0x02C )       // R/W  32  Video 1 image stride register
#define VIN_V1MB1                       ( VIN1_BASE + 0x030 )       // R/W  32  Video 1 memory base 1 register
#define VIN_V1MB2                       ( VIN1_BASE + 0x034 )       // R/W  32  Video 1 memory base 2 register
#define VIN_V1MB3                       ( VIN1_BASE + 0x038 )       // R/W  32  Video 1 memory base 3 register
#define VIN_V1LC                        ( VIN1_BASE + 0x03C )       // R    32  Video 1 line count register
#define VIN_V1IE                        ( VIN1_BASE + 0x040 )       // R/W  32  Video 1 interrupt enable register
#define VIN_V1INTS                      ( VIN1_BASE + 0x044 )       // R/W  32  Video 1 interrupt status register
#define VIN_V1SI                        ( VIN1_BASE + 0x048 )       // R/W  32  Video 1 scanline interrupt register
#define VIN_V1DMR                       ( VIN1_BASE + 0x058 )       // R/W  32  Video 1 data mode register
#define VIN_V1DMR2                      ( VIN1_BASE + 0x05C )       // R/W  32  Video 1 data mode register 2
#define VIN_V1UVAOF                     ( VIN1_BASE + 0x060 )       // R/W  32  Video 1 UV address offset register
#define VIN_V1CSCC1                     ( VIN1_BASE + 0x064 )       // R/W  32  Video 1 color space change coefficient 1 register
#define VIN_V1CSCC2                     ( VIN1_BASE + 0x068 )       // R/W  32  Video 1 color space change coefficient 2 register
#define VIN_V1CSCC3                     ( VIN1_BASE + 0x06C )       // R/W  32  Video 1 color space change coefficient 3 register
#define VIN_V1LUTP                      ( VIN1_BASE + 0x100 )       // R/W  32  Video 1 lookup table pointer
#define VIN_V1LUTD                      ( VIN1_BASE + 0x104 )       // R/W  32  Video 1 lookup table data register
#define VIN_V1YCCR1                     ( VIN1_BASE + 0x228 )       // R/W  32  Video 1 RGB->Y calculation setting register 1
#define VIN_V1YCCR2                     ( VIN1_BASE + 0x22C )       // R/W  32  Video 1 RGB->Y calculation setting register 2
#define VIN_V1YCCR3                     ( VIN1_BASE + 0x230 )       // R/W  32  Video 1 RGB->Y calculation setting register 3
#define VIN_V1CBCCR1                    ( VIN1_BASE + 0x234 )       // R/W  32  Video 1 RGB->Cb calculation setting register 1
#define VIN_V1CBCCR2                    ( VIN1_BASE + 0x238 )       // R/W  32  Video 1 RGB->Cb calculation setting register 2
#define VIN_V1CBCCR3                    ( VIN1_BASE + 0x23C )       // R/W  32  Video 1 RGB->Cb calculation setting register 3
#define VIN_V1CRCCR1                    ( VIN1_BASE + 0x240 )       // R/W  32  Video 1 RGB->Cr calculation setting register 1
#define VIN_V1CRCCR2                    ( VIN1_BASE + 0x244 )       // R/W  32  Video 1 RGB->Cr calculation setting register 2
#define VIN_V1CRCCR3                    ( VIN1_BASE + 0x248 )       // R/W  32  Video 1 RGB->Cr calculation setting register 3
#define VIN_V1CSCE1                     ( VIN1_BASE + 0x300 )       // R/W  32  Video 1 YC->RGB calculation setting register 1
#define VIN_V1CSCE2                     ( VIN1_BASE + 0x304 )       // R/W  32  Video 1 YC->RGB calculation setting register 2
#define VIN_V1CSCE3                     ( VIN1_BASE + 0x308 )       // R/W  32  Video 1 YC->RGB calculation setting register 3
#define VIN_V1CSCE4                     ( VIN1_BASE + 0x30C )       // R/W  32  Video 1 YC->RGB calculation setting register 4

#define VIN2_BASE                       0xE6EF2000
#define VIN_V2MC                        ( VIN2_BASE + 0x000 )       // R/W  32  Video 2 main control register
#define VIN_V2MS                        ( VIN2_BASE + 0x004 )       // R    32  Video 2 module status register
#define VIN_V2FC                        ( VIN2_BASE + 0x008 )       // R/W  32  Video 2 frame capture register
#define VIN_V2SLPrC                     ( VIN2_BASE + 0x00C )       // R/W  32  Video 2 start line pre-clip register
#define VIN_V2ELPrC                     ( VIN2_BASE + 0x010 )       // R/W  32  Video 2 end line pre-clip register
#define VIN_V2SPPrC                     ( VIN2_BASE + 0x014 )       // R/W  32  Video 2 start pixel pre-clip register
#define VIN_V2EPPrC                     ( VIN2_BASE + 0x018 )       // R/W  32  Video 2 end pixel pre-clip register
#define VIN_V2IS                        ( VIN2_BASE + 0x02C )       // R/W  32  Video 2 image stride register
#define VIN_V2MB1                       ( VIN2_BASE + 0x030 )       // R/W  32  Video 2 memory base 1 register
#define VIN_V2MB2                       ( VIN2_BASE + 0x034 )       // R/W  32  Video 2 memory base 2 register
#define VIN_V2MB3                       ( VIN2_BASE + 0x038 )       // R/W  32  Video 2 memory base 3 register
#define VIN_V2LC                        ( VIN2_BASE + 0x03C )       // R    32  Video 2 line count register
#define VIN_V2IE                        ( VIN2_BASE + 0x040 )       // R/W  32  Video 2 interrupt enable register
#define VIN_V2INTS                      ( VIN2_BASE + 0x044 )       // R/W  32  Video 2 interrupt status register
#define VIN_V2SI                        ( VIN2_BASE + 0x048 )       // R/W  32  Video 2 scanline interrupt register
#define VIN_V2DMR                       ( VIN2_BASE + 0x058 )       // R/W  32  Video 2 data mode register
#define VIN_V2DMR2                      ( VIN2_BASE + 0x05C )       // R/W  32  Video 2 data mode register 2
#define VIN_V2UVAOF                     ( VIN2_BASE + 0x060 )       // R/W  32  Video 2 UV address offset register
#define VIN_V2CSCC1                     ( VIN2_BASE + 0x064 )       // R/W  32  Video 2 color space change coefficient 1 register
#define VIN_V2CSCC2                     ( VIN2_BASE + 0x068 )       // R/W  32  Video 2 color space change coefficient 2 register
#define VIN_V2CSCC3                     ( VIN2_BASE + 0x06C )       // R/W  32  Video 2 color space change coefficient 3 register
#define VIN_V2LUTP                      ( VIN2_BASE + 0x100 )       // R/W  32  Video 2 lookup table pointer
#define VIN_V2LUTD                      ( VIN2_BASE + 0x104 )       // R/W  32  Video 2 lookup table data register
#define VIN_V2YCCR1                     ( VIN2_BASE + 0x228 )       // R/W  32  Video 2 RGB->Y calculation setting register 1
#define VIN_V2YCCR2                     ( VIN2_BASE + 0x22C )       // R/W  32  Video 2 RGB->Y calculation setting register 2
#define VIN_V2YCCR3                     ( VIN2_BASE + 0x230 )       // R/W  32  Video 2 RGB->Y calculation setting register 3
#define VIN_V2CBCCR1                    ( VIN2_BASE + 0x234 )       // R/W  32  Video 2 RGB->Cb calculation setting register 1
#define VIN_V2CBCCR2                    ( VIN2_BASE + 0x238 )       // R/W  32  Video 2 RGB->Cb calculation setting register 2
#define VIN_V2CBCCR3                    ( VIN2_BASE + 0x23C )       // R/W  32  Video 2 RGB->Cb calculation setting register 3
#define VIN_V2CRCCR1                    ( VIN2_BASE + 0x240 )       // R/W  32  Video 2 RGB->Cr calculation setting register 1
#define VIN_V2CRCCR2                    ( VIN2_BASE + 0x244 )       // R/W  32  Video 2 RGB->Cr calculation setting register 2
#define VIN_V2CRCCR3                    ( VIN2_BASE + 0x248 )       // R/W  32  Video 2 RGB->Cr calculation setting register 3

#define VIN3_BASE                       0xE6EF3000
#define VIN_V3MC                        ( VIN3_BASE + 0x000 )       // R/W  32  Video 3 main control register
#define VIN_V3MS                        ( VIN3_BASE + 0x004 )       // R    32  Video 3 module status register
#define VIN_V3FC                        ( VIN3_BASE + 0x008 )       // R/W  32  Video 3 frame capture register
#define VIN_V3SLPrC                     ( VIN3_BASE + 0x00C )       // R/W  32  Video 3 start line pre-clip register
#define VIN_V3ELPrC                     ( VIN3_BASE + 0x010 )       // R/W  32  Video 3 end line pre-clip register
#define VIN_V3SPPrC                     ( VIN3_BASE + 0x014 )       // R/W  32  Video 3 start pixel pre-clip register
#define VIN_V3EPPrC                     ( VIN3_BASE + 0x018 )       // R/W  32  Video 3 end pixel pre-clip register
#define VIN_V3IS                        ( VIN3_BASE + 0x02C )       // R/W  32  Video 3 image stride register
#define VIN_V3MB1                       ( VIN3_BASE + 0x030 )       // R/W  32  Video 3 memory base 1 register
#define VIN_V3MB2                       ( VIN3_BASE + 0x034 )       // R/W  32  Video 3 memory base 2 register
#define VIN_V3MB3                       ( VIN3_BASE + 0x038 )       // R/W  32  Video 3 memory base 3 register
#define VIN_V3LC                        ( VIN3_BASE + 0x03C )       // R    32  Video 3 line count register
#define VIN_V3IE                        ( VIN3_BASE + 0x040 )       // R/W  32  Video 3 interrupt enable register
#define VIN_V3INTS                      ( VIN3_BASE + 0x044 )       // R/W  32  Video 3 interrupt status register
#define VIN_V3SI                        ( VIN3_BASE + 0x048 )       // R/W  32  Video 3 scanline interrupt register
#define VIN_V3DMR                       ( VIN3_BASE + 0x058 )       // R/W  32  Video 3 data mode register
#define VIN_V3DMR2                      ( VIN3_BASE + 0x05C )       // R/W  32  Video 3 data mode register 2
#define VIN_V3UVAOF                     ( VIN3_BASE + 0x060 )       // R/W  32  Video 3 UV address offset register
#define VIN_V3CSCC1                     ( VIN3_BASE + 0x064 )       // R/W  32  Video 3 color space change coefficient 1 register
#define VIN_V3CSCC2                     ( VIN3_BASE + 0x068 )       // R/W  32  Video 3 color space change coefficient 2 register
#define VIN_V3CSCC3                     ( VIN3_BASE + 0x06C )       // R/W  32  Video 3 color space change coefficient 3 register


// *** 27. IMR-LX4 **********************************************************************************************************************************

//IMRLX0.h
#define IMRLX0_CR                       0xFE860008                  // R/W 32  Control register
#define IMRLX0_SR                       0xFE86000C                  // R   32  Status register
#define IMRLX0_SRCR                     0xFE860010                  // W   32  Status clear register
#define IMRLX0_ICR                      0xFE860014                  // R/W 32  Interrupt control register
#define IMRLX0_IMR                      0xFE860018                  // R/W 32  Interrupt mask register
#define IMRLX0_DLSP                     0xFE86001C                  // R   32  DL stack pointer register
#define IMRLX0_DLPR                     0xFE860020                  // R   32  DL status register
#define IMRLX0_FUSAR                    0xFE860024                  // R/W 32  Functional safety register
#define IMRLX0_EDLR                     0xFE860028                  // R/W 32  Executed DL status register
#define IMRLX0_DLSAR                    0xFE860030                  // R/W 32  DL start address register
#define IMRLX0_DSAR                     0xFE860034                  // R/W 32  Destination start address register
#define IMRLX0_SSAR                     0xFE860038                  // R/W 32  Source start address register
#define IMRLX0_DSTR                     0xFE86003C                  // R/W 32  Destination stride register
#define IMRLX0_SSTR                     0xFE860040                  // R/W 32  Source stride register
#define IMRLX0_DSOR                     0xFE860050                  // R/W 32  Destination start offset address register
#define IMRLX0_SSAR1_KAKUSHI            0xFE860B00                  // R/W 32  Source start address register for map 1
#define IMRLX0_SSTR1_KAKUSHI            0xFE860B04                  // R/W 32  Source stride register for map 1
#define IMRLX0_SSAR2_KAKUSHI            0xFE860B08                  // R/W 32  Source start address register for map 2
#define IMRLX0_SSTR2_KAKUSHI            0xFE860B0C                  // R/W 32  Source stride register for map 2
#define IMRLX0_SSAR3_KAKUSHI            0xFE860B10                  // R/W 32  Source start address register for map 3
#define IMRLX0_SSTR3_KAKUSHI            0xFE860B14                  // R/W 32  Source stride register for map 3
#define IMRLX0_SSAR4_KAKUSHI            0xFE860B18                  // R/W 32  Source start address register for map 4
#define IMRLX0_SSTR4_KAKUSHI            0xFE860B1C                  // R/W 32  Source stride register for map 4
#define IMRLX0_CMRCR                    0xFE860054                  // R   32  Rendering mode register
#define IMRLX0_CMRCSR                   0xFE860058                  // W   32  Rendering mode set register
#define IMRLX0_CMRCCR                   0xFE86005C                  // W   32  Rendering mode clear register
#define IMRLX0_TRIMR                    0xFE860060                  // R   32  Triangle mode register
#define IMRLX0_TRIMSR                   0xFE860064                  // W   32  Triangle mode set register
#define IMRLX0_TRIMCR                   0xFE860068                  // W   32  Triangle mode clear register
#define IMRLX0_TRICR                    0xFE86006C                  // R/W 32  Triangle color register
#define IMRLX0_UVDPOR                   0xFE860070                  // R/W 32  Source and destination coordinate decimal point register
#define IMRLX0_SUSR                     0xFE860074                  // R/W 32  Source width register
#define IMRLX0_SVSR                     0xFE860078                  // R/W 32  Source height register
#define IMRLX0_XMINR                    0xFE860080                  // R/W 32  MIN clipping X register
#define IMRLX0_YMINR                    0xFE860084                  // R/W 32  MIN clipping Y register
#define IMRLX0_XMAXR                    0xFE860088                  // R/W 32  MAX clipping X register
#define IMRLX0_YMAXR                    0xFE86008C                  // R/W 32  MAX clipping Y register
#define IMRLX0_AMXSR                    0xFE860090                  // R/W 32  Mesh generation X size register
#define IMRLX0_AMYSR                    0xFE860094                  // R/W 32  Mesh generation Y size register
#define IMRLX0_AMXOR                    0xFE860098                  // R/W 32  Mesh generation X start register
#define IMRLX0_AMYOR                    0xFE86009C                  // R/W 32  Mesh generation Y start register
#define IMRLX0_TRICR2                   0xFE8600A0                  // R/W 32  Triangle color register 2
#define IMRLX0_TRIMR2_KAKUSHI           0xFE8600A4                  // R   32  Triangle mode register 2
#define IMRLX0_TRIMSR2_KAKUSHI          0xFE8600A8                  // W   32  Triangle mode set register 2
#define IMRLX0_TRIMCR2_KAKUSHI          0xFE8600AC                  // W   32  Triangle mode clear register 2
#define IMRLX0_YLMINR                   0xFE8600B0                  // R/W 32  Minimum luminance correction Y register
#define IMRLX0_UBMINR                   0xFE8600B4                  // R/W 32  Minimum Hue correction U register
#define IMRLX0_VRMINR                   0xFE8600B8                  // R/W 32  Minimum hue correction V register
#define IMRLX0_YLMAXR                   0xFE8600BC                  // R/W 32  Maximum luminance correction Y register
#define IMRLX0_UBMAXR                   0xFE8600C0                  // R/W 32  Maximum hue correction U register
#define IMRLX0_VRMAXR                   0xFE8600C4                  // R/W 32  Maximum hue correction V register
#define IMRLX0_CPDPOR                   0xFE8600D0                  // R/W 32  Correction decimal point register
#define IMRLX0_YLCPR                    0xFE8600D4                  // R/W 32  Luminance correction parameter Y register
#define IMRLX0_UBCPR                    0xFE8600D8                  // R/W 32  Hue correction parameter U register
#define IMRLX0_VRCPR                    0xFE8600DC                  // R/W 32  Hue correction parameter V register
#define IMRLX0_CMRCR2                   0xFE8600E4                  // R   32  Rendering mode register 2
#define IMRLX0_CMRCSR2                  0xFE8600E8                  // W   32  Rendering mode set register 2
#define IMRLX0_CMRCCR2                  0xFE8600EC                  // W   32  Rendering mode clear register 2
#define IMRLX0_MLTR_KAKUSHI             0xFE8600F4                  // R/W 32  Multi-thread register
#define IMRLX0_MLTCR_KAKUSHI            0xFE8600F8                  // R/W 32  Multi-thread control register
#define IMRLX0_LUTDRn                   0xFE861000                  // -/W 32  Lookup table data register n


//IMRLX1.h                                                          
#define IMRLX1_CR                       0xFE870008                  // R/W 32  Control register
#define IMRLX1_SR                       0xFE87000C                  // R   32  Status register
#define IMRLX1_SRCR                     0xFE870010                  // W   32  Status clear register
#define IMRLX1_ICR                      0xFE870014                  // R/W 32  Interrupt control register
#define IMRLX1_IMR                      0xFE870018                  // R/W 32  Interrupt mask register
#define IMRLX1_DLSP                     0xFE87001C                  // R   32  DL stack pointer register
#define IMRLX1_DLPR                     0xFE870020                  // R   32  DL status register
#define IMRLX1_FUSAR                    0xFE870024                  // R/W 32  Functional safety register
#define IMRLX1_EDLR                     0xFE870028                  // R/W 32  Executed DL status register
#define IMRLX1_DLSAR                    0xFE870030                  // R/W 32  DL start address register
#define IMRLX1_DSAR                     0xFE870034                  // R/W 32  Destination start address register
#define IMRLX1_SSAR                     0xFE870038                  // R/W 32  Source start address register
#define IMRLX1_DSTR                     0xFE87003C                  // R/W 32  Destination stride register
#define IMRLX1_SSTR                     0xFE870040                  // R/W 32  Source stride register
#define IMRLX1_DSOR                     0xFE870050                  // R/W 32  Destination start offset address register
#define IMRLX1_SSAR1_KAKUSHI            0xFE870B00                  // R/W 32  Source start address register for map 1
#define IMRLX1_SSTR1_KAKUSHI            0xFE870B04                  // R/W 32  Source stride register for map 1
#define IMRLX1_SSAR2_KAKUSHI            0xFE870B08                  // R/W 32  Source start address register for map 2
#define IMRLX1_SSTR2_KAKUSHI            0xFE870B0C                  // R/W 32  Source stride register for map 2
#define IMRLX1_SSAR3_KAKUSHI            0xFE870B10                  // R/W 32  Source start address register for map 3
#define IMRLX1_SSTR3_KAKUSHI            0xFE870B14                  // R/W 32  Source stride register for map 3
#define IMRLX1_SSAR4_KAKUSHI            0xFE870B18                  // R/W 32  Source start address register for map 4
#define IMRLX1_SSTR4_KAKUSHI            0xFE870B1C                  // R/W 32  Source stride register for map 4
#define IMRLX1_CMRCR                    0xFE870054                  // R   32  Rendering mode register
#define IMRLX1_CMRCSR                   0xFE870058                  // W   32  Rendering mode set register
#define IMRLX1_CMRCCR                   0xFE87005C                  // W   32  Rendering mode clear register
#define IMRLX1_TRIMR                    0xFE870060                  // R   32  Triangle mode register
#define IMRLX1_TRIMSR                   0xFE870064                  // W   32  Triangle mode set register
#define IMRLX1_TRIMCR                   0xFE870068                  // W   32  Triangle mode clear register
#define IMRLX1_TRICR                    0xFE87006C                  // R/W 32  Triangle color register
#define IMRLX1_UVDPOR                   0xFE870070                  // R/W 32  Source and destination coordinate decimal point register
#define IMRLX1_SUSR                     0xFE870074                  // R/W 32  Source width register
#define IMRLX1_SVSR                     0xFE870078                  // R/W 32  Source height register
#define IMRLX1_XMINR                    0xFE870080                  // R/W 32  MIN clipping X register
#define IMRLX1_YMINR                    0xFE870084                  // R/W 32  MIN clipping Y register
#define IMRLX1_XMAXR                    0xFE870088                  // R/W 32  MAX clipping X register
#define IMRLX1_YMAXR                    0xFE87008C                  // R/W 32  MAX clipping Y register
#define IMRLX1_AMXSR                    0xFE870090                  // R/W 32  Mesh generation X size register
#define IMRLX1_AMYSR                    0xFE870094                  // R/W 32  Mesh generation Y size register
#define IMRLX1_AMXOR                    0xFE870098                  // R/W 32  Mesh generation X start register
#define IMRLX1_AMYOR                    0xFE87009C                  // R/W 32  Mesh generation Y start register
#define IMRLX1_TRICR2                   0xFE8700A0                  // R/W 32  Triangle color register 2
#define IMRLX1_TRIMR2_KAKUSHI           0xFE8700A4                  // R   32  Triangle mode register 2
#define IMRLX1_TRIMSR2_KAKUSHI          0xFE8700A8                  // W   32  Triangle mode set register 2
#define IMRLX1_TRIMCR2_KAKUSHI          0xFE8700AC                  // W   32  Triangle mode clear register 2
#define IMRLX1_YLMINR                   0xFE8700B0                  // R/W 32  Minimum luminance correction Y register
#define IMRLX1_UBMINR                   0xFE8700B4                  // R/W 32  Minimum Hue correction U register
#define IMRLX1_VRMINR                   0xFE8700B8                  // R/W 32  Minimum hue correction V register
#define IMRLX1_YLMAXR                   0xFE8700BC                  // R/W 32  Maximum luminance correction Y register
#define IMRLX1_UBMAXR                   0xFE8700C0                  // R/W 32  Maximum hue correction U register
#define IMRLX1_VRMAXR                   0xFE8700C4                  // R/W 32  Maximum hue correction V register
#define IMRLX1_CPDPOR                   0xFE8700D0                  // R/W 32  Correction decimal point register
#define IMRLX1_YLCPR                    0xFE8700D4                  // R/W 32  Luminance correction parameter Y register
#define IMRLX1_UBCPR                    0xFE8700D8                  // R/W 32  Hue correction parameter U register
#define IMRLX1_VRCPR                    0xFE8700DC                  // R/W 32  Hue correction parameter V register
#define IMRLX1_CMRCR2                   0xFE8700E4                  // R   32  Rendering mode register 2
#define IMRLX1_CMRCSR2                  0xFE8700E8                  // W   32  Rendering mode set register 2
#define IMRLX1_CMRCCR2                  0xFE8700EC                  // W   32  Rendering mode clear register 2
#define IMRLX1_MLTR_KAKUSHI             0xFE8700F4                  // R/W 32  Multi-thread register
#define IMRLX1_MLTCR_KAKUSHI            0xFE8700F8                  // R/W 32  Multi-thread control register
#define IMRLX1_LUTDRn                   0xFE871000                  // -/W 32  Lookup table data register n


//IMRLX2.h                                                          
#define IMRLX2_CR                       0xFE880008                  // R/W 32  Control register
#define IMRLX2_SR                       0xFE88000C                  // R   32  Status register
#define IMRLX2_SRCR                     0xFE880010                  // W   32  Status clear register
#define IMRLX2_ICR                      0xFE880014                  // R/W 32  Interrupt control register
#define IMRLX2_IMR                      0xFE880018                  // R/W 32  Interrupt mask register
#define IMRLX2_DLSP                     0xFE88001C                  // R   32  DL stack pointer register
#define IMRLX2_DLPR                     0xFE880020                  // R   32  DL status register
#define IMRLX2_FUSAR                    0xFE880024                  // R/W 32  Functional safety register
#define IMRLX2_EDLR                     0xFE880028                  // R/W 32  Executed DL status register
#define IMRLX2_DLSAR                    0xFE880030                  // R/W 32  DL start address register
#define IMRLX2_DSAR                     0xFE880034                  // R/W 32  Destination start address register
#define IMRLX2_SSAR                     0xFE880038                  // R/W 32  Source start address register
#define IMRLX2_DSTR                     0xFE88003C                  // R/W 32  Destination stride register
#define IMRLX2_SSTR                     0xFE880040                  // R/W 32  Source stride register
#define IMRLX2_DSOR                     0xFE880050                  // R/W 32  Destination start offset address register
#define IMRLX2_SSAR1_KAKUSHI            0xFE880B00                  // R/W 32  Source start address register for map 1
#define IMRLX2_SSTR1_KAKUSHI            0xFE880B04                  // R/W 32  Source stride register for map 1
#define IMRLX2_SSAR2_KAKUSHI            0xFE880B08                  // R/W 32  Source start address register for map 2
#define IMRLX2_SSTR2_KAKUSHI            0xFE880B0C                  // R/W 32  Source stride register for map 2
#define IMRLX2_SSAR3_KAKUSHI            0xFE880B10                  // R/W 32  Source start address register for map 3
#define IMRLX2_SSTR3_KAKUSHI            0xFE880B14                  // R/W 32  Source stride register for map 3
#define IMRLX2_SSAR4_KAKUSHI            0xFE880B18                  // R/W 32  Source start address register for map 4
#define IMRLX2_SSTR4_KAKUSHI            0xFE880B1C                  // R/W 32  Source stride register for map 4
#define IMRLX2_CMRCR                    0xFE880054                  // R   32  Rendering mode register
#define IMRLX2_CMRCSR                   0xFE880058                  // W   32  Rendering mode set register
#define IMRLX2_CMRCCR                   0xFE88005C                  // W   32  Rendering mode clear register
#define IMRLX2_TRIMR                    0xFE880060                  // R   32  Triangle mode register
#define IMRLX2_TRIMSR                   0xFE880064                  // W   32  Triangle mode set register
#define IMRLX2_TRIMCR                   0xFE880068                  // W   32  Triangle mode clear register
#define IMRLX2_TRICR                    0xFE88006C                  // R/W 32  Triangle color register
#define IMRLX2_UVDPOR                   0xFE880070                  // R/W 32  Source and destination coordinate decimal point register
#define IMRLX2_SUSR                     0xFE880074                  // R/W 32  Source width register
#define IMRLX2_SVSR                     0xFE880078                  // R/W 32  Source height register
#define IMRLX2_XMINR                    0xFE880080                  // R/W 32  MIN clipping X register
#define IMRLX2_YMINR                    0xFE880084                  // R/W 32  MIN clipping Y register
#define IMRLX2_XMAXR                    0xFE880088                  // R/W 32  MAX clipping X register
#define IMRLX2_YMAXR                    0xFE88008C                  // R/W 32  MAX clipping Y register
#define IMRLX2_AMXSR                    0xFE880090                  // R/W 32  Mesh generation X size register
#define IMRLX2_AMYSR                    0xFE880094                  // R/W 32  Mesh generation Y size register
#define IMRLX2_AMXOR                    0xFE880098                  // R/W 32  Mesh generation X start register
#define IMRLX2_AMYOR                    0xFE88009C                  // R/W 32  Mesh generation Y start register
#define IMRLX2_TRICR2                   0xFE8800A0                  // R/W 32  Triangle color register 2
#define IMRLX2_TRIMR2_KAKUSHI           0xFE8800A4                  // R   32  Triangle mode register 2
#define IMRLX2_TRIMSR2_KAKUSHI          0xFE8800A8                  // W   32  Triangle mode set register 2
#define IMRLX2_TRIMCR2_KAKUSHI          0xFE8800AC                  // W   32  Triangle mode clear register 2
#define IMRLX2_YLMINR                   0xFE8800B0                  // R/W 32  Minimum luminance correction Y register
#define IMRLX2_UBMINR                   0xFE8800B4                  // R/W 32  Minimum Hue correction U register
#define IMRLX2_VRMINR                   0xFE8800B8                  // R/W 32  Minimum hue correction V register
#define IMRLX2_YLMAXR                   0xFE8800BC                  // R/W 32  Maximum luminance correction Y register
#define IMRLX2_UBMAXR                   0xFE8800C0                  // R/W 32  Maximum hue correction U register
#define IMRLX2_VRMAXR                   0xFE8800C4                  // R/W 32  Maximum hue correction V register
#define IMRLX2_CPDPOR                   0xFE8800D0                  // R/W 32  Correction decimal point register
#define IMRLX2_YLCPR                    0xFE8800D4                  // R/W 32  Luminance correction parameter Y register
#define IMRLX2_UBCPR                    0xFE8800D8                  // R/W 32  Hue correction parameter U register
#define IMRLX2_VRCPR                    0xFE8800DC                  // R/W 32  Hue correction parameter V register
#define IMRLX2_CMRCR2                   0xFE8800E4                  // R   32  Rendering mode register 2
#define IMRLX2_CMRCSR2                  0xFE8800E8                  // W   32  Rendering mode set register 2
#define IMRLX2_CMRCCR2                  0xFE8800EC                  // W   32  Rendering mode clear register 2
#define IMRLX2_MLTR_KAKUSHI             0xFE8800F4                  // R/W 32  Multi-thread register
#define IMRLX2_MLTCR_KAKUSHI            0xFE8800F8                  // R/W 32  Multi-thread control register
#define IMRLX2_LUTDRn                   0xFE881000                  //-/W 32  Lookup table data register n


//IMRLX3.h                                                          
#define IMRLX3_CR                       0xFE890008                  // R/W 32  Control register
#define IMRLX3_SR                       0xFE89000C                  // R   32  Status register
#define IMRLX3_SRCR                     0xFE890010                  // W   32  Status clear register
#define IMRLX3_ICR                      0xFE890014                  // R/W 32  Interrupt control register
#define IMRLX3_IMR                      0xFE890018                  // R/W 32  Interrupt mask register
#define IMRLX3_DLSP                     0xFE89001C                  // R   32  DL stack pointer register
#define IMRLX3_DLPR                     0xFE890020                  // R   32  DL status register
#define IMRLX3_FUSAR                    0xFE890024                  // R/W 32  Functional safety register
#define IMRLX3_EDLR                     0xFE890028                  // R/W 32  Executed DL status register
#define IMRLX3_DLSAR                    0xFE890030                  // R/W 32  DL start address register
#define IMRLX3_DSAR                     0xFE890034                  // R/W 32  Destination start address register
#define IMRLX3_SSAR                     0xFE890038                  // R/W 32  Source start address register
#define IMRLX3_DSTR                     0xFE89003C                  // R/W 32  Destination stride register
#define IMRLX3_SSTR                     0xFE890040                  // R/W 32  Source stride register
#define IMRLX3_DSOR                     0xFE890050                  // R/W 32  Destination start offset address register
#define IMRLX3_SSAR1_KAKUSHI            0xFE890B00                  // R/W 32  Source start address register for map 1
#define IMRLX3_SSTR1_KAKUSHI            0xFE890B04                  // R/W 32  Source stride register for map 1
#define IMRLX3_SSAR2_KAKUSHI            0xFE890B08                  // R/W 32  Source start address register for map 2
#define IMRLX3_SSTR2_KAKUSHI            0xFE890B0C                  // R/W 32  Source stride register for map 2
#define IMRLX3_SSAR3_KAKUSHI            0xFE890B10                  // R/W 32  Source start address register for map 3
#define IMRLX3_SSTR3_KAKUSHI            0xFE890B14                  // R/W 32  Source stride register for map 3
#define IMRLX3_SSAR4_KAKUSHI            0xFE890B18                  // R/W 32  Source start address register for map 4
#define IMRLX3_SSTR4_KAKUSHI            0xFE890B1C                  // R/W 32  Source stride register for map 4
#define IMRLX3_CMRCR                    0xFE890054                  // R   32  Rendering mode register
#define IMRLX3_CMRCSR                   0xFE890058                  // W   32  Rendering mode set register
#define IMRLX3_CMRCCR                   0xFE89005C                  // W   32  Rendering mode clear register
#define IMRLX3_TRIMR                    0xFE890060                  // R   32  Triangle mode register
#define IMRLX3_TRIMSR                   0xFE890064                  // W   32  Triangle mode set register
#define IMRLX3_TRIMCR                   0xFE890068                  // W   32  Triangle mode clear register
#define IMRLX3_TRICR                    0xFE89006C                  // R/W 32  Triangle color register
#define IMRLX3_UVDPOR                   0xFE890070                  // R/W 32  Source and destination coordinate decimal point register
#define IMRLX3_SUSR                     0xFE890074                  // R/W 32  Source width register
#define IMRLX3_SVSR                     0xFE890078                  // R/W 32  Source height register
#define IMRLX3_XMINR                    0xFE890080                  // R/W 32  MIN clipping X register
#define IMRLX3_YMINR                    0xFE890084                  // R/W 32  MIN clipping Y register
#define IMRLX3_XMAXR                    0xFE890088                  // R/W 32  MAX clipping X register
#define IMRLX3_YMAXR                    0xFE89008C                  // R/W 32  MAX clipping Y register
#define IMRLX3_AMXSR                    0xFE890090                  // R/W 32  Mesh generation X size register
#define IMRLX3_AMYSR                    0xFE890094                  // R/W 32  Mesh generation Y size register
#define IMRLX3_AMXOR                    0xFE890098                  // R/W 32  Mesh generation X start register
#define IMRLX3_AMYOR                    0xFE89009C                  // R/W 32  Mesh generation Y start register
#define IMRLX3_TRICR2                   0xFE8900A0                  // R/W 32  Triangle color register 2
#define IMRLX3_TRIMR2_KAKUSHI           0xFE8900A4                  // R   32  Triangle mode register 2
#define IMRLX3_TRIMSR2_KAKUSHI          0xFE8900A8                  // W   32  Triangle mode set register 2
#define IMRLX3_TRIMCR2_KAKUSHI          0xFE8900AC                  // W   32  Triangle mode clear register 2
#define IMRLX3_YLMINR                   0xFE8900B0                  // R/W 32  Minimum luminance correction Y register
#define IMRLX3_UBMINR                   0xFE8900B4                  // R/W 32  Minimum Hue correction U register
#define IMRLX3_VRMINR                   0xFE8900B8                  // R/W 32  Minimum hue correction V register
#define IMRLX3_YLMAXR                   0xFE8900BC                  // R/W 32  Maximum luminance correction Y register
#define IMRLX3_UBMAXR                   0xFE8900C0                  // R/W 32  Maximum hue correction U register
#define IMRLX3_VRMAXR                   0xFE8900C4                  // R/W 32  Maximum hue correction V register
#define IMRLX3_CPDPOR                   0xFE8900D0                  // R/W 32  Correction decimal point register
#define IMRLX3_YLCPR                    0xFE8900D4                  // R/W 32  Luminance correction parameter Y register
#define IMRLX3_UBCPR                    0xFE8900D8                  // R/W 32  Hue correction parameter U register
#define IMRLX3_VRCPR                    0xFE8900DC                  // R/W 32  Hue correction parameter V register
#define IMRLX3_CMRCR2                   0xFE8900E4                  // R   32  Rendering mode register 2
#define IMRLX3_CMRCSR2                  0xFE8900E8                  // W   32  Rendering mode set register 2
#define IMRLX3_CMRCCR2                  0xFE8900EC                  // W   32  Rendering mode clear register 2
#define IMRLX3_MLTR_KAKUSHI             0xFE8900F4                  // R/W 32  Multi-thread register
#define IMRLX3_MLTCR_KAKUSHI            0xFE8900F8                  // R/W 32  Multi-thread control register
#define IMRLX3_LUTDRn                   0xFE891000                  // -/W 32  Lookup table data register n


// *** 29B. Video Encoding Processor for inter-device video transfer (iVCP1E) ***********************************************************************



// *** 30. Image Processing Unit (IMP-X5) ***********************************************************************************************************

//IMPX5.h
#define IMPX5_LC0_VCR1                  0xFF900000                  // R   32   Version Control Register 1
#define IMPX5_LC0_VCR2                  0xFF900004                  // R   32   Version Control Register 2
#define IMPX5_LC0_APLNG                 0xFF90010C                  // R/W 32   APX Length
#define IMPX5_LC0_IPFORM                0xFF900808                  // R/W 32   DISCOM control
#define IMPX5_LC0_HPFORM                0xFF900534                  // R/W 32   DISCOM control


// *** 32. VSPD, Video Signal Processor (VSP2) ******************************************************************************************************

#define VSPD0_BASE                      0xFEA20000
#define VSPD0_VI6_CMD0                  ( VSPD0_BASE + 0x0000 )     // R/W  32  General control registers
#define VSPD0_VI6_CLK_DCSWT             ( VSPD0_BASE + 0x0018 )     // R/W  32  General control registers
#define VSPD0_VI6_SRESET                ( VSPD0_BASE + 0x0028 )     // R/W  32  General control registers
#define VSPD0_VI6_STATUS                ( VSPD0_BASE + 0x0038 )     // R    32  General control registers
#define VSPD0_VI6_WPF0_IRQ_ENB          ( VSPD0_BASE + 0x0048 )     // R/W  32  General control registers
#define VSPD0_VI6_WPF0_IRQ_STA          ( VSPD0_BASE + 0x004C )     // R/W  32  General control registers
#define VSPD0_VI6_DISP_IRQ_ENB          ( VSPD0_BASE + 0x0078 )     // R/W  32  General control registers
#define VSPD0_VI6_DISP_IRQ_STA          ( VSPD0_BASE + 0x007C )     // R/W  32  General control registers
#define VSPD0_VI6_DL_CTRL               ( VSPD0_BASE + 0x0100 )     // R/W  32  Display list control registers
#define VSPD0_VI6_DL_HDR_ADDR0          ( VSPD0_BASE + 0x0104 )     // R    32  Display list control registers
#define VSPD0_VI6_DL_SWAP               ( VSPD0_BASE + 0x0114 )     // R/W  32  Display list control registers
#define VSPD0_VI6_DL_EXT_CTRL           ( VSPD0_BASE + 0x011C )     // R/W  32  Display list control registers
#define VSPD0_VI6_DL_BODY_SIZE0         ( VSPD0_BASE + 0x0120 )     // R/W  32  Display list control registers
#define VSPD0_VI6_RPF0_SRC_BSIZE        ( VSPD0_BASE + 0x0300 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRC_BSIZE        ( VSPD0_BASE + 0x0400 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRC_BSIZE        ( VSPD0_BASE + 0x0500 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRC_BSIZE        ( VSPD0_BASE + 0x0600 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRC_BSIZE        ( VSPD0_BASE + 0x0700 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_SRC_ESIZE        ( VSPD0_BASE + 0x0304 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRC_ESIZE        ( VSPD0_BASE + 0x0404 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRC_ESIZE        ( VSPD0_BASE + 0x0504 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRC_ESIZE        ( VSPD0_BASE + 0x0604 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRC_ESIZE        ( VSPD0_BASE + 0x0704 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_INFMT            ( VSPD0_BASE + 0x0308 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_INFMT            ( VSPD0_BASE + 0x0408 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_INFMT            ( VSPD0_BASE + 0x0508 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_INFMT            ( VSPD0_BASE + 0x0608 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_INFMT            ( VSPD0_BASE + 0x0708 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_DSWAP            ( VSPD0_BASE + 0x030C )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_DSWAP            ( VSPD0_BASE + 0x040C )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_DSWAP            ( VSPD0_BASE + 0x050C )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_DSWAP            ( VSPD0_BASE + 0x060C )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_DSWAP            ( VSPD0_BASE + 0x070C )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_LOC              ( VSPD0_BASE + 0x0310 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_LOC              ( VSPD0_BASE + 0x0410 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_LOC              ( VSPD0_BASE + 0x0510 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_LOC              ( VSPD0_BASE + 0x0610 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_LOC              ( VSPD0_BASE + 0x0710 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_ALPH_SEL         ( VSPD0_BASE + 0x0314 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_ALPH_SEL         ( VSPD0_BASE + 0x0414 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_ALPH_SEL         ( VSPD0_BASE + 0x0514 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_ALPH_SEL         ( VSPD0_BASE + 0x0614 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_ALPH_SEL         ( VSPD0_BASE + 0x0714 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_VRTCOL_SET       ( VSPD0_BASE + 0x0318 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_VRTCOL_SET       ( VSPD0_BASE + 0x0418 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_VRTCOL_SET       ( VSPD0_BASE + 0x0518 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_VRTCOL_SET       ( VSPD0_BASE + 0x0618 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_VRTCOL_SET       ( VSPD0_BASE + 0x0718 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_MSKCTRL          ( VSPD0_BASE + 0x031C )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_MSKCTRL          ( VSPD0_BASE + 0x041C )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_MSKCTRL          ( VSPD0_BASE + 0x051C )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_MSKCTRL          ( VSPD0_BASE + 0x061C )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_MSKCTRL          ( VSPD0_BASE + 0x071C )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_MSKSET0          ( VSPD0_BASE + 0x0320 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_MSKSET0          ( VSPD0_BASE + 0x0420 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_MSKSET0          ( VSPD0_BASE + 0x0520 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_MSKSET0          ( VSPD0_BASE + 0x0620 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_MSKSET0          ( VSPD0_BASE + 0x0720 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_MSKSET1          ( VSPD0_BASE + 0x0324 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_MSKSET1          ( VSPD0_BASE + 0x0424 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_MSKSET1          ( VSPD0_BASE + 0x0524 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_MSKSET1          ( VSPD0_BASE + 0x0624 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_MSKSET1          ( VSPD0_BASE + 0x0724 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_CKEY_CTRL        ( VSPD0_BASE + 0x0328 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_CKEY_CTRL        ( VSPD0_BASE + 0x0428 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_CKEY_CTRL        ( VSPD0_BASE + 0x0528 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_CKEY_CTRL        ( VSPD0_BASE + 0x0628 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_CKEY_CTRL        ( VSPD0_BASE + 0x0728 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_CKEY_SET0        ( VSPD0_BASE + 0x032C )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_CKEY_SET0        ( VSPD0_BASE + 0x042C )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_CKEY_SET0        ( VSPD0_BASE + 0x052C )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_CKEY_SET0        ( VSPD0_BASE + 0x062C )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_CKEY_SET0        ( VSPD0_BASE + 0x072C )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_CKEY_SET1        ( VSPD0_BASE + 0x0330 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_CKEY_SET1        ( VSPD0_BASE + 0x0430 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_CKEY_SET1        ( VSPD0_BASE + 0x0530 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_CKEY_SET1        ( VSPD0_BASE + 0x0630 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_CKEY_SET1        ( VSPD0_BASE + 0x0730 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_SRCM_PSTRIDE     ( VSPD0_BASE + 0x0334 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRCM_PSTRIDE     ( VSPD0_BASE + 0x0434 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRCM_PSTRIDE     ( VSPD0_BASE + 0x0534 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRCM_PSTRIDE     ( VSPD0_BASE + 0x0634 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRCM_PSTRIDE     ( VSPD0_BASE + 0x0734 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_SRCM_ASTRIDE     ( VSPD0_BASE + 0x0338 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRCM_ASTRIDE     ( VSPD0_BASE + 0x0438 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRCM_ASTRIDE     ( VSPD0_BASE + 0x0538 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRCM_ASTRIDE     ( VSPD0_BASE + 0x0638 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRCM_ASTRIDE     ( VSPD0_BASE + 0x0738 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_SRCM_ADDR_Y      ( VSPD0_BASE + 0x033C )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRCM_ADDR_Y      ( VSPD0_BASE + 0x043C )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRCM_ADDR_Y      ( VSPD0_BASE + 0x053C )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRCM_ADDR_Y      ( VSPD0_BASE + 0x063C )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRCM_ADDR_Y      ( VSPD0_BASE + 0x073C )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_SRCM_ADDR_C0     ( VSPD0_BASE + 0x0340 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRCM_ADDR_C0     ( VSPD0_BASE + 0x0440 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRCM_ADDR_C0     ( VSPD0_BASE + 0x0540 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRCM_ADDR_C0     ( VSPD0_BASE + 0x0640 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRCM_ADDR_C0     ( VSPD0_BASE + 0x0740 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_SRCM_ADDR_C1     ( VSPD0_BASE + 0x0344 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRCM_ADDR_C1     ( VSPD0_BASE + 0x0444 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRCM_ADDR_C1     ( VSPD0_BASE + 0x0544 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRCM_ADDR_C1     ( VSPD0_BASE + 0x0644 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRCM_ADDR_C1     ( VSPD0_BASE + 0x0744 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_SRCM_ADDR_AI     ( VSPD0_BASE + 0x0348 )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_SRCM_ADDR_AI     ( VSPD0_BASE + 0x0448 )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_SRCM_ADDR_AI     ( VSPD0_BASE + 0x0548 )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_SRCM_ADDR_AI     ( VSPD0_BASE + 0x0648 )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_SRCM_ADDR_AI     ( VSPD0_BASE + 0x0748 )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF0_MULT_ALPHA       ( VSPD0_BASE + 0x036C )     // R/W  32  RPF0 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF1_MULT_ALPHA       ( VSPD0_BASE + 0x046C )     // R/W  32  RPF1 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF2_MULT_ALPHA       ( VSPD0_BASE + 0x056C )     // R/W  32  RPF2 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF3_MULT_ALPHA       ( VSPD0_BASE + 0x066C )     // R/W  32  RPF3 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_RPF4_MULT_ALPHA       ( VSPD0_BASE + 0x076C )     // R/W  32  RPF4 control registers (n=0,1,2,3,4)
#define VSPD0_VI6_WPF0_SRCRPF           ( VSPD0_BASE + 0x1000 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_SRCRPF           ( VSPD0_BASE + 0x1100 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_SRCRPF           ( VSPD0_BASE + 0x1200 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_SRCRPF           ( VSPD0_BASE + 0x1300 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_HSZCLIP          ( VSPD0_BASE + 0x1004 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_HSZCLIP          ( VSPD0_BASE + 0x1104 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_HSZCLIP          ( VSPD0_BASE + 0x1204 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_HSZCLIP          ( VSPD0_BASE + 0x1304 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_VSZCLIP          ( VSPD0_BASE + 0x1008 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_VSZCLIP          ( VSPD0_BASE + 0x1108 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_VSZCLIP          ( VSPD0_BASE + 0x1208 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_VSZCLIP          ( VSPD0_BASE + 0x1308 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_OUTFMT           ( VSPD0_BASE + 0x100C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_OUTFMT           ( VSPD0_BASE + 0x110C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_OUTFMT           ( VSPD0_BASE + 0x120C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_OUTFMT           ( VSPD0_BASE + 0x130C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_DSWAP            ( VSPD0_BASE + 0x1010 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_DSWAP            ( VSPD0_BASE + 0x1110 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_DSWAP            ( VSPD0_BASE + 0x1210 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_DSWAP            ( VSPD0_BASE + 0x1310 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_RNDCTRL          ( VSPD0_BASE + 0x1014 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_RNDCTRL          ( VSPD0_BASE + 0x1114 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_RNDCTRL          ( VSPD0_BASE + 0x1214 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_RNDCTRL          ( VSPD0_BASE + 0x1314 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_ROT_CTRL         ( VSPD0_BASE + 0x1018 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_ROT_CTRL         ( VSPD0_BASE + 0x1118 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_ROT_CTRL         ( VSPD0_BASE + 0x1218 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_ROT_CTRL         ( VSPD0_BASE + 0x1318 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_DSTM_STRIDE_Y    ( VSPD0_BASE + 0x101C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_DSTM_STRIDE_Y    ( VSPD0_BASE + 0x111C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_DSTM_STRIDE_Y    ( VSPD0_BASE + 0x121C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_DSTM_STRIDE_Y    ( VSPD0_BASE + 0x131C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_DSTM_STRIDE_C    ( VSPD0_BASE + 0x1020 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_DSTM_STRIDE_C    ( VSPD0_BASE + 0x1120 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_DSTM_STRIDE_C    ( VSPD0_BASE + 0x1220 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_DSTM_STRIDE_C    ( VSPD0_BASE + 0x1320 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_DSTM_ADDR_Y      ( VSPD0_BASE + 0x1024 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_DSTM_ADDR_Y      ( VSPD0_BASE + 0x1124 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_DSTM_ADDR_Y      ( VSPD0_BASE + 0x1224 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_DSTM_ADDR_Y      ( VSPD0_BASE + 0x1324 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_DSTM_ADDR_C0     ( VSPD0_BASE + 0x1028 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_DSTM_ADDR_C0     ( VSPD0_BASE + 0x1128 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_DSTM_ADDR_C0     ( VSPD0_BASE + 0x1228 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_DSTM_ADDR_C0     ( VSPD0_BASE + 0x1328 )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_DSTM_ADDR_C1     ( VSPD0_BASE + 0x102C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF1_DSTM_ADDR_C1     ( VSPD0_BASE + 0x112C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF2_DSTM_ADDR_C1     ( VSPD0_BASE + 0x122C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF3_DSTM_ADDR_C1     ( VSPD0_BASE + 0x132C )     // R/W  32  WPFk control registers (k=0,1,2,3)
#define VSPD0_VI6_WPF0_WRBCK_CTRL       ( VSPD0_BASE + 0x1034 )     // R/W  32  WPF0 control register
#define VSPD0_UIF_REG_0                 ( VSPD0_BASE + 0x1800 )     // R/W  32  UIF{n} control register (n=0,1,2,3,4)
#define VSPD0_UIF_REG_1                 ( VSPD0_BASE + 0x1900 )     // R/W  32  UIF{n} control register (n=0,1,2,3,4)
#define VSPD0_UIF_REG_2                 ( VSPD0_BASE + 0x1A00 )     // R/W  32  UIF{n} control register (n=0,1,2,3,4)
#define VSPD0_UIF_REG_3                 ( VSPD0_BASE + 0x1B00 )     // R/W  32  UIF{n} control register (n=0,1,2,3,4)
#define VSPD0_UIF_REG_4                 ( VSPD0_BASE + 0x1C00 )     // R/W  32  UIF{n} control register (n=0,1,2,3,4)
#define VSPD0_VI6_DPR_RPF0_ROUTE        ( VSPD0_BASE + 0x2000 )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_RPF1_ROUTE        ( VSPD0_BASE + 0x2004 )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_RPF2_ROUTE        ( VSPD0_BASE + 0x2008 )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_RPF3_ROUTE        ( VSPD0_BASE + 0x200C )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_RPF4_ROUTE        ( VSPD0_BASE + 0x2010 )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_WPF0_FPORCH       ( VSPD0_BASE + 0x2014 )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_BRU_ROUTE         ( VSPD0_BASE + 0x204C )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_UIF0_ROUTE        ( VSPD0_BASE + 0x2064 )     // R/W  32  DPR control registers
#define VSPD0_VI6_DPR_UIF4_ROUTE        ( VSPD0_BASE + 0x2074 )     // R/W  32  DPR control registers
#define VSPD0_VI6_BRU_INCTRL            ( VSPD0_BASE + 0x2C00 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRU_VIRRPF_SIZE       ( VSPD0_BASE + 0x2C04 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRU_VIRRPF_LOC        ( VSPD0_BASE + 0x2C08 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRU_VIRRPF_COL        ( VSPD0_BASE + 0x2C0C )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUA_CTRL             ( VSPD0_BASE + 0x2C10 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUA_BLD              ( VSPD0_BASE + 0x2C14 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUB_CTRL             ( VSPD0_BASE + 0x2C18 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUB_BLD              ( VSPD0_BASE + 0x2C1C )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUC_CTRL             ( VSPD0_BASE + 0x2C20 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUC_BLD              ( VSPD0_BASE + 0x2C24 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUD_CTRL             ( VSPD0_BASE + 0x2C28 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUD_BLD              ( VSPD0_BASE + 0x2C2C )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRU_ROP               ( VSPD0_BASE + 0x2C30 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUE_CTRL             ( VSPD0_BASE + 0x2C34 )     // R/W  32  BRU control registers
#define VSPD0_VI6_BRUE_BLD              ( VSPD0_BASE + 0x2C38 )     // R/W  32  BRU control registers
#define VSPD0_VI6_LIF_CTRL              ( VSPD0_BASE + 0x3B00 )     // R/W  32  LIF control registers
#define VSPD0_VI6_LIF_CSBTH             ( VSPD0_BASE + 0x3B04 )     // R/W  32  LIF control registers
#define VSPD0_VI6_SECURE_CTRL0          ( VSPD0_BASE + 0x3D00 )     // R/W  32  Security control registers
#define VSPD0_VI6_SECURE_CTRL1          ( VSPD0_BASE + 0x3D04 )     // R/W  32  Security control registers
#define VSPD0_VI6_CLUT0_TBL0            ( VSPD0_BASE + 0x4000 )     // R/W  32  RPFn-CLUT (n=0,1,2,3,4)
#define VSPD0_VI6_CLUT1_TBL0            ( VSPD0_BASE + 0x4400 )     // R/W  32  RPFn-CLUT (n=0,1,2,3,4)
#define VSPD0_VI6_CLUT2_TBL0            ( VSPD0_BASE + 0x4800 )     // R/W  32  RPFn-CLUT (n=0,1,2,3,4)
#define VSPD0_VI6_CLUT3_TBL0            ( VSPD0_BASE + 0x4C00 )     // R/W  32  RPFn-CLUT (n=0,1,2,3,4)
#define VSPD0_VI6_CLUT4_TBL0            ( VSPD0_BASE + 0x5000 )     // R/W  32  RPFn-CLUT (n=0,1,2,3,4)
#define VSPD0_VI6_UIF4_DICOM_DOCMCR     ( VSPD0_BASE + 0x1C00 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMSTR    ( VSPD0_BASE + 0x1C04 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMCLSTR  ( VSPD0_BASE + 0x1C08 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMIENR   ( VSPD0_BASE + 0x1C0C )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMPMR    ( VSPD0_BASE + 0x1C14 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMECRCR  ( VSPD0_BASE + 0x1C18 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMCCRCR  ( VSPD0_BASE + 0x1C1C )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMSPXR   ( VSPD0_BASE + 0x1C20 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMSPYR   ( VSPD0_BASE + 0x1C24 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMSZXR   ( VSPD0_BASE + 0x1C28 )     // R/W  32  DISCOM control
#define VSPD0_VI6_UIF4_DICOM_DOCMSZYR   ( VSPD0_BASE + 0x1C2C )     // R/W  32  DISCOM control


// *** 34. Frame Compression Processor (FCP) ********************************************************************************************************
// FCPVD0.h
#define FCPVD0_VCR                      0xFEA27000                  // R   FCP version control register
#define FCPVD0_RST                      0xFEA27010                  // R/W FCP reset register
#define FCPVD0_STA                      0xFEA27018                  // R   FCP status register
#define FCPVD0_DATA_ORDER               0xFEA27078                  // R/W FCP data order control register

// *** 35A. Data Compression Processor (FCPR) ********************************************************************************************************
#define FCPRW_DISP_BASE                 0xE7AB0000U
#define FCPRW_UMF_BASE                  0xE7AB1000U
#define FCPRW_IMP0_BASE                 0xFF8DA000U
#define FCPRW_IMP1_BASE                 0xFF8DB000U
#define FCPRW_IMRE0_BASE                0xFE9C6000U
#define FCPRW_IMRE1_BASE                0xFE9C7000U
#define FCPRW_VIN0_BASE                 0xFEA93000U
#define FCPRW_VIN1_BASE                 0xFEA94000U
#define FCPRW_ISP0_BASE                 0xFEA96000U
#define FCPRW_ISP1_BASE                 0xFEA98000U

#define FCPRA_VIP0_BASE                 0xE7AAA000U
#define FCPRA_VIP1_BASE                 0xE7AB5000U
#define FCPRA_IMP_BASE                  0xFF8DD000U
#define FCPRA_IMR_BASE                  0xFE9CF000U
#define FCPRA_VIO_BASE                  0xFEA9A000U
#define FCPRA_CR7_BASE                  0xFFC78000U
#define FCPRA_RTDMAC_BASE               0xFFC79000U
#define FCPRA_EAVB_BASE                 0xE7410000U
#define FCPRA_CA53_BASE                 0xF12A0000U

#define FCPRW_FCPR_EDC_STS_OFFSET       0x0074U
#define FCPRA_FCPR_EDC_STS_OFFSET       0x0074U

#define FCPRW_DISP_FCPR_EDC_STS         (FCPRW_DISP_BASE  + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_UMF_FCPR_EDC_STS          (FCPRW_UMF_BASE   + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_IMP0_FCPR_EDC_STS         (FCPRW_IMP0_BASE  + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_IMP1_FCPR_EDC_STS         (FCPRW_IMP1_BASE  + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_IMRE0_FCPR_EDC_STS        (FCPRW_IMRE0_BASE + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_IMRE1_FCPR_EDC_STS        (FCPRW_IMRE1_BASE + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_VIN0_FCPR_EDC_STS         (FCPRW_VIN0_BASE  + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_VIN1_FCPR_EDC_STS         (FCPRW_VIN1_BASE  + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_ISP0_FCPR_EDC_STS         (FCPRW_ISP0_BASE  + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
#define FCPRW_ISP1_FCPR_EDC_STS         (FCPRW_ISP1_BASE  + FCPRW_FCPR_EDC_STS_OFFSET)        // R/W  32  FCPRW Error Detection Status Register
                                        
#define FCPRA_VIP0_FCPR_EDC_STS         (FCPRA_VIP0_BASE   + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_VIP1_FCPR_EDC_STS         (FCPRA_VIP1_BASE   + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_IMP_FCPR_EDC_STS          (FCPRA_IMP_BASE    + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_IMR_FCPR_EDC_STS          (FCPRA_IMR_BASE    + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_VIO_FCPR_EDC_STS          (FCPRA_VIO_BASE    + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_CR7_FCPR_EDC_STS          (FCPRA_CR7_BASE    + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_RTDMAC_FCPR_EDC_STS       (FCPRA_RTDMAC_BASE + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_EAVB_FCPR_EDC_STS         (FCPRA_EAVB_BASE   + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
#define FCPRA_CA53_FCPR_EDC_STS         (FCPRA_CA53_BASE   + FCPRA_FCPR_EDC_STS_OFFSET)       // R/W  32  FCPRA Error Detection Status Register
/*  */

// *** 35. DU, display Unit *************************************************************************************************************************

#define DU0_DSYSR                       0xFEB00000                  // R/W  32  Display unit system control register n
#define DU0_DSMR                        0xFEB00004                  // R/W  32  Display unit mode register n
#define DU0_DSSR                        0xFEB00008                  // R    32  Display unit status register n
#define DU0_DSRCR                       0xFEB0000C                  // W    32  Display unit status register clear register n
#define DU0_DIER                        0xFEB00010                  // R/W  32  Display unit interrupt enable register n
#define DU0_DPPR                        0xFEB00018                  // R/W  32  Display plane priority register m
#define DU0_DEFR                        0xFEB00020                  // R/W  32  Display unit extensional function control register n
#define DU0_DEF5R                       0xFEB000E0                  // R/W  32  Display unit extensional function control 5 register m
#define DU0_DEF6R                       0xFEB000E8                  // R/W  32  Display unit extensional function control 6 register m
#define DU0_DEF7R                       0xFEB000EC                  // R/W  32  Display unit extensional function control 7 register m

#define DU0_DD1SSR0                     0xFEB20008                  // R    32  Display unit domain 1 status register n
#define DU0_DD1SRCR0                    0xFEB2000C                  // W    32  Display unit domain 1 status register clear register n
#define DU0_DD1IER0                     0xFEB20010                  // R/W  32  Display unit domain 1 interrupt enable register n
#define DU0_DEF8R                       0xFEB20020                  // R/W  32  Display unit extensional function control 8 register m
#define DU0_DEF10R                      0xFEB20038                  // R/W  32  Display unit extensional function control 10 register m
#define DU0_DDTHCR                      0xFEB2003C                  // R/W  32  Display unit dither control  register m

#define DU0_HDSR                        0xFEB00040                  // R/W  32  Horizontal display start register n
#define DU0_HDER                        0xFEB00044                  // R/W  32  Horizontal display end register n
#define DU0_VDSR                        0xFEB00048                  // R/W  32  Vertical display start register n
#define DU0_VDER                        0xFEB0004C                  // R/W  32  Vertical display end register n
#define DU0_HCR                         0xFEB00050                  // R/W  32  Horizontal cycle register n
#define DU0_HSWR                        0xFEB00054                  // R/W  32  Horizontal sync width register n
#define DU0_VCR                         0xFEB00058                  // R/W  32  Vertical cycle register n
#define DU0_VSPR                        0xFEB0005C                  // R/W  32  Vertical sync point register n
#define DU0_EQWR                        0xFEB00060                  // R/W  32  Equal pulse width register n
#define DU0_SPWR                        0xFEB00064                  // R/W  32  Serration width register n
#define DU0_CLAMPSR                     0xFEB00070                  // R/W  32  CLAMP signal start register n
#define DU0_CLAMPWR                     0xFEB00074                  // R/W  32  CLAMP signal width register n
#define DU0_DESR                        0xFEB00078                  // R/W  32  DE signal start register n
#define DU0_DEWR                        0xFEB0007C                  // R/W  32  DE signal width register n

#define DU0_DOOR                        0xFEB00090                  // R/W  32  Display off mode output register n
#define DU0_CDER                        0xFEB00094                  // R/W  32  Color detection register n
#define DU0_BPOR                        0xFEB00098                  // R/W  32  Background plane output register n
#define DU0_RINTOFSR                    0xFEB0009C                  // R/W  32  Raster interrupt offset register n

#define DU0_P1MR                        0xFEB00100                  // R/W  32  Plane 1 mode register m
#define DU0_P1DSXR                      0xFEB00110                  // R/W  32  Plane 1 display size X register m
#define DU0_P1DSYR                      0xFEB00114                  // R/W  32  Plane 1 display size Y register m
#define DU0_P1DPXR                      0xFEB00118                  // R/W  32  Plane 1 display position X register m
#define DU0_P1DPYR                      0xFEB0011C                  // R/W  32  Plane 1 display position Y register m
#define DU0_P1DDC4R                     0xFEB00190                  // R/W  32  Plane 1 display data control 4 register m

#define DU0_ESCR                        0xFEB10000                  // R/W  32  External synchronization control register n

#define DU0_DORCR                       0xFEB11000                  // R/W  32  Display unit output route control register m
#define DU0_DS0PR                       0xFEB11020                  // R/W  32  Display superimpose 0 priority register m

#define DU0_YNCR                        0xFEB14080                  // R/W  32  Y normalization coefficient register m
#define DU0_YNOR                        0xFEB14084                  // R/W  32  Y normalization offset register m
#define DU0_CRNOR                       0xFEB14088                  // R/W  32  Cr normalization offset register m
#define DU0_CBNOR                       0xFEB1408C                  // R/W  32  Cb normalization offset register m
#define DU0_RCRCR                       0xFEB14090                  // R/W  32  Red Cr coefficient register m
#define DU0_GCRCR                       0xFEB14094                  // R/W  32  Green Cr coefficient register m
#define DU0_GCBCR                       0xFEB14098                  // R/W  32  Green Cb coefficient register m
#define DU0_BCBCR                       0xFEB1409C                  // R/W  32  Blue Cb coefficient register m




// *** 37. LVDS Interface ***************************************************************************************************************************

#define LVDS_BASE                       0xFEB90000
#define LVDS_LVDCR0                     ( LVDS_BASE + 0x00 )        // R/W  32  LVDS control register 0
#define LVDS_LVDCR1                     ( LVDS_BASE + 0x04 )        // R/W  32  LVDS control register 1
#define LVDS_LVDPLLCR                   ( LVDS_BASE + 0x08 )        // R/W  32  PLL control register
#define LVDS_LVDCTRCR                   ( LVDS_BASE + 0x0C )        // R/W  32  CTR control register
#define LVDS_LVDCHCR                    ( LVDS_BASE + 0x10 )        // R/W  32  CH control register




// *** 50. EAVB, 50. Ethernet AVB-IF ****************************************************************************************************************

#define EAVB_BASE                       0xE6800000
#define EAVB_CCC                        ( EAVB_BASE + 0x000 )       // R/W  32  AVB-DMAC mode register
#define EAVB_DBAT                       ( EAVB_BASE + 0x004 )       // R/W  32  Descriptor base address table register
#define EAVB_DLR                        ( EAVB_BASE + 0x008 )       // R/W  32  Descriptor base address load request register
#define EAVB_CSR                        ( EAVB_BASE + 0x00C )       // R    32  AVB-DMAC status register
#define EAVB_CDAR0                      ( EAVB_BASE + 0x010 )       // R    32  Current descriptor address register 0
#define EAVB_CDAR1                      ( EAVB_BASE + 0x014 )       // R    32  Current descriptor address register 1
#define EAVB_CDAR2                      ( EAVB_BASE + 0x018 )       // R    32  Current descriptor address register 2
#define EAVB_CDAR3                      ( EAVB_BASE + 0x01C )       // R    32  Current descriptor address register 3
#define EAVB_CDAR4                      ( EAVB_BASE + 0x020 )       // R    32  Current descriptor address register 4
#define EAVB_CDAR5                      ( EAVB_BASE + 0x024 )       // R    32  Current descriptor address register 5
#define EAVB_CDAR6                      ( EAVB_BASE + 0x028 )       // R    32  Current descriptor address register 6
#define EAVB_CDAR7                      ( EAVB_BASE + 0x02C )       // R    32  Current descriptor address register 7
#define EAVB_CDAR8                      ( EAVB_BASE + 0x030 )       // R    32  Current descriptor address register 8
#define EAVB_CDAR9                      ( EAVB_BASE + 0x034 )       // R    32  Current descriptor address register 9
#define EAVB_CDAR10                     ( EAVB_BASE + 0x038 )       // R    32  Current descriptor address register 10
#define EAVB_CDAR11                     ( EAVB_BASE + 0x03C )       // R    32  Current descriptor address register 11
#define EAVB_CDAR12                     ( EAVB_BASE + 0x040 )       // R    32  Current descriptor address register 12
#define EAVB_CDAR13                     ( EAVB_BASE + 0x044 )       // R    32  Current descriptor address register 13
#define EAVB_CDAR14                     ( EAVB_BASE + 0x048 )       // R    32  Current descriptor address register 14
#define EAVB_CDAR15                     ( EAVB_BASE + 0x04C )       // R    32  Current descriptor address register 15
#define EAVB_CDAR16                     ( EAVB_BASE + 0x050 )       // R    32  Current descriptor address register 16
#define EAVB_CDAR17                     ( EAVB_BASE + 0x054 )       // R    32  Current descriptor address register 17
#define EAVB_CDAR18                     ( EAVB_BASE + 0x058 )       // R    32  Current descriptor address register 18
#define EAVB_CDAR19                     ( EAVB_BASE + 0x05C )       // R    32  Current descriptor address register 19
#define EAVB_CDAR20                     ( EAVB_BASE + 0x060 )       // R    32  Current descriptor address register 20
#define EAVB_CDAR21                     ( EAVB_BASE + 0x064 )       // R    32  Current descriptor address register 21
#define EAVB_ESR                        ( EAVB_BASE + 0x088 )       // R    32  Error status register
#define EAVB_APSR                       ( EAVB_BASE + 0x08C )       // R/W  32  AVB-DMAC Product Specific register
#define EAVB_RCR                        ( EAVB_BASE + 0x090 )       // R/W  32  Receive configuration register
#define EAVB_RQC0                       ( EAVB_BASE + 0x094 )       // R/W  32  Receive queue configuration register 0
#define EAVB_RQC1                       ( EAVB_BASE + 0x098 )       // R/W  32  Receive queue configuration register 1
#define EAVB_RQC2                       ( EAVB_BASE + 0x09C )       // R/W  32  Receive queue configuration register 2
#define EAVB_RQC3                       ( EAVB_BASE + 0x0A0 )       // R/W  32  Receive queue configuration register 3
#define EAVB_RQC4                       ( EAVB_BASE + 0x0A4 )       // R/W  32  Receive queue configuration register 4
#define EAVB_RPC                        ( EAVB_BASE + 0x0B0 )       // R/W  32  Receive padding configuration register
#define EAVB_RTC                        ( EAVB_BASE + 0x0B4 )       // R/W  32  Reception Truncation Configuration register
#define EAVB_UFCW                       ( EAVB_BASE + 0x0BC )       // R/W  32  Unread frame counter warning level register
#define EAVB_UFCS                       ( EAVB_BASE + 0x0C0 )       // R/W  32  Unread frame counter stop level register
#define EAVB_UFCV0                      ( EAVB_BASE + 0x0C4 )       // R    32  Unread frame counter register 0
#define EAVB_UFCV1                      ( EAVB_BASE + 0x0C8 )       // R    32  Unread frame counter register 1
#define EAVB_UFCV2                      ( EAVB_BASE + 0x0CC )       // R    32  Unread frame counter register 2
#define EAVB_UFCV3                      ( EAVB_BASE + 0x0D0 )       // R    32  Unread frame counter register 3
#define EAVB_UFCV4                      ( EAVB_BASE + 0x0D4 )       // R    32  Unread frame counter register 4
#define EAVB_UFCD0                      ( EAVB_BASE + 0x0E0 )       // R/W  32  Unread frame counter decrement register 0
#define EAVB_UFCD1                      ( EAVB_BASE + 0x0E4 )       // R/W  32  Unread frame counter decrement register 1
#define EAVB_UFCD2                      ( EAVB_BASE + 0x0E8 )       // R/W  32  Unread frame counter decrement register 2
#define EAVB_UFCD3                      ( EAVB_BASE + 0x0EC )       // R/W  32  Unread frame counter decrement register 3
#define EAVB_UFCD4                      ( EAVB_BASE + 0x0F0 )       // R/W  32  Unread frame counter decrement register 4
#define EAVB_SFO                        ( EAVB_BASE + 0x0FC )       // R/W  32  Separation filter offset register
#define EAVB_SFP0                       ( EAVB_BASE + 0x100 )       // R/W  32  Separation filter pattern register 0
#define EAVB_SFP1                       ( EAVB_BASE + 0x104 )       // R/W  32  Separation filter pattern register 1
#define EAVB_SFP2                       ( EAVB_BASE + 0x108 )       // R/W  32  Separation filter pattern register 2
#define EAVB_SFP3                       ( EAVB_BASE + 0x10C )       // R/W  32  Separation filter pattern register 3
#define EAVB_SFP4                       ( EAVB_BASE + 0x110 )       // R/W  32  Separation filter pattern register 4
#define EAVB_SFP5                       ( EAVB_BASE + 0x114 )       // R/W  32  Separation filter pattern register 5
#define EAVB_SFP6                       ( EAVB_BASE + 0x118 )       // R/W  32  Separation filter pattern register 6
#define EAVB_SFP7                       ( EAVB_BASE + 0x11C )       // R/W  32  Separation filter pattern register 7
#define EAVB_SFP8                       ( EAVB_BASE + 0x120 )       // R/W  32  Separation filter pattern register 8
#define EAVB_SFP9                       ( EAVB_BASE + 0x124 )       // R/W  32  Separation filter pattern register 9
#define EAVB_SFP10                      ( EAVB_BASE + 0x128 )       // R/W  32  Separation filter pattern register 10
#define EAVB_SFP11                      ( EAVB_BASE + 0x12C )       // R/W  32  Separation filter pattern register 11
#define EAVB_SFP12                      ( EAVB_BASE + 0x130 )       // R/W  32  Separation filter pattern register 12
#define EAVB_SFP13                      ( EAVB_BASE + 0x134 )       // R/W  32  Separation filter pattern register 13
#define EAVB_SFP14                      ( EAVB_BASE + 0x138 )       // R/W  32  Separation filter pattern register 14
#define EAVB_SFP15                      ( EAVB_BASE + 0x13C )       // R/W  32  Separation filter pattern register 15
#define EAVB_SFP16                      ( EAVB_BASE + 0x140 )       // R/W  32  Separation filter pattern register 16
#define EAVB_SFP17                      ( EAVB_BASE + 0x144 )       // R/W  32  Separation filter pattern register 17
#define EAVB_SFP18                      ( EAVB_BASE + 0x148 )       // R/W  32  Separation filter pattern register 18
#define EAVB_SFP19                      ( EAVB_BASE + 0x14C )       // R/W  32  Separation filter pattern register 19
#define EAVB_SFP20                      ( EAVB_BASE + 0x150 )       // R/W  32  Separation filter pattern register 20
#define EAVB_SFP21                      ( EAVB_BASE + 0x154 )       // R/W  32  Separation filter pattern register 21
#define EAVB_SFP22                      ( EAVB_BASE + 0x158 )       // R/W  32  Separation filter pattern register 22
#define EAVB_SFP23                      ( EAVB_BASE + 0x15C )       // R/W  32  Separation filter pattern register 23
#define EAVB_SFP24                      ( EAVB_BASE + 0x160 )       // R/W  32  Separation filter pattern register 24
#define EAVB_SFP25                      ( EAVB_BASE + 0x164 )       // R/W  32  Separation filter pattern register 25
#define EAVB_SFP26                      ( EAVB_BASE + 0x168 )       // R/W  32  Separation filter pattern register 26
#define EAVB_SFP27                      ( EAVB_BASE + 0x16C )       // R/W  32  Separation filter pattern register 27
#define EAVB_SFP28                      ( EAVB_BASE + 0x170 )       // R/W  32  Separation filter pattern register 28
#define EAVB_SFP29                      ( EAVB_BASE + 0x174 )       // R/W  32  Separation filter pattern register 29
#define EAVB_SFP30                      ( EAVB_BASE + 0x178 )       // R/W  32  Separation filter pattern register 30
#define EAVB_SFP31                      ( EAVB_BASE + 0x17C )       // R/W  32  Separation filter pattern register 31
#define EAVB_SFV0                       ( EAVB_BASE + 0x1B8 )       // R/W  32  Separation Filter Value register 0
#define EAVB_SFV1                       ( EAVB_BASE + 0x1BC )       // R/W  32  Separation Filter Value register 1
#define EAVB_SFM0                       ( EAVB_BASE + 0x1C0 )       // R/W  32  Separation filter mask register 0
#define EAVB_SFM1                       ( EAVB_BASE + 0x1C4 )       // R/W  32  Separation filter mask register 1
#define EAVB_SFL                        ( EAVB_BASE + 0x1C8 )       // R/W  32  Separation Filter Load register
#define EAVB_PCRC                       ( EAVB_BASE + 0x1CC )       // R/W  32  Payload CRC register
#define EAVB_CIAR0                      ( EAVB_BASE + 0x200 )       // R    32  Current Incremental Address register 0
#define EAVB_CIAR1                      ( EAVB_BASE + 0x204 )       // R    32  Current Incremental Address register 1
#define EAVB_CIAR2                      ( EAVB_BASE + 0x208 )       // R    32  Current Incremental Address register 2
#define EAVB_CIAR3                      ( EAVB_BASE + 0x20C )       // R    32  Current Incremental Address register 3
#define EAVB_CIAR4                      ( EAVB_BASE + 0x210 )       // R    32  Current Incremental Address register 4
#define EAVB_CIAR5                      ( EAVB_BASE + 0x214 )       // R    32  Current Incremental Address register 5
#define EAVB_CIAR6                      ( EAVB_BASE + 0x218 )       // R    32  Current Incremental Address register 6
#define EAVB_CIAR7                      ( EAVB_BASE + 0x21C )       // R    32  Current Incremental Address register 7
#define EAVB_CIAR8                      ( EAVB_BASE + 0x220 )       // R    32  Current Incremental Address register 8
#define EAVB_CIAR9                      ( EAVB_BASE + 0x224 )       // R    32  Current Incremental Address register 9
#define EAVB_CIAR10                     ( EAVB_BASE + 0x228 )       // R    32  Current Incremental Address register 10
#define EAVB_CIAR11                     ( EAVB_BASE + 0x22C )       // R    32  Current Incremental Address register 11
#define EAVB_CIAR12                     ( EAVB_BASE + 0x230 )       // R    32  Current Incremental Address register 12
#define EAVB_CIAR13                     ( EAVB_BASE + 0x234 )       // R    32  Current Incremental Address register 13
#define EAVB_CIAR14                     ( EAVB_BASE + 0x238 )       // R    32  Current Incremental Address register 14
#define EAVB_CIAR15                     ( EAVB_BASE + 0x23C )       // R    32  Current Incremental Address register 15
#define EAVB_CIAR16                     ( EAVB_BASE + 0x240 )       // R    32  Current Incremental Address register 16
#define EAVB_CIAR17                     ( EAVB_BASE + 0x244 )       // R    32  Current Incremental Address register 17
#define EAVB_LIAR0                      ( EAVB_BASE + 0x280 )       // R    32  Last Incremental Address register 0
#define EAVB_LIAR1                      ( EAVB_BASE + 0x284 )       // R    32  Last Incremental Address register 1
#define EAVB_LIAR2                      ( EAVB_BASE + 0x288 )       // R    32  Last Incremental Address register 2
#define EAVB_LIAR3                      ( EAVB_BASE + 0x28C )       // R    32  Last Incremental Address register 3
#define EAVB_LIAR4                      ( EAVB_BASE + 0x290 )       // R    32  Last Incremental Address register 4
#define EAVB_LIAR5                      ( EAVB_BASE + 0x294 )       // R    32  Last Incremental Address register 5
#define EAVB_LIAR6                      ( EAVB_BASE + 0x298 )       // R    32  Last Incremental Address register 6
#define EAVB_LIAR7                      ( EAVB_BASE + 0x29C )       // R    32  Last Incremental Address register 7
#define EAVB_LIAR8                      ( EAVB_BASE + 0x2A0 )       // R    32  Last Incremental Address register 8
#define EAVB_LIAR9                      ( EAVB_BASE + 0x2A4 )       // R    32  Last Incremental Address register 9
#define EAVB_LIAR10                     ( EAVB_BASE + 0x2A8 )       // R    32  Last Incremental Address register 10
#define EAVB_LIAR11                     ( EAVB_BASE + 0x2AC )       // R    32  Last Incremental Address register 11
#define EAVB_LIAR12                     ( EAVB_BASE + 0x2B0 )       // R    32  Last Incremental Address register 12
#define EAVB_LIAR13                     ( EAVB_BASE + 0x2B4 )       // R    32  Last Incremental Address register 13
#define EAVB_LIAR14                     ( EAVB_BASE + 0x2B8 )       // R    32  Last Incremental Address register 14
#define EAVB_LIAR15                     ( EAVB_BASE + 0x2BC )       // R    32  Last Incremental Address register 15
#define EAVB_LIAR16                     ( EAVB_BASE + 0x2C0 )       // R    32  Last Incremental Address register 16
#define EAVB_LIAR17                     ( EAVB_BASE + 0x2C4 )       // R    32  Last Incremental Address register 17
#define EAVB_TGC                        ( EAVB_BASE + 0x300 )       // R/W  32  Transmit configuration register
#define EAVB_TCCR                       ( EAVB_BASE + 0x304 )       // R/W  32  Transmit configuration control register
#define EAVB_TSR                        ( EAVB_BASE + 0x308 )       // R    32  Transmit status register
#define EAVB_MFA                        ( EAVB_BASE + 0x30C )       // R    32  E-MAC status FIFO Access register
#define EAVB_TFA0                       ( EAVB_BASE + 0x310 )       // R    32  Time stamp FIFO access register 0
#define EAVB_TFA1                       ( EAVB_BASE + 0x314 )       // R    32  Time stamp FIFO access register 1
#define EAVB_TFA2                       ( EAVB_BASE + 0x318 )       // R    32  Time stamp FIFO access register 2
#define EAVB_CIVR0                      ( EAVB_BASE + 0x320 )       // R/W  32  CBS increment value register 0
#define EAVB_CIVR1                      ( EAVB_BASE + 0x324 )       // R/W  32  CBS increment value register 1
#define EAVB_CDVR0                      ( EAVB_BASE + 0x328 )       // R/W  32  CBS decrement value register 0
#define EAVB_CDVR1                      ( EAVB_BASE + 0x32C )       // R/W  32  CBS decrement value register 1
#define EAVB_CUL0                       ( EAVB_BASE + 0x330 )       // R/W  32  CBS upper limit register 0
#define EAVB_CUL1                       ( EAVB_BASE + 0x334 )       // R/W  32  CBS upper limit register 1
#define EAVB_CLL0                       ( EAVB_BASE + 0x338 )       // R/W  32  CBS lower limit register 0
#define EAVB_CLL1                       ( EAVB_BASE + 0x33C )       // R/W  32  CBS lower limit register 1
#define EAVB_DIC                        ( EAVB_BASE + 0x350 )       // R/W  32  Descriptor interrupt control register
#define EAVB_DIS                        ( EAVB_BASE + 0x354 )       // R/W  32  Descriptor interrupt status register
#define EAVB_EIC                        ( EAVB_BASE + 0x358 )       // R/W  32  Error interrupt control register
#define EAVB_EIS                        ( EAVB_BASE + 0x35C )       // R/W  32  Error interrupt status register
#define EAVB_RIC0                       ( EAVB_BASE + 0x360 )       // R/W  32  Receive interrupt control register 0
#define EAVB_RIS0                       ( EAVB_BASE + 0x364 )       // R/W  32  Receive interrupt status register 0
#define EAVB_RIC1                       ( EAVB_BASE + 0x368 )       // R/W  32  Receive interrupt control register 1
#define EAVB_RIS1                       ( EAVB_BASE + 0x36C )       // R/W  32  Receive interrupt status register 1
#define EAVB_RIC2                       ( EAVB_BASE + 0x370 )       // R/W  32  Receive interrupt control register 2
#define EAVB_RIS2                       ( EAVB_BASE + 0x374 )       // R/W  32  Receive interrupt status register 2
#define EAVB_TIC                        ( EAVB_BASE + 0x378 )       // R/W  32  Transmit interrupt control register
#define EAVB_TIS                        ( EAVB_BASE + 0x37C )       // R/W  32  Transmit interrupt status register
#define EAVB_ISS                        ( EAVB_BASE + 0x380 )       // R    32  Interrupt summary status register
#define EAVB_CIE                        ( EAVB_BASE + 0x384 )       // R/W  32  Common Interrupt Enable register
#define EAVB_RIC3                       ( EAVB_BASE + 0x388 )       // R/W  32  Reception Interrupt Control register 3
#define EAVB_RIS3                       ( EAVB_BASE + 0x38C )       // R/W  32  Reception Interrupt Status register 3
#define EAVB_GCCR                       ( EAVB_BASE + 0x390 )       // R/W  32  gPTP configuration control register
#define EAVB_GMTT                       ( EAVB_BASE + 0x394 )       // R/W  32  gPTP maximum transit time register
#define EAVB_GPTC                       ( EAVB_BASE + 0x398 )       // R/W  32  gPTP presentation time comparison register
#define EAVB_GTI                        ( EAVB_BASE + 0x39C )       // R/W  32  gPTP tiEAVB_CIEmer increment register
#define EAVB_GTO0                       ( EAVB_BASE + 0x3A0 )       // R/W  32  gPTP timer offset register 0
#define EAVB_GTO1                       ( EAVB_BASE + 0x3A4 )       // R/W  32  gPTP timer offset register 1
#define EAVB_GTO2                       ( EAVB_BASE + 0x3A8 )       // R/W  32  gPTP timer offset register 2
#define EAVB_GIC                        ( EAVB_BASE + 0x3AC )       // R/W  32  gPTP interrupt control register
#define EAVB_GIS                        ( EAVB_BASE + 0x3B0 )       // R/W  32  gPTP interrupt status register
#define EAVB_GCPT                       ( EAVB_BASE + 0x3B4 )       // R    32  Gptp Captured Presentation Time register
#define EAVB_GCT0                       ( EAVB_BASE + 0x3B8 )       // R/W  32  gPTP timer capture register 0
#define EAVB_GCT1                       ( EAVB_BASE + 0x3BC )       // R/W  32  gPTP timer capture register 1
#define EAVB_GCT2                       ( EAVB_BASE + 0x3C0 )       // R/W  32  gPTP timer capture register 2
#define EAVB_GSR                        ( EAVB_BASE + 0x3C4 )       // R    32  Gptp Status register
#define EAVB_GIE                        ( EAVB_BASE + 0x3CC )       // R/W  32  Gptp Interrupt Enable register
#define EAVB_GID                        ( EAVB_BASE + 0x3D0 )       // R/W  32  Gptp Interrupt Disable register
#define EAVB_GIL                        ( EAVB_BASE + 0x3D4 )       // R/W  32  Gptp Interrupt Line selection register
#define EAVB_GACP                       ( EAVB_BASE + 0x3DC )       // R/W  32  Gptp Avtp Capture Prescaler register
#define EAVB_GCAT0                      ( EAVB_BASE + 0x400 )       // R    32  Gptp Captured Avtp Time register 0
#define EAVB_GCAT1                      ( EAVB_BASE + 0x404 )       // R    32  Gptp Captured Avtp Time register 1
#define EAVB_GCAT2                      ( EAVB_BASE + 0x408 )       // R    32  Gptp Captured Avtp Time register 2
#define EAVB_DIL                        ( EAVB_BASE + 0x440 )       // R/W  32  Descriptor Interrupt Line selection register
#define EAVB_EIL                        ( EAVB_BASE + 0x444 )       // R/W  32  Error Interrupt Line selection register
#define EAVB_TIL                        ( EAVB_BASE + 0x448 )       // R/W  32  Transmission Interrupt Line selection register
#define EAVB_DIE                        ( EAVB_BASE + 0x450 )       // R/W  32  Descriptor Interrupt Enable register
#define EAVB_DID                        ( EAVB_BASE + 0x454 )       // R/W  32  Descriptor Interrupt Disable register
#define EAVB_EIE                        ( EAVB_BASE + 0x458 )       // R/W  32  Error Interrupt Enable register
#define EAVB_EID                        ( EAVB_BASE + 0x45C )       // R/W  32  Error Interrupt Disable register
#define EAVB_RIE0                       ( EAVB_BASE + 0x460 )       // R/W  32  Reception Interrupt Enable register 0
#define EAVB_RID0                       ( EAVB_BASE + 0x464 )       // R/W  32  Reception Interrupt Disable register 0
#define EAVB_RIE1                       ( EAVB_BASE + 0x468 )       // R/W  32  Reception Interrupt Enable register 1
#define EAVB_RID1                       ( EAVB_BASE + 0x46C )       // R/W  32  Reception Interrupt Disable register 1
#define EAVB_RIE2                       ( EAVB_BASE + 0x470 )       // R/W  32  Reception Interrupt Enable register 2
#define EAVB_RID2                       ( EAVB_BASE + 0x474 )       // R/W  32  Reception Interrupt Disable register 2
#define EAVB_TIE                        ( EAVB_BASE + 0x478 )       // R/W  32  Transmission Interrupt Enable register
#define EAVB_TID                        ( EAVB_BASE + 0x47C )       // R/W  32  Transmission Interrupt Disable register
#define EAVB_RIE3                       ( EAVB_BASE + 0x488 )       // R/W  32  Reception Interrupt Enable register 3
#define EAVB_RID3                       ( EAVB_BASE + 0x48C )       // R/W  32  Reception Interrupt Disable register 3
#define EAVB_ECMR                       ( EAVB_BASE + 0x500 )       // R/W  32  E-MAC mode register
#define EAVB_RFLR                       ( EAVB_BASE + 0x508 )       // R/W  32  Receive frame length register
#define EAVB_ECSR                       ( EAVB_BASE + 0x510 )       // R/W  32  E-MAC status register
#define EAVB_ECSIPR                     ( EAVB_BASE + 0x518 )       // R/W  32  E-MAC interrupt permission register
#define EAVB_PIR                        ( EAVB_BASE + 0x520 )       // R/W  32  PHY interface register
#define EAVB_PSR                        ( EAVB_BASE + 0x528 )       // R    32  PHY Status register
#define EAVB_PIPR                       ( EAVB_BASE + 0x52C )       // R/W  32  PHY_INT Polarity register
#define EAVB_APR                        ( EAVB_BASE + 0x554 )       // R/W  32  Auto PAUSE frame register
#define EAVB_MPR                        ( EAVB_BASE + 0x558 )       // R/W  32  Manual PAUSE frame register
#define EAVB_PFTCR                      ( EAVB_BASE + 0x55C )       // R    32  PAUSE frame transmit counter
#define EAVB_PFRCR                      ( EAVB_BASE + 0x560 )       // R    32  PAUSE frame receive counter
#define EAVB_PFTTLR                     ( EAVB_BASE + 0x564 )       // R/W  32  PAUSE frame transmit times limit
#define EAVB_PFTTCR                     ( EAVB_BASE + 0x568 )       // R    32  PAUSE frame transmit times counter
#define EAVB_GECMR                      ( EAVB_BASE + 0x5B0 )       // R/W  32  EthernetAVB Mode register
#define EAVB_MAHR                       ( EAVB_BASE + 0x5C0 )       // R/W  32  E-MAC address high register
#define EAVB_MALR                       ( EAVB_BASE + 0x5C8 )       // R/W  32  E-MAC address low register
#define EAVB_FTTOCR                     ( EAVB_BASE + 0x700 )       // R/W  32  Frame transmit time-out counter
#define EAVB_CEFCR                      ( EAVB_BASE + 0x740 )       // R/W  32  CRC error frame receive counter register
#define EAVB_FRECR                      ( EAVB_BASE + 0x748 )       // R/W  32  Frame receive error counter register
#define EAVB_TSFRCR                     ( EAVB_BASE + 0x750 )       // R/W  32  Too-short frame receive counter register
#define EAVB_TLFRCR                     ( EAVB_BASE + 0x758 )       // R/W  32  Too-long frame receive counter register
#define EAVB_RFCR                       ( EAVB_BASE + 0x760 )       // R/W  32  Residual-bit frame receive counter register
#define EAVB_MAFCR                      ( EAVB_BASE + 0x778 )       // R/W  32  Multicast address frame receive counter register


// *** 52A. CAN-FD **********************************************************************************************************************************
// CANFD.h
#define RSCFD0CFDGRMCFG                 0xE66C04FC                  // Global interface mode select register
#define RSCFD0C0CFG                     0xE66C0000                  // Channel 0 configuration register
#define RSCFD0C1CFG                     0xE66C0010                  // Channel 1 configuration register
#define RSCFD0C0CTR                     0xE66C0004                  // Channel 0 control register
#define RSCFD0C1CTR                     0xE66C0014                  // Channel 1 control register
#define RSCFD0C0STS                     0xE66C0008                  // Channel 0 status register
#define RSCFD0C1STS                     0xE66C0018                  // Channel 1 status register
#define RSCFD0C0ERFL                    0xE66C000C                  // Channel 0 error flag register
#define RSCFD0C1ERFL                    0xE66C001C                  // Channel 1 error flag register
#define RSCFD0GCFG                      0xE66C0084                  // Global configuration register
#define RSCFD0GCTR                      0xE66C0088                  // Global control register
#define RSCFD0GSTS                      0xE66C008C                  // Global status register
#define RSCFD0GERFL                     0xE66C0090                  // Global error flag register
#define RSCFD0GTSC                      0xE66C0094                  // Global timestamp counter register
#define RSCFD0GTINTSTS0                 0xE66C0460                  // Global TX interrupt status register 0
#define RSCFD0GTINTSTS1                 0xE66C0464                  // Global TX interrupt status register 1
#define RSCFD0GAFLECTR                  0xE66C0098                  // Receive rule entry control register
#define RSCFD0GAFLCFG0                  0xE66C009C                  // Receive rule configuration register 0
#define RSCFD0GAFLCFG1                  0xE66C00A0                  // Receive rule configuration register 1
#define RSCFD0GAFLID0                   0xE66C0500                  // Receive rule ID register 0
#define RSCFD0GAFLID1                   0xE66C0510                  // Receive rule ID register 1
#define RSCFD0GAFLID2                   0xE66C0520                  // Receive rule ID register 2
#define RSCFD0GAFLID3                   0xE66C0530                  // Receive rule ID register 3
#define RSCFD0GAFLID4                   0xE66C0540                  // Receive rule ID register 4
#define RSCFD0GAFLID5                   0xE66C0550                  // Receive rule ID register 5
#define RSCFD0GAFLID6                   0xE66C0560                  // Receive rule ID register 6
#define RSCFD0GAFLID7                   0xE66C0570                  // Receive rule ID register 7
#define RSCFD0GAFLID8                   0xE66C0580                  // Receive rule ID register 8
#define RSCFD0GAFLID9                   0xE66C0590                  // Receive rule ID register 9
#define RSCFD0GAFLID10                  0xE66C05A0                  // Receive rule ID register 10
#define RSCFD0GAFLID11                  0xE66C05B0                  // Receive rule ID register 11
#define RSCFD0GAFLID12                  0xE66C05C0                  // Receive rule ID register 12
#define RSCFD0GAFLID13                  0xE66C05D0                  // Receive rule ID register 13
#define RSCFD0GAFLID14                  0xE66C05E0                  // Receive rule ID register 14
#define RSCFD0GAFLID15                  0xE66C05F0                  // Receive rule ID register 15
#define RSCFD0GAFLM0                    0xE66C0504                  // Receive rule mask register 0
#define RSCFD0GAFLM1                    0xE66C0514                  // Receive rule mask register 1
#define RSCFD0GAFLM2                    0xE66C0524                  // Receive rule mask register 2
#define RSCFD0GAFLM3                    0xE66C0534                  // Receive rule mask register 3
#define RSCFD0GAFLM4                    0xE66C0544                  // Receive rule mask register 4
#define RSCFD0GAFLM5                    0xE66C0554                  // Receive rule mask register 5
#define RSCFD0GAFLM6                    0xE66C0564                  // Receive rule mask register 6
#define RSCFD0GAFLM7                    0xE66C0574                  // Receive rule mask register 7
#define RSCFD0GAFLM8                    0xE66C0584                  // Receive rule mask register 8
#define RSCFD0GAFLM9                    0xE66C0594                  // Receive rule mask register 9
#define RSCFD0GAFLM10                   0xE66C05A4                  // Receive rule mask register 10
#define RSCFD0GAFLM11                   0xE66C05B4                  // Receive rule mask register 11
#define RSCFD0GAFLM12                   0xE66C05C4                  // Receive rule mask register 12
#define RSCFD0GAFLM13                   0xE66C05D4                  // Receive rule mask register 13
#define RSCFD0GAFLM14                   0xE66C05E4                  // Receive rule mask register 14
#define RSCFD0GAFLM15                   0xE66C05F4                  // Receive rule mask register 15
#define RSCFD0GAFLP0_0                  0xE66C0508                  // Receive rule pointer 0 register 0
#define RSCFD0GAFLP0_1                  0xE66C0518                  // Receive rule pointer 0 register 1
#define RSCFD0GAFLP0_2                  0xE66C0528                  // Receive rule pointer 0 register 2
#define RSCFD0GAFLP0_3                  0xE66C0538                  // Receive rule pointer 0 register 3
#define RSCFD0GAFLP0_4                  0xE66C0548                  // Receive rule pointer 0 register 4
#define RSCFD0GAFLP0_5                  0xE66C0558                  // Receive rule pointer 0 register 5
#define RSCFD0GAFLP0_6                  0xE66C0568                  // Receive rule pointer 0 register 6
#define RSCFD0GAFLP0_7                  0xE66C0578                  // Receive rule pointer 0 register 7
#define RSCFD0GAFLP0_8                  0xE66C0588                  // Receive rule pointer 0 register 8
#define RSCFD0GAFLP0_9                  0xE66C0598                  // Receive rule pointer 0 register 9
#define RSCFD0GAFLP0_10                 0xE66C05A8                  // Receive rule pointer 0 register 10
#define RSCFD0GAFLP0_11                 0xE66C05B8                  // Receive rule pointer 0 register 11
#define RSCFD0GAFLP0_12                 0xE66C05C8                  // Receive rule pointer 0 register 12
#define RSCFD0GAFLP0_13                 0xE66C05D8                  // Receive rule pointer 0 register 13
#define RSCFD0GAFLP0_14                 0xE66C05E8                  // Receive rule pointer 0 register 14
#define RSCFD0GAFLP0_15                 0xE66C05F8                  // Receive rule pointer 0 register 15
#define RSCFD0GAFLP1_0                  0xE66C050C                  // Receive rule pointer 1 register 0
#define RSCFD0GAFLP1_1                  0xE66C051C                  // Receive rule pointer 1 register 1
#define RSCFD0GAFLP1_2                  0xE66C052C                  // Receive rule pointer 1 register 2
#define RSCFD0GAFLP1_3                  0xE66C053C                  // Receive rule pointer 1 register 3
#define RSCFD0GAFLP1_4                  0xE66C054C                  // Receive rule pointer 1 register 4
#define RSCFD0GAFLP1_5                  0xE66C055C                  // Receive rule pointer 1 register 5
#define RSCFD0GAFLP1_6                  0xE66C056C                  // Receive rule pointer 1 register 6
#define RSCFD0GAFLP1_7                  0xE66C057C                  // Receive rule pointer 1 register 7
#define RSCFD0GAFLP1_8                  0xE66C058C                  // Receive rule pointer 1 register 8
#define RSCFD0GAFLP1_9                  0xE66C059C                  // Receive rule pointer 1 register 9
#define RSCFD0GAFLP1_10                 0xE66C05AC                  // Receive rule pointer 1 register 10
#define RSCFD0GAFLP1_11                 0xE66C05BC                  // Receive rule pointer 1 register 11
#define RSCFD0GAFLP1_12                 0xE66C05CC                  // Receive rule pointer 1 register 12
#define RSCFD0GAFLP1_13                 0xE66C05DC                  // Receive rule pointer 1 register 13
#define RSCFD0GAFLP1_14                 0xE66C05EC                  // Receive rule pointer 1 register 14
#define RSCFD0GAFLP1_15                 0xE66C05FC                  // Receive rule pointer 1 register 15
#define RSCFD0RMNB                      0xE66C00A4                  // Receive buffer number register
#define RSCFD0RMND0                     0xE66C00A8                  // Receive buffer new data register 0
#define RSCFD0RMND1                     0xE66C00AC                  // Receive buffer new data register 1
#define RSCFD0RMND2                     0xE66C00B0                  // Receive buffer new data register 2
#define RSCFD0RMID0                     0xE66C0600                  // Receive buffer ID register 0
#define RSCFD0RMID1                     0xE66C0610                  // Receive buffer ID register 1
#define RSCFD0RMID2                     0xE66C0620                  // Receive buffer ID register 2
#define RSCFD0RMID3                     0xE66C0630                  // Receive buffer ID register 3
#define RSCFD0RMID4                     0xE66C0640                  // Receive buffer ID register 4
#define RSCFD0RMID5                     0xE66C0650                  // Receive buffer ID register 5
#define RSCFD0RMID6                     0xE66C0660                  // Receive buffer ID register 6
#define RSCFD0RMID7                     0xE66C0670                  // Receive buffer ID register 7
#define RSCFD0RMID8                     0xE66C0680                  // Receive buffer ID register 8
#define RSCFD0RMID9                     0xE66C0690                  // Receive buffer ID register 9
#define RSCFD0RMID10                    0xE66C06A0                  // Receive buffer ID register 10
#define RSCFD0RMID11                    0xE66C06B0                  // Receive buffer ID register 11
#define RSCFD0RMID12                    0xE66C06C0                  // Receive buffer ID register 12
#define RSCFD0RMID13                    0xE66C06D0                  // Receive buffer ID register 13
#define RSCFD0RMID14                    0xE66C06E0                  // Receive buffer ID register 14
#define RSCFD0RMID15                    0xE66C06F0                  // Receive buffer ID register 15
#define RSCFD0RMID16                    0xE66C0700                  // Receive buffer ID register 16
#define RSCFD0RMID17                    0xE66C0710                  // Receive buffer ID register 17
#define RSCFD0RMID18                    0xE66C0720                  // Receive buffer ID register 18
#define RSCFD0RMID19                    0xE66C0730                  // Receive buffer ID register 19
#define RSCFD0RMID20                    0xE66C0740                  // Receive buffer ID register 20
#define RSCFD0RMID21                    0xE66C0750                  // Receive buffer ID register 21
#define RSCFD0RMID22                    0xE66C0760                  // Receive buffer ID register 22
#define RSCFD0RMID23                    0xE66C0770                  // Receive buffer ID register 23
#define RSCFD0RMID24                    0xE66C0780                  // Receive buffer ID register 24
#define RSCFD0RMID25                    0xE66C0790                  // Receive buffer ID register 25
#define RSCFD0RMID26                    0xE66C07A0                  // Receive buffer ID register 26
#define RSCFD0RMID27                    0xE66C07B0                  // Receive buffer ID register 27
#define RSCFD0RMID28                    0xE66C07C0                  // Receive buffer ID register 28
#define RSCFD0RMID29                    0xE66C07D0                  // Receive buffer ID register 29
#define RSCFD0RMID30                    0xE66C07E0                  // Receive buffer ID register 30
#define RSCFD0RMID31                    0xE66C07F0                  // Receive buffer ID register 31
#define RSCFD0RMPTR0                    0xE66C0604                  // Receive buffer pointer register 0
#define RSCFD0RMPTR1                    0xE66C0614                  // Receive buffer pointer register 1
#define RSCFD0RMPTR2                    0xE66C0624                  // Receive buffer pointer register 2
#define RSCFD0RMPTR3                    0xE66C0634                  // Receive buffer pointer register 3
#define RSCFD0RMPTR4                    0xE66C0644                  // Receive buffer pointer register 4
#define RSCFD0RMPTR5                    0xE66C0654                  // Receive buffer pointer register 5
#define RSCFD0RMPTR6                    0xE66C0664                  // Receive buffer pointer register 6
#define RSCFD0RMPTR7                    0xE66C0674                  // Receive buffer pointer register 7
#define RSCFD0RMPTR8                    0xE66C0684                  // Receive buffer pointer register 8
#define RSCFD0RMPTR9                    0xE66C0694                  // Receive buffer pointer register 9
#define RSCFD0RMPTR10                   0xE66C06A4                  // Receive buffer pointer register 10
#define RSCFD0RMPTR11                   0xE66C06B4                  // Receive buffer pointer register 11
#define RSCFD0RMPTR12                   0xE66C06C4                  // Receive buffer pointer register 12
#define RSCFD0RMPTR13                   0xE66C06D4                  // Receive buffer pointer register 13
#define RSCFD0RMPTR14                   0xE66C06E4                  // Receive buffer pointer register 14
#define RSCFD0RMPTR15                   0xE66C06F4                  // Receive buffer pointer register 15
#define RSCFD0RMPTR16                   0xE66C0704                  // Receive buffer pointer register 16
#define RSCFD0RMPTR17                   0xE66C0714                  // Receive buffer pointer register 17
#define RSCFD0RMPTR18                   0xE66C0724                  // Receive buffer pointer register 18
#define RSCFD0RMPTR19                   0xE66C0734                  // Receive buffer pointer register 19
#define RSCFD0RMPTR20                   0xE66C0744                  // Receive buffer pointer register 20
#define RSCFD0RMPTR21                   0xE66C0754                  // Receive buffer pointer register 21
#define RSCFD0RMPTR22                   0xE66C0764                  // Receive buffer pointer register 22
#define RSCFD0RMPTR23                   0xE66C0774                  // Receive buffer pointer register 23
#define RSCFD0RMPTR24                   0xE66C0784                  // Receive buffer pointer register 24
#define RSCFD0RMPTR25                   0xE66C0794                  // Receive buffer pointer register 25
#define RSCFD0RMPTR26                   0xE66C07A4                  // Receive buffer pointer register 26
#define RSCFD0RMPTR27                   0xE66C07B4                  // Receive buffer pointer register 27
#define RSCFD0RMPTR28                   0xE66C07C4                  // Receive buffer pointer register 28
#define RSCFD0RMPTR29                   0xE66C07D4                  // Receive buffer pointer register 29
#define RSCFD0RMPTR30                   0xE66C07E4                  // Receive buffer pointer register 30
#define RSCFD0RMPTR31                   0xE66C07F4                  // Receive buffer pointer register 31
#define RSCFD0RMDF0_0                   0xE66C0608                  // Receive buffer data field 0 register 0
#define RSCFD0RMDF0_1                   0xE66C0618                  // Receive buffer data field 0 register 1
#define RSCFD0RMDF0_2                   0xE66C0628                  // Receive buffer data field 0 register 2
#define RSCFD0RMDF0_3                   0xE66C0638                  // Receive buffer data field 0 register 3
#define RSCFD0RMDF0_4                   0xE66C0648                  // Receive buffer data field 0 register 4
#define RSCFD0RMDF0_5                   0xE66C0658                  // Receive buffer data field 0 register 5
#define RSCFD0RMDF0_6                   0xE66C0668                  // Receive buffer data field 0 register 6
#define RSCFD0RMDF0_7                   0xE66C0678                  // Receive buffer data field 0 register 7
#define RSCFD0RMDF0_8                   0xE66C0688                  // Receive buffer data field 0 register 8
#define RSCFD0RMDF0_9                   0xE66C0698                  // Receive buffer data field 0 register 9
#define RSCFD0RMDF0_10                  0xE66C06A8                  // Receive buffer data field 0 register 10
#define RSCFD0RMDF0_11                  0xE66C06B8                  // Receive buffer data field 0 register 11
#define RSCFD0RMDF0_12                  0xE66C06C8                  // Receive buffer data field 0 register 12
#define RSCFD0RMDF0_13                  0xE66C06D8                  // Receive buffer data field 0 register 13
#define RSCFD0RMDF0_14                  0xE66C06E8                  // Receive buffer data field 0 register 14
#define RSCFD0RMDF0_15                  0xE66C06F8                  // Receive buffer data field 0 register 15
#define RSCFD0RMDF0_16                  0xE66C0708                  // Receive buffer data field 0 register 16
#define RSCFD0RMDF0_17                  0xE66C0718                  // Receive buffer data field 0 register 17
#define RSCFD0RMDF0_18                  0xE66C0728                  // Receive buffer data field 0 register 18
#define RSCFD0RMDF0_19                  0xE66C0738                  // Receive buffer data field 0 register 19
#define RSCFD0RMDF0_20                  0xE66C0748                  // Receive buffer data field 0 register 20
#define RSCFD0RMDF0_21                  0xE66C0758                  // Receive buffer data field 0 register 21
#define RSCFD0RMDF0_22                  0xE66C0768                  // Receive buffer data field 0 register 22
#define RSCFD0RMDF0_23                  0xE66C0778                  // Receive buffer data field 0 register 23
#define RSCFD0RMDF0_24                  0xE66C0788                  // Receive buffer data field 0 register 24
#define RSCFD0RMDF0_25                  0xE66C0798                  // Receive buffer data field 0 register 25
#define RSCFD0RMDF0_26                  0xE66C07A8                  // Receive buffer data field 0 register 26
#define RSCFD0RMDF0_27                  0xE66C07B8                  // Receive buffer data field 0 register 27
#define RSCFD0RMDF0_28                  0xE66C07C8                  // Receive buffer data field 0 register 28
#define RSCFD0RMDF0_29                  0xE66C07D8                  // Receive buffer data field 0 register 29
#define RSCFD0RMDF0_30                  0xE66C07E8                  // Receive buffer data field 0 register 30
#define RSCFD0RMDF0_31                  0xE66C07F8                  // Receive buffer data field 0 register 31
#define RSCFD0RMDF1_0                   0xE66C060C                  // Receive buffer data field 1 register 0
#define RSCFD0RMDF1_1                   0xE66C061C                  // Receive buffer data field 1 register 1
#define RSCFD0RMDF1_2                   0xE66C062C                  // Receive buffer data field 1 register 2
#define RSCFD0RMDF1_3                   0xE66C063C                  // Receive buffer data field 1 register 3
#define RSCFD0RMDF1_4                   0xE66C064C                  // Receive buffer data field 1 register 4
#define RSCFD0RMDF1_5                   0xE66C065C                  // Receive buffer data field 1 register 5
#define RSCFD0RMDF1_6                   0xE66C066C                  // Receive buffer data field 1 register 6
#define RSCFD0RMDF1_7                   0xE66C067C                  // Receive buffer data field 1 register 7
#define RSCFD0RMDF1_8                   0xE66C068C                  // Receive buffer data field 1 register 8
#define RSCFD0RMDF1_9                   0xE66C069C                  // Receive buffer data field 1 register 9
#define RSCFD0RMDF1_10                  0xE66C06AC                  // Receive buffer data field 1 register 10
#define RSCFD0RMDF1_11                  0xE66C06BC                  // Receive buffer data field 1 register 11
#define RSCFD0RMDF1_12                  0xE66C06CC                  // Receive buffer data field 1 register 12
#define RSCFD0RMDF1_13                  0xE66C06DC                  // Receive buffer data field 1 register 13
#define RSCFD0RMDF1_14                  0xE66C06EC                  // Receive buffer data field 1 register 14
#define RSCFD0RMDF1_15                  0xE66C06FC                  // Receive buffer data field 1 register 15
#define RSCFD0RMDF1_16                  0xE66C070C                  // Receive buffer data field 1 register 16
#define RSCFD0RMDF1_17                  0xE66C071C                  // Receive buffer data field 1 register 17
#define RSCFD0RMDF1_18                  0xE66C072C                  // Receive buffer data field 1 register 18
#define RSCFD0RMDF1_19                  0xE66C073C                  // Receive buffer data field 1 register 19
#define RSCFD0RMDF1_20                  0xE66C074C                  // Receive buffer data field 1 register 20
#define RSCFD0RMDF1_21                  0xE66C075C                  // Receive buffer data field 1 register 21
#define RSCFD0RMDF1_22                  0xE66C076C                  // Receive buffer data field 1 register 22
#define RSCFD0RMDF1_23                  0xE66C077C                  // Receive buffer data field 1 register 23
#define RSCFD0RMDF1_24                  0xE66C078C                  // Receive buffer data field 1 register 24
#define RSCFD0RMDF1_25                  0xE66C079C                  // Receive buffer data field 1 register 25
#define RSCFD0RMDF1_26                  0xE66C07AC                  // Receive buffer data field 1 register 26
#define RSCFD0RMDF1_27                  0xE66C07BC                  // Receive buffer data field 1 register 27
#define RSCFD0RMDF1_28                  0xE66C07CC                  // Receive buffer data field 1 register 28
#define RSCFD0RMDF1_29                  0xE66C07DC                  // Receive buffer data field 1 register 29
#define RSCFD0RMDF1_30                  0xE66C07EC                  // Receive buffer data field 1 register 30
#define RSCFD0RMDF1_31                  0xE66C07FC                  // Receive buffer data field 1 register 31
#define RSCFD0RFCC0                     0xE66C00B8                  // Receive FIFO buffer configuration and control register 0
#define RSCFD0RFCC1                     0xE66C00BC                  // Receive FIFO buffer configuration and control register 1
#define RSCFD0RFCC2                     0xE66C00C0                  // Receive FIFO buffer configuration and control register 2
#define RSCFD0RFCC3                     0xE66C00C4                  // Receive FIFO buffer configuration and control register 3
#define RSCFD0RFCC4                     0xE66C00C8                  // Receive FIFO buffer configuration and control register 4
#define RSCFD0RFCC5                     0xE66C00CC                  // Receive FIFO buffer configuration and control register 5
#define RSCFD0RFCC6                     0xE66C00D0                  // Receive FIFO buffer configuration and control register 6
#define RSCFD0RFCC7                     0xE66C00D4                  // Receive FIFO buffer configuration and control register 7
#define RSCFD0RFSTS0                    0xE66C00D8                  // Receive FIFO buffer status register 0
#define RSCFD0RFSTS1                    0xE66C00DC                  // Receive FIFO buffer status register 1
#define RSCFD0RFSTS2                    0xE66C00E0                  // Receive FIFO buffer status register 2
#define RSCFD0RFSTS3                    0xE66C00E4                  // Receive FIFO buffer status register 3
#define RSCFD0RFSTS4                    0xE66C00E8                  // Receive FIFO buffer status register 4
#define RSCFD0RFSTS5                    0xE66C00EC                  // Receive FIFO buffer status register 5
#define RSCFD0RFSTS6                    0xE66C00F0                  // Receive FIFO buffer status register 6
#define RSCFD0RFSTS7                    0xE66C00F4                  // Receive FIFO buffer status register 7
#define RSCFD0RFPCTR0                   0xE66C00F8                  // Receive FIFO buffer pointer control register 0
#define RSCFD0RFPCTR1                   0xE66C00FC                  // Receive FIFO buffer pointer control register 1
#define RSCFD0RFPCTR2                   0xE66C0100                  // Receive FIFO buffer pointer control register 2
#define RSCFD0RFPCTR3                   0xE66C0104                  // Receive FIFO buffer pointer control register 3
#define RSCFD0RFPCTR4                   0xE66C0108                  // Receive FIFO buffer pointer control register 4
#define RSCFD0RFPCTR5                   0xE66C010C                  // Receive FIFO buffer pointer control register 5
#define RSCFD0RFPCTR6                   0xE66C0110                  // Receive FIFO buffer pointer control register 6
#define RSCFD0RFPCTR7                   0xE66C0114                  // Receive FIFO buffer pointer control register 7
#define RSCFD0RFID0                     0xE66C0E00                  // Receive FIFO buffer access ID register 0
#define RSCFD0RFID1                     0xE66C0E10                  // Receive FIFO buffer access ID register 1
#define RSCFD0RFID2                     0xE66C0E20                  // Receive FIFO buffer access ID register 2
#define RSCFD0RFID3                     0xE66C0E30                  // Receive FIFO buffer access ID register 3
#define RSCFD0RFID4                     0xE66C0E40                  // Receive FIFO buffer access ID register 4
#define RSCFD0RFID5                     0xE66C0E50                  // Receive FIFO buffer access ID register 5
#define RSCFD0RFID6                     0xE66C0E60                  // Receive FIFO buffer access ID register 6
#define RSCFD0RFID7                     0xE66C0E70                  // Receive FIFO buffer access ID register 7
#define RSCFD0RFPTR0                    0xE66C0E04                  // Receive FIFO buffer access pointer register 0
#define RSCFD0RFPTR1                    0xE66C0E14                  // Receive FIFO buffer access pointer register 1
#define RSCFD0RFPTR2                    0xE66C0E24                  // Receive FIFO buffer access pointer register 2
#define RSCFD0RFPTR3                    0xE66C0E34                  // Receive FIFO buffer access pointer register 3
#define RSCFD0RFPTR4                    0xE66C0E44                  // Receive FIFO buffer access pointer register 4
#define RSCFD0RFPTR5                    0xE66C0E54                  // Receive FIFO buffer access pointer register 5
#define RSCFD0RFPTR6                    0xE66C0E64                  // Receive FIFO buffer access pointer register 6
#define RSCFD0RFPTR7                    0xE66C0E74                  // Receive FIFO buffer access pointer register 7
#define RSCFD0RFDF0_0                   0xE66C0E08                  // Receive FIFO buffer access data field 0 register 0
#define RSCFD0RFDF0_1                   0xE66C0E18                  // Receive FIFO buffer access data field 0 register 1
#define RSCFD0RFDF0_2                   0xE66C0E28                  // Receive FIFO buffer access data field 0 register 2
#define RSCFD0RFDF0_3                   0xE66C0E38                  // Receive FIFO buffer access data field 0 register 3
#define RSCFD0RFDF0_4                   0xE66C0E48                  // Receive FIFO buffer access data field 0 register 4
#define RSCFD0RFDF0_5                   0xE66C0E58                  // Receive FIFO buffer access data field 0 register 5
#define RSCFD0RFDF0_6                   0xE66C0E68                  // Receive FIFO buffer access data field 0 register 6
#define RSCFD0RFDF0_7                   0xE66C0E78                  // Receive FIFO buffer access data field 0 register 7
#define RSCFD0RFDF1_0                   0xE66C0E0C                  // Receive FIFO buffer access data field 1 register 0
#define RSCFD0RFDF1_1                   0xE66C0E1C                  // Receive FIFO buffer access data field 1 register 1
#define RSCFD0RFDF1_2                   0xE66C0E2C                  // Receive FIFO buffer access data field 1 register 2
#define RSCFD0RFDF1_3                   0xE66C0E3C                  // Receive FIFO buffer access data field 1 register 3
#define RSCFD0RFDF1_4                   0xE66C0E4C                  // Receive FIFO buffer access data field 1 register 4
#define RSCFD0RFDF1_5                   0xE66C0E5C                  // Receive FIFO buffer access data field 1 register 5
#define RSCFD0RFDF1_6                   0xE66C0E6C                  // Receive FIFO buffer access data field 1 register 6
#define RSCFD0RFDF1_7                   0xE66C0E7C                  // Receive FIFO buffer access data field 1 register 7
#define RSCFD0CFCC0                     0xE66C0118                  // Transmit/receive FIFO buffer configuration and control register 0
#define RSCFD0CFCC1                     0xE66C011C                  // Transmit/receive FIFO buffer configuration and control register 1
#define RSCFD0CFCC2                     0xE66C0120                  // Transmit/receive FIFO buffer configuration and control register 2
#define RSCFD0CFCC3                     0xE66C0124                  // Transmit/receive FIFO buffer configuration and control register 3
#define RSCFD0CFCC4                     0xE66C0128                  // Transmit/receive FIFO buffer configuration and control register 4
#define RSCFD0CFCC5                     0xE66C012C                  // Transmit/receive FIFO buffer configuration and control register 5
#define RSCFD0CFSTS0                    0xE66C0178                  // Transmit/receive FIFO buffer status register 0
#define RSCFD0CFSTS1                    0xE66C017C                  // Transmit/receive FIFO buffer status register 1
#define RSCFD0CFSTS2                    0xE66C0180                  // Transmit/receive FIFO buffer status register 2
#define RSCFD0CFSTS3                    0xE66C0184                  // Transmit/receive FIFO buffer status register 3
#define RSCFD0CFSTS4                    0xE66C0188                  // Transmit/receive FIFO buffer status register 4
#define RSCFD0CFSTS5                    0xE66C018C                  // Transmit/receive FIFO buffer status register 5
#define RSCFD0CFPCTR0                   0xE66C01D8                  // Transmit/receive FIFO buffer pointer control register 0
#define RSCFD0CFPCTR1                   0xE66C01DC                  // Transmit/receive FIFO buffer pointer control register 1
#define RSCFD0CFPCTR2                   0xE66C01E0                  // Transmit/receive FIFO buffer pointer control register 2
#define RSCFD0CFPCTR3                   0xE66C01E4                  // Transmit/receive FIFO buffer pointer control register 3
#define RSCFD0CFPCTR4                   0xE66C01E8                  // Transmit/receive FIFO buffer pointer control register 4
#define RSCFD0CFPCTR5                   0xE66C01EC                  // Transmit/receive FIFO buffer pointer control register 5
#define RSCFD0CFID0                     0xE66C0E80                  // Transmit/receive FIFO buffer access ID register 0
#define RSCFD0CFID1                     0xE66C0E90                  // Transmit/receive FIFO buffer access ID register 1
#define RSCFD0CFID2                     0xE66C0EA0                  // Transmit/receive FIFO buffer access ID register 2
#define RSCFD0CFID3                     0xE66C0EB0                  // Transmit/receive FIFO buffer access ID register 3
#define RSCFD0CFID4                     0xE66C0EC0                  // Transmit/receive FIFO buffer access ID register 4
#define RSCFD0CFID5                     0xE66C0ED0                  // Transmit/receive FIFO buffer access ID register 5
#define RSCFD0CFPTR0                    0xE66C0E84                  // Transmit/receive FIFO buffer access pointer register 0
#define RSCFD0CFPTR1                    0xE66C0E94                  // Transmit/receive FIFO buffer access pointer register 1
#define RSCFD0CFPTR2                    0xE66C0EA4                  // Transmit/receive FIFO buffer access pointer register 2
#define RSCFD0CFPTR3                    0xE66C0EB4                  // Transmit/receive FIFO buffer access pointer register 3
#define RSCFD0CFPTR4                    0xE66C0EC4                  // Transmit/receive FIFO buffer access pointer register 4
#define RSCFD0CFPTR5                    0xE66C0ED4                  // Transmit/receive FIFO buffer access pointer register 5
#define RSCFD0CFDF0_0                   0xE66C0E88                  // Transmit/receive FIFO buffer access data field 0 register 0
#define RSCFD0CFDF0_1                   0xE66C0E98                  // Transmit/receive FIFO buffer access data field 0 register 1
#define RSCFD0CFDF0_2                   0xE66C0EA8                  // Transmit/receive FIFO buffer access data field 0 register 2
#define RSCFD0CFDF0_3                   0xE66C0EB8                  // Transmit/receive FIFO buffer access data field 0 register 3
#define RSCFD0CFDF0_4                   0xE66C0EC8                  // Transmit/receive FIFO buffer access data field 0 register 4
#define RSCFD0CFDF0_5                   0xE66C0ED8                  // Transmit/receive FIFO buffer access data field 0 register 5
#define RSCFD0CFDF1_0                   0xE66C0E8C                  // Transmit/receive FIFO buffer access data field 1 register 0
#define RSCFD0CFDF1_1                   0xE66C0E9C                  // Transmit/receive FIFO buffer access data field 1 register 1
#define RSCFD0CFDF1_2                   0xE66C0EAC                  // Transmit/receive FIFO buffer access data field 1 register 2
#define RSCFD0CFDF1_3                   0xE66C0EBC                  // Transmit/receive FIFO buffer access data field 1 register 3
#define RSCFD0CFDF1_4                   0xE66C0ECC                  // Transmit/receive FIFO buffer access data field 1 register 4
#define RSCFD0CFDF1_5                   0xE66C0EDC                  // Transmit/receive FIFO buffer access data field 1 register 5
#define RSCFD0FESTS                     0xE66C0238                  // FIFO empty status register
#define RSCFD0FFSTS                     0xE66C023C                  // FIFO full status register
#define RSCFD0FMSTS                     0xE66C0240                  // FIFO Msg lost status register
#define RSCFD0RFISTS                    0xE66C0244                  // Receive FIFO buffer interrupt flag status register
#define RSCFD0CFRISTS                   0xE66C0248                  // Transmit/receive FIFO buffer receive interrupt flag status register
#define RSCFD0CFTISTS                   0xE66C024C                  // Transmit/receive FIFO buffer transmit interrupt flag status register
#define RSCFD0TMC0                      0xE66C0250                  // Transmit buffer control register 0
#define RSCFD0TMC1                      0xE66C0251                  // Transmit buffer control register 1
#define RSCFD0TMC2                      0xE66C0252                  // Transmit buffer control register 2
#define RSCFD0TMC3                      0xE66C0253                  // Transmit buffer control register 3
#define RSCFD0TMC4                      0xE66C0254                  // Transmit buffer control register 4
#define RSCFD0TMC5                      0xE66C0255                  // Transmit buffer control register 5
#define RSCFD0TMC6                      0xE66C0256                  // Transmit buffer control register 6
#define RSCFD0TMC7                      0xE66C0257                  // Transmit buffer control register 7
#define RSCFD0TMC8                      0xE66C0258                  // Transmit buffer control register 8
#define RSCFD0TMC9                      0xE66C0259                  // Transmit buffer control register 9
#define RSCFD0TMC10                     0xE66C025A                  // Transmit buffer control register 10
#define RSCFD0TMC11                     0xE66C025B                  // Transmit buffer control register 11
#define RSCFD0TMC12                     0xE66C025C                  // Transmit buffer control register 12
#define RSCFD0TMC13                     0xE66C025D                  // Transmit buffer control register 13
#define RSCFD0TMC14                     0xE66C025E                  // Transmit buffer control register 14
#define RSCFD0TMC15                     0xE66C025F                  // Transmit buffer control register 15
#define RSCFD0TMC16                     0xE66C0260                  // Transmit buffer control register 16
#define RSCFD0TMC17                     0xE66C0261                  // Transmit buffer control register 17
#define RSCFD0TMC18                     0xE66C0262                  // Transmit buffer control register 18
#define RSCFD0TMC19                     0xE66C0263                  // Transmit buffer control register 19
#define RSCFD0TMC20                     0xE66C0264                  // Transmit buffer control register 20
#define RSCFD0TMC21                     0xE66C0265                  // Transmit buffer control register 21
#define RSCFD0TMC22                     0xE66C0266                  // Transmit buffer control register 22
#define RSCFD0TMC23                     0xE66C0267                  // Transmit buffer control register 23
#define RSCFD0TMC24                     0xE66C0268                  // Transmit buffer control register 24
#define RSCFD0TMC25                     0xE66C0269                  // Transmit buffer control register 25
#define RSCFD0TMC26                     0xE66C026A                  // Transmit buffer control register 26
#define RSCFD0TMC27                     0xE66C026B                  // Transmit buffer control register 27
#define RSCFD0TMC28                     0xE66C026C                  // Transmit buffer control register 28
#define RSCFD0TMC29                     0xE66C026D                  // Transmit buffer control register 29
#define RSCFD0TMC30                     0xE66C026E                  // Transmit buffer control register 30
#define RSCFD0TMC31                     0xE66C026F                  // Transmit buffer control register 31
#define RSCFD0TMSTS0                    0xE66C02D0                  // Transmit buffer status register 0
#define RSCFD0TMSTS1                    0xE66C02D1                  // Transmit buffer status register 1
#define RSCFD0TMSTS2                    0xE66C02D2                  // Transmit buffer status register 2
#define RSCFD0TMSTS3                    0xE66C02D3                  // Transmit buffer status register 3
#define RSCFD0TMSTS4                    0xE66C02D4                  // Transmit buffer status register 4
#define RSCFD0TMSTS5                    0xE66C02D5                  // Transmit buffer status register 5
#define RSCFD0TMSTS6                    0xE66C02D6                  // Transmit buffer status register 6
#define RSCFD0TMSTS7                    0xE66C02D7                  // Transmit buffer status register 7
#define RSCFD0TMSTS8                    0xE66C02D8                  // Transmit buffer status register 8
#define RSCFD0TMSTS9                    0xE66C02D9                  // Transmit buffer status register 9
#define RSCFD0TMSTS10                   0xE66C02DA                  // Transmit buffer status register 10
#define RSCFD0TMSTS11                   0xE66C02DB                  // Transmit buffer status register 11
#define RSCFD0TMSTS12                   0xE66C02DC                  // Transmit buffer status register 12
#define RSCFD0TMSTS13                   0xE66C02DD                  // Transmit buffer status register 13
#define RSCFD0TMSTS14                   0xE66C02DE                  // Transmit buffer status register 14
#define RSCFD0TMSTS15                   0xE66C02DF                  // Transmit buffer status register 15
#define RSCFD0TMSTS16                   0xE66C02E0                  // Transmit buffer status register 16
#define RSCFD0TMSTS17                   0xE66C02E1                  // Transmit buffer status register 17
#define RSCFD0TMSTS18                   0xE66C02E2                  // Transmit buffer status register 18
#define RSCFD0TMSTS19                   0xE66C02E3                  // Transmit buffer status register 19
#define RSCFD0TMSTS20                   0xE66C02E4                  // Transmit buffer status register 20
#define RSCFD0TMSTS21                   0xE66C02E5                  // Transmit buffer status register 21
#define RSCFD0TMSTS22                   0xE66C02E6                  // Transmit buffer status register 22
#define RSCFD0TMSTS23                   0xE66C02E7                  // Transmit buffer status register 23
#define RSCFD0TMSTS24                   0xE66C02E8                  // Transmit buffer status register 24
#define RSCFD0TMSTS25                   0xE66C02E9                  // Transmit buffer status register 25
#define RSCFD0TMSTS26                   0xE66C02EA                  // Transmit buffer status register 26
#define RSCFD0TMSTS27                   0xE66C02EB                  // Transmit buffer status register 27
#define RSCFD0TMSTS28                   0xE66C02EC                  // Transmit buffer status register 28
#define RSCFD0TMSTS29                   0xE66C02ED                  // Transmit buffer status register 29
#define RSCFD0TMSTS30                   0xE66C02EE                  // Transmit buffer status register 30
#define RSCFD0TMSTS31                   0xE66C02EF                  // Transmit buffer status register 31
#define RSCFD0TMID0                     0xE66C1000                  // Transmit buffer ID register 0
#define RSCFD0TMID1                     0xE66C1010                  // Transmit buffer ID register 1
#define RSCFD0TMID2                     0xE66C1020                  // Transmit buffer ID register 2
#define RSCFD0TMID3                     0xE66C1030                  // Transmit buffer ID register 3
#define RSCFD0TMID4                     0xE66C1040                  // Transmit buffer ID register 4
#define RSCFD0TMID5                     0xE66C1050                  // Transmit buffer ID register 5
#define RSCFD0TMID6                     0xE66C1060                  // Transmit buffer ID register 6
#define RSCFD0TMID7                     0xE66C1070                  // Transmit buffer ID register 7
#define RSCFD0TMID8                     0xE66C1080                  // Transmit buffer ID register 8
#define RSCFD0TMID9                     0xE66C1090                  // Transmit buffer ID register 9
#define RSCFD0TMID10                    0xE66C10A0                  // Transmit buffer ID register 10
#define RSCFD0TMID11                    0xE66C10B0                  // Transmit buffer ID register 11
#define RSCFD0TMID12                    0xE66C10C0                  // Transmit buffer ID register 12
#define RSCFD0TMID13                    0xE66C10D0                  // Transmit buffer ID register 13
#define RSCFD0TMID14                    0xE66C10E0                  // Transmit buffer ID register 14
#define RSCFD0TMID15                    0xE66C10F0                  // Transmit buffer ID register 15
#define RSCFD0TMID16                    0xE66C1100                  // Transmit buffer ID register 16
#define RSCFD0TMID17                    0xE66C1110                  // Transmit buffer ID register 17
#define RSCFD0TMID18                    0xE66C1120                  // Transmit buffer ID register 18
#define RSCFD0TMID19                    0xE66C1130                  // Transmit buffer ID register 19
#define RSCFD0TMID20                    0xE66C1140                  // Transmit buffer ID register 20
#define RSCFD0TMID21                    0xE66C1150                  // Transmit buffer ID register 21
#define RSCFD0TMID22                    0xE66C1160                  // Transmit buffer ID register 22
#define RSCFD0TMID23                    0xE66C1170                  // Transmit buffer ID register 23
#define RSCFD0TMID24                    0xE66C1180                  // Transmit buffer ID register 24
#define RSCFD0TMID25                    0xE66C1190                  // Transmit buffer ID register 25
#define RSCFD0TMID26                    0xE66C11A0                  // Transmit buffer ID register 26
#define RSCFD0TMID27                    0xE66C11B0                  // Transmit buffer ID register 27
#define RSCFD0TMID28                    0xE66C11C0                  // Transmit buffer ID register 28
#define RSCFD0TMID29                    0xE66C11D0                  // Transmit buffer ID register 29
#define RSCFD0TMID30                    0xE66C11E0                  // Transmit buffer ID register 30
#define RSCFD0TMID31                    0xE66C11F0                  // Transmit buffer ID register 31
#define RSCFD0TMPTR0                    0xE66C1004                  // Transmit buffer 0ointer register 0
#define RSCFD0TMPTR1                    0xE66C1014                  // Transmit buffer 1ointer register 1
#define RSCFD0TMPTR2                    0xE66C1024                  // Transmit buffer 2ointer register 2
#define RSCFD0TMPTR3                    0xE66C1034                  // Transmit buffer 3ointer register 3
#define RSCFD0TMPTR4                    0xE66C1044                  // Transmit buffer 4ointer register 4
#define RSCFD0TMPTR5                    0xE66C1054                  // Transmit buffer 5ointer register 5
#define RSCFD0TMPTR6                    0xE66C1064                  // Transmit buffer 6ointer register 6
#define RSCFD0TMPTR7                    0xE66C1074                  // Transmit buffer 7ointer register 7
#define RSCFD0TMPTR8                    0xE66C1084                  // Transmit buffer 8ointer register 8
#define RSCFD0TMPTR9                    0xE66C1094                  // Transmit buffer 9ointer register 9
#define RSCFD0TMPTR10                   0xE66C10A4                  // Transmit buffer 10ointer register 10
#define RSCFD0TMPTR11                   0xE66C10B4                  // Transmit buffer 11ointer register 11
#define RSCFD0TMPTR12                   0xE66C10C4                  // Transmit buffer 12ointer register 12
#define RSCFD0TMPTR13                   0xE66C10D4                  // Transmit buffer 13ointer register 13
#define RSCFD0TMPTR14                   0xE66C10E4                  // Transmit buffer 14ointer register 14
#define RSCFD0TMPTR15                   0xE66C10F4                  // Transmit buffer 15ointer register 15
#define RSCFD0TMPTR16                   0xE66C1104                  // Transmit buffer 16ointer register 16
#define RSCFD0TMPTR17                   0xE66C1114                  // Transmit buffer 17ointer register 17
#define RSCFD0TMPTR18                   0xE66C1124                  // Transmit buffer 18ointer register 18
#define RSCFD0TMPTR19                   0xE66C1134                  // Transmit buffer 19ointer register 19
#define RSCFD0TMPTR20                   0xE66C1144                  // Transmit buffer 20ointer register 20
#define RSCFD0TMPTR21                   0xE66C1154                  // Transmit buffer 21ointer register 21
#define RSCFD0TMPTR22                   0xE66C1164                  // Transmit buffer 22ointer register 22
#define RSCFD0TMPTR23                   0xE66C1174                  // Transmit buffer 23ointer register 23
#define RSCFD0TMPTR24                   0xE66C1184                  // Transmit buffer 24ointer register 24
#define RSCFD0TMPTR25                   0xE66C1194                  // Transmit buffer 25ointer register 25
#define RSCFD0TMPTR26                   0xE66C11A4                  // Transmit buffer 26ointer register 26
#define RSCFD0TMPTR27                   0xE66C11B4                  // Transmit buffer 27ointer register 27
#define RSCFD0TMPTR28                   0xE66C11C4                  // Transmit buffer 28ointer register 28
#define RSCFD0TMPTR29                   0xE66C11D4                  // Transmit buffer 29ointer register 29
#define RSCFD0TMPTR30                   0xE66C11E4                  // Transmit buffer 30ointer register 30
#define RSCFD0TMPTR31                   0xE66C11F4                  // Transmit buffer 31ointer register 31
#define RSCFD0TMDF0_0                   0xE66C1008                  // Transmit buffer data field 0 register 0
#define RSCFD0TMDF0_1                   0xE66C1018                  // Transmit buffer data field 0 register 1
#define RSCFD0TMDF0_2                   0xE66C1028                  // Transmit buffer data field 0 register 2
#define RSCFD0TMDF0_3                   0xE66C1038                  // Transmit buffer data field 0 register 3
#define RSCFD0TMDF0_4                   0xE66C1048                  // Transmit buffer data field 0 register 4
#define RSCFD0TMDF0_5                   0xE66C1058                  // Transmit buffer data field 0 register 5
#define RSCFD0TMDF0_6                   0xE66C1068                  // Transmit buffer data field 0 register 6
#define RSCFD0TMDF0_7                   0xE66C1078                  // Transmit buffer data field 0 register 7
#define RSCFD0TMDF0_8                   0xE66C1088                  // Transmit buffer data field 0 register 8
#define RSCFD0TMDF0_9                   0xE66C1098                  // Transmit buffer data field 0 register 9
#define RSCFD0TMDF0_10                  0xE66C10A8                  // Transmit buffer data field 0 register 10
#define RSCFD0TMDF0_11                  0xE66C10B8                  // Transmit buffer data field 0 register 11
#define RSCFD0TMDF0_12                  0xE66C10C8                  // Transmit buffer data field 0 register 12
#define RSCFD0TMDF0_13                  0xE66C10D8                  // Transmit buffer data field 0 register 13
#define RSCFD0TMDF0_14                  0xE66C10E8                  // Transmit buffer data field 0 register 14
#define RSCFD0TMDF0_15                  0xE66C10F8                  // Transmit buffer data field 0 register 15
#define RSCFD0TMDF0_16                  0xE66C1108                  // Transmit buffer data field 0 register 16
#define RSCFD0TMDF0_17                  0xE66C1118                  // Transmit buffer data field 0 register 17
#define RSCFD0TMDF0_18                  0xE66C1128                  // Transmit buffer data field 0 register 18
#define RSCFD0TMDF0_19                  0xE66C1138                  // Transmit buffer data field 0 register 19
#define RSCFD0TMDF0_20                  0xE66C1148                  // Transmit buffer data field 0 register 20
#define RSCFD0TMDF0_21                  0xE66C1158                  // Transmit buffer data field 0 register 21
#define RSCFD0TMDF0_22                  0xE66C1168                  // Transmit buffer data field 0 register 22
#define RSCFD0TMDF0_23                  0xE66C1178                  // Transmit buffer data field 0 register 23
#define RSCFD0TMDF0_24                  0xE66C1188                  // Transmit buffer data field 0 register 24
#define RSCFD0TMDF0_25                  0xE66C1198                  // Transmit buffer data field 0 register 25
#define RSCFD0TMDF0_26                  0xE66C11A8                  // Transmit buffer data field 0 register 26
#define RSCFD0TMDF0_27                  0xE66C11B8                  // Transmit buffer data field 0 register 27
#define RSCFD0TMDF0_28                  0xE66C11C8                  // Transmit buffer data field 0 register 28
#define RSCFD0TMDF0_29                  0xE66C11D8                  // Transmit buffer data field 0 register 29
#define RSCFD0TMDF0_30                  0xE66C11E8                  // Transmit buffer data field 0 register 30
#define RSCFD0TMDF0_31                  0xE66C11F8                  // Transmit buffer data field 0 register 31
#define RSCFD0TMDF1_0                   0xE66C100C                  // Transmit buffer data field 1 register 0
#define RSCFD0TMDF1_1                   0xE66C101C                  // Transmit buffer data field 1 register 1
#define RSCFD0TMDF1_2                   0xE66C102C                  // Transmit buffer data field 1 register 2
#define RSCFD0TMDF1_3                   0xE66C103C                  // Transmit buffer data field 1 register 3
#define RSCFD0TMDF1_4                   0xE66C104C                  // Transmit buffer data field 1 register 4
#define RSCFD0TMDF1_5                   0xE66C105C                  // Transmit buffer data field 1 register 5
#define RSCFD0TMDF1_6                   0xE66C106C                  // Transmit buffer data field 1 register 6
#define RSCFD0TMDF1_7                   0xE66C107C                  // Transmit buffer data field 1 register 7
#define RSCFD0TMDF1_8                   0xE66C108C                  // Transmit buffer data field 1 register 8
#define RSCFD0TMDF1_9                   0xE66C109C                  // Transmit buffer data field 1 register 9
#define RSCFD0TMDF1_10                  0xE66C10AC                  // Transmit buffer data field 1 register 10
#define RSCFD0TMDF1_11                  0xE66C10BC                  // Transmit buffer data field 1 register 11
#define RSCFD0TMDF1_12                  0xE66C10CC                  // Transmit buffer data field 1 register 12
#define RSCFD0TMDF1_13                  0xE66C10DC                  // Transmit buffer data field 1 register 13
#define RSCFD0TMDF1_14                  0xE66C10EC                  // Transmit buffer data field 1 register 14
#define RSCFD0TMDF1_15                  0xE66C10FC                  // Transmit buffer data field 1 register 15
#define RSCFD0TMDF1_16                  0xE66C110C                  // Transmit buffer data field 1 register 16
#define RSCFD0TMDF1_17                  0xE66C111C                  // Transmit buffer data field 1 register 17
#define RSCFD0TMDF1_18                  0xE66C112C                  // Transmit buffer data field 1 register 18
#define RSCFD0TMDF1_19                  0xE66C113C                  // Transmit buffer data field 1 register 19
#define RSCFD0TMDF1_20                  0xE66C114C                  // Transmit buffer data field 1 register 20
#define RSCFD0TMDF1_21                  0xE66C115C                  // Transmit buffer data field 1 register 21
#define RSCFD0TMDF1_22                  0xE66C116C                  // Transmit buffer data field 1 register 22
#define RSCFD0TMDF1_23                  0xE66C117C                  // Transmit buffer data field 1 register 23
#define RSCFD0TMDF1_24                  0xE66C118C                  // Transmit buffer data field 1 register 24
#define RSCFD0TMDF1_25                  0xE66C119C                  // Transmit buffer data field 1 register 25
#define RSCFD0TMDF1_26                  0xE66C11AC                  // Transmit buffer data field 1 register 26
#define RSCFD0TMDF1_27                  0xE66C11BC                  // Transmit buffer data field 1 register 27
#define RSCFD0TMDF1_28                  0xE66C11CC                  // Transmit buffer data field 1 register 28
#define RSCFD0TMDF1_29                  0xE66C11DC                  // Transmit buffer data field 1 register 29
#define RSCFD0TMDF1_30                  0xE66C11EC                  // Transmit buffer data field 1 register 30
#define RSCFD0TMDF1_31                  0xE66C11FC                  // Transmit buffer data field 1 register 31
#define RSCFD0TMIEC0                    0xE66C0390                  // Transmit buffer interrupt enable configuration register 0
#define RSCFD0TMIEC1                    0xE66C0394                  // Transmit buffer interrupt enable configuration register 1
#define RSCFD0TMIEC2                    0xE66C0398                  // Transmit buffer interrupt enable configuration register 2
#define RSCFD0TMTRSTS0                  0xE66C0350                  // Transmit buffer transmit request status register 0
#define RSCFD0TMTRSTS1                  0xE66C0354                  // Transmit buffer transmit request status register 1
#define RSCFD0TMTRSTS2                  0xE66C0358                  // Transmit buffer transmit request status register 2
#define RSCFD0TMTARSTS0                 0xE66C0360                  // Transmit buffer transmit abort request status register 0
#define RSCFD0TMTARSTS1                 0xE66C0364                  // Transmit buffer transmit abort request status register 1
#define RSCFD0TMTARSTS2                 0xE66C0368                  // Transmit buffer transmit abort request status register 2
#define RSCFD0TMTCSTS0                  0xE66C0370                  // Transmit buffer transmit complete status register 0
#define RSCFD0TMTCSTS1                  0xE66C0374                  // Transmit buffer transmit complete status register 1
#define RSCFD0TMTCSTS2                  0xE66C0378                  // Transmit buffer transmit complete status register 2
#define RSCFD0TMTASTS0                  0xE66C0380                  // Transmit buffer transmit abort status register 0
#define RSCFD0TMTASTS1                  0xE66C0384                  // Transmit buffer transmit abort status register 1
#define RSCFD0TMTASTS2                  0xE66C0388                  // Transmit buffer transmit abort status register 2
#define RSCFD0TXQCC0                    0xE66C03A0                  // Transmit queue configuration and control register m
#define RSCFD0TXQCC1                    0xE66C03A4                  // Transmit queue configuration and control register m
#define RSCFD0TXQSTS0                   0xE66C03C0                  // Transmit queue status register m
#define RSCFD0TXQSTS1                   0xE66C03C4                  // Transmit queue status register m
#define RSCFD0TXQPCTR0                  0xE66C03E0                  // Transmit queue pointer control register m
#define RSCFD0TXQPCTR1                  0xE66C03E4                  // Transmit queue pointer control register m
#define RSCFD0THLCC0                    0xE66C0400                  // Transmit history configuration and control register m
#define RSCFD0THLCC1                    0xE66C0404                  // Transmit history configuration and control register m
#define RSCFD0THLSTS0                   0xE66C0420                  // Transmit history status register m
#define RSCFD0THLSTS1                   0xE66C0424                  // Transmit history status register m
#define RSCFD0THLPCTR0                  0xE66C0440                  // Transmit history pointer control register m
#define RSCFD0THLPCTR1                  0xE66C0444                  // Transmit history pointer control register m
#define RSCFD0THLACC0                   0xE66C1800                  // Transmit history access register m
#define RSCFD0THLACC1                   0xE66C1804                  // Transmit history access register m
#define RSCFD0GTSTCFG                   0xE66C0468                  // Global test configuration register
#define RSCFD0GTSTCTR                   0xE66C046C                  // Global test control register
#define RSCFD0GLOCKK                    0xE66C047C                  // Global lock key register
#define RSCFD0RPGACC0                   0xE66C1900                  // RAM test page access register 0
#define RSCFD0CFDC0NCFG                 0xE66C0000                  // Channel 0 normal bit rate configuration register
#define RSCFD0CFDC1NCFG                 0xE66C0010                  // Channel 1 normal bit rate configuration register
#define RSCFD0CFDC0CTR                  0xE66C0004                  // Channel 0 control register
#define RSCFD0CFDC1CTR                  0xE66C0014                  // Channel 1 control register
#define RSCFD0CFDC0STS                  0xE66C0008                  // Channel 0 status register
#define RSCFD0CFDC1STS                  0xE66C0018                  // Channel 1 status register
#define RSCFD0CFDC0ERFL                 0xE66C000C                  // Channel 0 error flag register
#define RSCFD0CFDC1ERFL                 0xE66C001C                  // Channel 1 error flag register
#define RSCFD0CFDC0DCFG                 0xE66C0500                  // Channel 0 data bit rate configuration register
#define RSCFD0CFDC1DCFG                 0xE66C0520                  // Channel 1 data bit rate configuration register
#define RSCFD0CFDC0FDCFG                0xE66C0504                  // Channel 0 CAN FD configuration register
#define RSCFD0CFDC1FDCFG                0xE66C0524                  // Channel 1 CAN FD configuration register
#define RSCFD0CFDC0FDCTR                0xE66C0508                  // Channel 0 CAN FD control register
#define RSCFD0CFDC1FDCTR                0xE66C0528                  // Channel 1 CAN FD control register
#define RSCFD0CFDC0FDSTS                0xE66C050C                  // Channel 0 CAN FD status register
#define RSCFD0CFDC1FDSTS                0xE66C052C                  // Channel 1 CAN FD status register
#define RSCFD0CFDC0FDCRC                0xE66C0510                  // Channel 0 CAN FD CRC register
#define RSCFD0CFDC1FDCRC                0xE66C0530                  // Channel 1 CAN FD CRC register
#define RSCFD0CFDGCFG                   0xE66C0084                  // Global configuration register
#define RSCFD0CFDGCTR                   0xE66C0088                  // Global control register
#define RSCFD0CFDGSTS                   0xE66C008C                  // Global status register
#define RSCFD0CFDGERFL                  0xE66C0090                  // Global error flag register
#define RSCFD0CFDGTSC                   0xE66C0094                  // Global timestamp counter register
#define RSCFD0CFDGTINTSTS0              0xE66C0460                  // Global TX interrupt status register 0
#define RSCFD0CFDGTINTSTS1              0xE66C0464                  // Global TX interrupt status register 1
#define RSCFD0CFDGAFLECTR               0xE66C0098                  // Receive rule entry control register
#define RSCFD0CFDGAFLCFG0               0xE66C009C                  // Receive rule configuration register 0
#define RSCFD0CFDGAFLCFG1               0xE66C00A0                  // Receive rule configuration register 1
#define RSCFD0CFDGAFLID0                0xE66C1000                  // Receive rule ID register 0
#define RSCFD0CFDGAFLID1                0xE66C1010                  // Receive rule ID register 1
#define RSCFD0CFDGAFLID2                0xE66C1020                  // Receive rule ID register 2
#define RSCFD0CFDGAFLID3                0xE66C1030                  // Receive rule ID register 3
#define RSCFD0CFDGAFLID4                0xE66C1040                  // Receive rule ID register 4
#define RSCFD0CFDGAFLID5                0xE66C1050                  // Receive rule ID register 5
#define RSCFD0CFDGAFLID6                0xE66C1060                  // Receive rule ID register 6
#define RSCFD0CFDGAFLID7                0xE66C1070                  // Receive rule ID register 7
#define RSCFD0CFDGAFLID8                0xE66C1080                  // Receive rule ID register 8
#define RSCFD0CFDGAFLID9                0xE66C1090                  // Receive rule ID register 9
#define RSCFD0CFDGAFLID10               0xE66C10A0                  // Receive rule ID register 10
#define RSCFD0CFDGAFLID11               0xE66C10B0                  // Receive rule ID register 11
#define RSCFD0CFDGAFLID12               0xE66C10C0                  // Receive rule ID register 12
#define RSCFD0CFDGAFLID13               0xE66C10D0                  // Receive rule ID register 13
#define RSCFD0CFDGAFLID14               0xE66C10E0                  // Receive rule ID register 14
#define RSCFD0CFDGAFLID15               0xE66C10F0                  // Receive rule ID register 15
#define RSCFD0CFDGAFLM0                 0xE66C1004                  // Receive rule mask register 0
#define RSCFD0CFDGAFLM1                 0xE66C1014                  // Receive rule mask register 1
#define RSCFD0CFDGAFLM2                 0xE66C1024                  // Receive rule mask register 2
#define RSCFD0CFDGAFLM3                 0xE66C1034                  // Receive rule mask register 3
#define RSCFD0CFDGAFLM4                 0xE66C1044                  // Receive rule mask register 4
#define RSCFD0CFDGAFLM5                 0xE66C1054                  // Receive rule mask register 5
#define RSCFD0CFDGAFLM6                 0xE66C1064                  // Receive rule mask register 6
#define RSCFD0CFDGAFLM7                 0xE66C1074                  // Receive rule mask register 7
#define RSCFD0CFDGAFLM8                 0xE66C1084                  // Receive rule mask register 8
#define RSCFD0CFDGAFLM9                 0xE66C1094                  // Receive rule mask register 9
#define RSCFD0CFDGAFLM10                0xE66C10A4                  // Receive rule mask register 10
#define RSCFD0CFDGAFLM11                0xE66C10B4                  // Receive rule mask register 11
#define RSCFD0CFDGAFLM12                0xE66C10C4                  // Receive rule mask register 12
#define RSCFD0CFDGAFLM13                0xE66C10D4                  // Receive rule mask register 13
#define RSCFD0CFDGAFLM14                0xE66C10E4                  // Receive rule mask register 14
#define RSCFD0CFDGAFLM15                0xE66C10F4                  // Receive rule mask register 15
#define RSCFD0CFDGAFLP0_0               0xE66C1008                  // Receive rule pointer 0 register 0
#define RSCFD0CFDGAFLP0_1               0xE66C1018                  // Receive rule pointer 0 register 1
#define RSCFD0CFDGAFLP0_2               0xE66C1028                  // Receive rule pointer 0 register 2
#define RSCFD0CFDGAFLP0_3               0xE66C1038                  // Receive rule pointer 0 register 3
#define RSCFD0CFDGAFLP0_4               0xE66C1048                  // Receive rule pointer 0 register 4
#define RSCFD0CFDGAFLP0_5               0xE66C1058                  // Receive rule pointer 0 register 5
#define RSCFD0CFDGAFLP0_6               0xE66C1068                  // Receive rule pointer 0 register 6
#define RSCFD0CFDGAFLP0_7               0xE66C1078                  // Receive rule pointer 0 register 7
#define RSCFD0CFDGAFLP0_8               0xE66C1088                  // Receive rule pointer 0 register 8
#define RSCFD0CFDGAFLP0_9               0xE66C1098                  // Receive rule pointer 0 register 9
#define RSCFD0CFDGAFLP0_10              0xE66C10A8                  // Receive rule pointer 0 register 10
#define RSCFD0CFDGAFLP0_11              0xE66C10B8                  // Receive rule pointer 0 register 11
#define RSCFD0CFDGAFLP0_12              0xE66C10C8                  // Receive rule pointer 0 register 12
#define RSCFD0CFDGAFLP0_13              0xE66C10D8                  // Receive rule pointer 0 register 13
#define RSCFD0CFDGAFLP0_14              0xE66C10E8                  // Receive rule pointer 0 register 14
#define RSCFD0CFDGAFLP0_15              0xE66C10F8                  // Receive rule pointer 0 register 15
#define RSCFD0CFDGAFLP1_0               0xE66C100C                  // Receive rule pointer 1 register 0
#define RSCFD0CFDGAFLP1_1               0xE66C101C                  // Receive rule pointer 1 register 1
#define RSCFD0CFDGAFLP1_2               0xE66C102C                  // Receive rule pointer 1 register 2
#define RSCFD0CFDGAFLP1_3               0xE66C103C                  // Receive rule pointer 1 register 3
#define RSCFD0CFDGAFLP1_4               0xE66C104C                  // Receive rule pointer 1 register 4
#define RSCFD0CFDGAFLP1_5               0xE66C105C                  // Receive rule pointer 1 register 5
#define RSCFD0CFDGAFLP1_6               0xE66C106C                  // Receive rule pointer 1 register 6
#define RSCFD0CFDGAFLP1_7               0xE66C107C                  // Receive rule pointer 1 register 7
#define RSCFD0CFDGAFLP1_8               0xE66C108C                  // Receive rule pointer 1 register 8
#define RSCFD0CFDGAFLP1_9               0xE66C109C                  // Receive rule pointer 1 register 9
#define RSCFD0CFDGAFLP1_10              0xE66C10AC                  // Receive rule pointer 1 register 10
#define RSCFD0CFDGAFLP1_11              0xE66C10BC                  // Receive rule pointer 1 register 11
#define RSCFD0CFDGAFLP1_12              0xE66C10CC                  // Receive rule pointer 1 register 12
#define RSCFD0CFDGAFLP1_13              0xE66C10DC                  // Receive rule pointer 1 register 13
#define RSCFD0CFDGAFLP1_14              0xE66C10EC                  // Receive rule pointer 1 register 14
#define RSCFD0CFDGAFLP1_15              0xE66C10FC                  // Receive rule pointer 1 register 15
#define RSCFD0CFDRMNB                   0xE66C00A4                  // Receive buffer number register
#define RSCFD0CFDRMND0                  0xE66C00A8                  // Receive buffer new data register 0
#define RSCFD0CFDRMND1                  0xE66C00AC                  // Receive buffer new data register 1
#define RSCFD0CFDRMND2                  0xE66C00B0                  // Receive buffer new data register 2
#define RSCFD0CFDRMID0                  0xE66C2000                  // Receive buffer ID register 0
#define RSCFD0CFDRMID1                  0xE66C2020                  // Receive buffer ID register 1
#define RSCFD0CFDRMID2                  0xE66C2040                  // Receive buffer ID register 2
#define RSCFD0CFDRMID3                  0xE66C2060                  // Receive buffer ID register 3
#define RSCFD0CFDRMID4                  0xE66C2080                  // Receive buffer ID register 4
#define RSCFD0CFDRMID5                  0xE66C20A0                  // Receive buffer ID register 5
#define RSCFD0CFDRMID6                  0xE66C20C0                  // Receive buffer ID register 6
#define RSCFD0CFDRMID7                  0xE66C20E0                  // Receive buffer ID register 7
#define RSCFD0CFDRMID8                  0xE66C2100                  // Receive buffer ID register 8
#define RSCFD0CFDRMID9                  0xE66C2120                  // Receive buffer ID register 9
#define RSCFD0CFDRMID10                 0xE66C2140                  // Receive buffer ID register 10
#define RSCFD0CFDRMID11                 0xE66C2160                  // Receive buffer ID register 11
#define RSCFD0CFDRMID12                 0xE66C2180                  // Receive buffer ID register 12
#define RSCFD0CFDRMID13                 0xE66C21A0                  // Receive buffer ID register 13
#define RSCFD0CFDRMID14                 0xE66C21C0                  // Receive buffer ID register 14
#define RSCFD0CFDRMID15                 0xE66C21E0                  // Receive buffer ID register 15
#define RSCFD0CFDRMID16                 0xE66C2200                  // Receive buffer ID register 16
#define RSCFD0CFDRMID17                 0xE66C2220                  // Receive buffer ID register 17
#define RSCFD0CFDRMID18                 0xE66C2240                  // Receive buffer ID register 18
#define RSCFD0CFDRMID19                 0xE66C2260                  // Receive buffer ID register 19
#define RSCFD0CFDRMID20                 0xE66C2280                  // Receive buffer ID register 20
#define RSCFD0CFDRMID21                 0xE66C22A0                  // Receive buffer ID register 21
#define RSCFD0CFDRMID22                 0xE66C22C0                  // Receive buffer ID register 22
#define RSCFD0CFDRMID23                 0xE66C22E0                  // Receive buffer ID register 23
#define RSCFD0CFDRMID24                 0xE66C2300                  // Receive buffer ID register 24
#define RSCFD0CFDRMID25                 0xE66C2320                  // Receive buffer ID register 25
#define RSCFD0CFDRMID26                 0xE66C2340                  // Receive buffer ID register 26
#define RSCFD0CFDRMID27                 0xE66C2360                  // Receive buffer ID register 27
#define RSCFD0CFDRMID28                 0xE66C2380                  // Receive buffer ID register 28
#define RSCFD0CFDRMID29                 0xE66C23A0                  // Receive buffer ID register 29
#define RSCFD0CFDRMID30                 0xE66C23C0                  // Receive buffer ID register 30
#define RSCFD0CFDRMID31                 0xE66C23E0                  // Receive buffer ID register 31
#define RSCFD0CFDRMPTR0                 0xE66C2004                  // Receive buffer pointer register 0
#define RSCFD0CFDRMPTR1                 0xE66C2024                  // Receive buffer pointer register 1
#define RSCFD0CFDRMPTR2                 0xE66C2044                  // Receive buffer pointer register 2
#define RSCFD0CFDRMPTR3                 0xE66C2064                  // Receive buffer pointer register 3
#define RSCFD0CFDRMPTR4                 0xE66C2084                  // Receive buffer pointer register 4
#define RSCFD0CFDRMPTR5                 0xE66C20A4                  // Receive buffer pointer register 5
#define RSCFD0CFDRMPTR6                 0xE66C20C4                  // Receive buffer pointer register 6
#define RSCFD0CFDRMPTR7                 0xE66C20E4                  // Receive buffer pointer register 7
#define RSCFD0CFDRMPTR8                 0xE66C2104                  // Receive buffer pointer register 8
#define RSCFD0CFDRMPTR9                 0xE66C2124                  // Receive buffer pointer register 9
#define RSCFD0CFDRMPTR10                0xE66C2144                  // Receive buffer pointer register 10
#define RSCFD0CFDRMPTR11                0xE66C2164                  // Receive buffer pointer register 11
#define RSCFD0CFDRMPTR12                0xE66C2184                  // Receive buffer pointer register 12
#define RSCFD0CFDRMPTR13                0xE66C21A4                  // Receive buffer pointer register 13
#define RSCFD0CFDRMPTR14                0xE66C21C4                  // Receive buffer pointer register 14
#define RSCFD0CFDRMPTR15                0xE66C21E4                  // Receive buffer pointer register 15
#define RSCFD0CFDRMPTR16                0xE66C2204                  // Receive buffer pointer register 16
#define RSCFD0CFDRMPTR17                0xE66C2224                  // Receive buffer pointer register 17
#define RSCFD0CFDRMPTR18                0xE66C2244                  // Receive buffer pointer register 18
#define RSCFD0CFDRMPTR19                0xE66C2264                  // Receive buffer pointer register 19
#define RSCFD0CFDRMPTR20                0xE66C2284                  // Receive buffer pointer register 20
#define RSCFD0CFDRMPTR21                0xE66C22A4                  // Receive buffer pointer register 21
#define RSCFD0CFDRMPTR22                0xE66C22C4                  // Receive buffer pointer register 22
#define RSCFD0CFDRMPTR23                0xE66C22E4                  // Receive buffer pointer register 23
#define RSCFD0CFDRMPTR24                0xE66C2304                  // Receive buffer pointer register 24
#define RSCFD0CFDRMPTR25                0xE66C2324                  // Receive buffer pointer register 25
#define RSCFD0CFDRMPTR26                0xE66C2344                  // Receive buffer pointer register 26
#define RSCFD0CFDRMPTR27                0xE66C2364                  // Receive buffer pointer register 27
#define RSCFD0CFDRMPTR28                0xE66C2384                  // Receive buffer pointer register 28
#define RSCFD0CFDRMPTR29                0xE66C23A4                  // Receive buffer pointer register 29
#define RSCFD0CFDRMPTR30                0xE66C23C4                  // Receive buffer pointer register 30
#define RSCFD0CFDRMPTR31                0xE66C23E4                  // Receive buffer pointer register 31
#define RSCFD0CFDRMFDSTS0               0xE66C2008                  // Receive buffer CAN FD status register 0
#define RSCFD0CFDRMFDSTS1               0xE66C2028                  // Receive buffer CAN FD status register 1
#define RSCFD0CFDRMFDSTS2               0xE66C2048                  // Receive buffer CAN FD status register 2
#define RSCFD0CFDRMFDSTS3               0xE66C2068                  // Receive buffer CAN FD status register 3
#define RSCFD0CFDRMFDSTS4               0xE66C2088                  // Receive buffer CAN FD status register 4
#define RSCFD0CFDRMFDSTS5               0xE66C20A8                  // Receive buffer CAN FD status register 5
#define RSCFD0CFDRMFDSTS6               0xE66C20C8                  // Receive buffer CAN FD status register 6
#define RSCFD0CFDRMFDSTS7               0xE66C20E8                  // Receive buffer CAN FD status register 7
#define RSCFD0CFDRMFDSTS8               0xE66C2108                  // Receive buffer CAN FD status register 8
#define RSCFD0CFDRMFDSTS9               0xE66C2128                  // Receive buffer CAN FD status register 9
#define RSCFD0CFDRMFDSTS10              0xE66C2148                  // Receive buffer CAN FD status register 10
#define RSCFD0CFDRMFDSTS11              0xE66C2168                  // Receive buffer CAN FD status register 11
#define RSCFD0CFDRMFDSTS12              0xE66C2188                  // Receive buffer CAN FD status register 12
#define RSCFD0CFDRMFDSTS13              0xE66C21A8                  // Receive buffer CAN FD status register 13
#define RSCFD0CFDRMFDSTS14              0xE66C21C8                  // Receive buffer CAN FD status register 14
#define RSCFD0CFDRMFDSTS15              0xE66C21E8                  // Receive buffer CAN FD status register 15
#define RSCFD0CFDRMFDSTS16              0xE66C2208                  // Receive buffer CAN FD status register 16
#define RSCFD0CFDRMFDSTS17              0xE66C2228                  // Receive buffer CAN FD status register 17
#define RSCFD0CFDRMFDSTS18              0xE66C2248                  // Receive buffer CAN FD status register 18
#define RSCFD0CFDRMFDSTS19              0xE66C2268                  // Receive buffer CAN FD status register 19
#define RSCFD0CFDRMFDSTS20              0xE66C2288                  // Receive buffer CAN FD status register 20
#define RSCFD0CFDRMFDSTS21              0xE66C22A8                  // Receive buffer CAN FD status register 21
#define RSCFD0CFDRMFDSTS22              0xE66C22C8                  // Receive buffer CAN FD status register 22
#define RSCFD0CFDRMFDSTS23              0xE66C22E8                  // Receive buffer CAN FD status register 23
#define RSCFD0CFDRMFDSTS24              0xE66C2308                  // Receive buffer CAN FD status register 24
#define RSCFD0CFDRMFDSTS25              0xE66C2328                  // Receive buffer CAN FD status register 25
#define RSCFD0CFDRMFDSTS26              0xE66C2348                  // Receive buffer CAN FD status register 26
#define RSCFD0CFDRMFDSTS27              0xE66C2368                  // Receive buffer CAN FD status register 27
#define RSCFD0CFDRMFDSTS28              0xE66C2388                  // Receive buffer CAN FD status register 28
#define RSCFD0CFDRMFDSTS29              0xE66C23A8                  // Receive buffer CAN FD status register 29
#define RSCFD0CFDRMFDSTS30              0xE66C23C8                  // Receive buffer CAN FD status register 30
#define RSCFD0CFDRMFDSTS31              0xE66C23E8                  // Receive buffer CAN FD status register 31
#define RSCFD0CFDRMDF0_0                0xE66C200C                  // Receive buffer data field 0 register 0
#define RSCFD0CFDRMDF0_1                0xE66C202C                  // Receive buffer data field 0 register 1
#define RSCFD0CFDRMDF0_2                0xE66C204C                  // Receive buffer data field 0 register 2
#define RSCFD0CFDRMDF0_3                0xE66C206C                  // Receive buffer data field 0 register 3
#define RSCFD0CFDRMDF0_4                0xE66C208C                  // Receive buffer data field 0 register 4
#define RSCFD0CFDRMDF0_5                0xE66C20AC                  // Receive buffer data field 0 register 5
#define RSCFD0CFDRMDF0_6                0xE66C20CC                  // Receive buffer data field 0 register 6
#define RSCFD0CFDRMDF0_7                0xE66C20EC                  // Receive buffer data field 0 register 7
#define RSCFD0CFDRMDF0_8                0xE66C210C                  // Receive buffer data field 0 register 8
#define RSCFD0CFDRMDF0_9                0xE66C212C                  // Receive buffer data field 0 register 9
#define RSCFD0CFDRMDF0_10               0xE66C214C                  // Receive buffer data field 0 register 10
#define RSCFD0CFDRMDF0_11               0xE66C216C                  // Receive buffer data field 0 register 11
#define RSCFD0CFDRMDF0_12               0xE66C218C                  // Receive buffer data field 0 register 12
#define RSCFD0CFDRMDF0_13               0xE66C21AC                  // Receive buffer data field 0 register 13
#define RSCFD0CFDRMDF0_14               0xE66C21CC                  // Receive buffer data field 0 register 14
#define RSCFD0CFDRMDF0_15               0xE66C21EC                  // Receive buffer data field 0 register 15
#define RSCFD0CFDRMDF0_16               0xE66C220C                  // Receive buffer data field 0 register 16
#define RSCFD0CFDRMDF0_17               0xE66C222C                  // Receive buffer data field 0 register 17
#define RSCFD0CFDRMDF0_18               0xE66C224C                  // Receive buffer data field 0 register 18
#define RSCFD0CFDRMDF0_19               0xE66C226C                  // Receive buffer data field 0 register 19
#define RSCFD0CFDRMDF0_20               0xE66C228C                  // Receive buffer data field 0 register 20
#define RSCFD0CFDRMDF0_21               0xE66C22AC                  // Receive buffer data field 0 register 21
#define RSCFD0CFDRMDF0_22               0xE66C22CC                  // Receive buffer data field 0 register 22
#define RSCFD0CFDRMDF0_23               0xE66C22EC                  // Receive buffer data field 0 register 23
#define RSCFD0CFDRMDF0_24               0xE66C230C                  // Receive buffer data field 0 register 24
#define RSCFD0CFDRMDF0_25               0xE66C232C                  // Receive buffer data field 0 register 25
#define RSCFD0CFDRMDF0_26               0xE66C234C                  // Receive buffer data field 0 register 26
#define RSCFD0CFDRMDF0_27               0xE66C236C                  // Receive buffer data field 0 register 27
#define RSCFD0CFDRMDF0_28               0xE66C238C                  // Receive buffer data field 0 register 28
#define RSCFD0CFDRMDF0_29               0xE66C23AC                  // Receive buffer data field 0 register 29
#define RSCFD0CFDRMDF0_30               0xE66C23CC                  // Receive buffer data field 0 register 30
#define RSCFD0CFDRMDF0_31               0xE66C23EC                  // Receive buffer data field 0 register 31
#define RSCFD0CFDRMDF0_32               0xE66C240C                  // Receive buffer data field 0 register 32
#define RSCFD0CFDRMDF0_33               0xE66C242C                  // Receive buffer data field 0 register 33
#define RSCFD0CFDRMDF0_34               0xE66C244C                  // Receive buffer data field 0 register 34
#define RSCFD0CFDRMDF0_35               0xE66C246C                  // Receive buffer data field 0 register 35
#define RSCFD0CFDRMDF0_36               0xE66C248C                  // Receive buffer data field 0 register 36
#define RSCFD0CFDRMDF0_37               0xE66C24AC                  // Receive buffer data field 0 register 37
#define RSCFD0CFDRMDF0_38               0xE66C24CC                  // Receive buffer data field 0 register 38
#define RSCFD0CFDRMDF0_39               0xE66C24EC                  // Receive buffer data field 0 register 39
#define RSCFD0CFDRMDF0_40               0xE66C250C                  // Receive buffer data field 0 register 40
#define RSCFD0CFDRMDF0_41               0xE66C252C                  // Receive buffer data field 0 register 41
#define RSCFD0CFDRMDF0_42               0xE66C254C                  // Receive buffer data field 0 register 42
#define RSCFD0CFDRMDF0_43               0xE66C256C                  // Receive buffer data field 0 register 43
#define RSCFD0CFDRMDF0_44               0xE66C258C                  // Receive buffer data field 0 register 44
#define RSCFD0CFDRMDF0_45               0xE66C25AC                  // Receive buffer data field 0 register 45
#define RSCFD0CFDRMDF0_46               0xE66C25CC                  // Receive buffer data field 0 register 46
#define RSCFD0CFDRMDF0_47               0xE66C25EC                  // Receive buffer data field 0 register 47
#define RSCFD0CFDRMDF0_48               0xE66C260C                  // Receive buffer data field 0 register 48
#define RSCFD0CFDRMDF0_49               0xE66C262C                  // Receive buffer data field 0 register 49
#define RSCFD0CFDRMDF0_50               0xE66C264C                  // Receive buffer data field 0 register 50
#define RSCFD0CFDRMDF0_51               0xE66C266C                  // Receive buffer data field 0 register 51
#define RSCFD0CFDRMDF0_52               0xE66C268C                  // Receive buffer data field 0 register 52
#define RSCFD0CFDRMDF0_53               0xE66C26AC                  // Receive buffer data field 0 register 53
#define RSCFD0CFDRMDF0_54               0xE66C26CC                  // Receive buffer data field 0 register 54
#define RSCFD0CFDRMDF0_55               0xE66C26EC                  // Receive buffer data field 0 register 55
#define RSCFD0CFDRMDF0_56               0xE66C270C                  // Receive buffer data field 0 register 56
#define RSCFD0CFDRMDF0_57               0xE66C272C                  // Receive buffer data field 0 register 57
#define RSCFD0CFDRMDF0_58               0xE66C274C                  // Receive buffer data field 0 register 58
#define RSCFD0CFDRMDF0_59               0xE66C276C                  // Receive buffer data field 0 register 59
#define RSCFD0CFDRMDF0_60               0xE66C278C                  // Receive buffer data field 0 register 60
#define RSCFD0CFDRMDF0_61               0xE66C27AC                  // Receive buffer data field 0 register 61
#define RSCFD0CFDRMDF0_62               0xE66C27CC                  // Receive buffer data field 0 register 62
#define RSCFD0CFDRMDF0_63               0xE66C27EC                  // Receive buffer data field 0 register 63
#define RSCFD0CFDRMDF0_64               0xE66C280C                  // Receive buffer data field 0 register 64
#define RSCFD0CFDRMDF0_65               0xE66C282C                  // Receive buffer data field 0 register 65
#define RSCFD0CFDRMDF0_66               0xE66C284C                  // Receive buffer data field 0 register 66
#define RSCFD0CFDRMDF0_67               0xE66C286C                  // Receive buffer data field 0 register 67
#define RSCFD0CFDRMDF0_68               0xE66C288C                  // Receive buffer data field 0 register 68
#define RSCFD0CFDRMDF0_69               0xE66C28AC                  // Receive buffer data field 0 register 69
#define RSCFD0CFDRMDF0_70               0xE66C28CC                  // Receive buffer data field 0 register 70
#define RSCFD0CFDRMDF0_71               0xE66C28EC                  // Receive buffer data field 0 register 71
#define RSCFD0CFDRMDF0_72               0xE66C290C                  // Receive buffer data field 0 register 72
#define RSCFD0CFDRMDF0_73               0xE66C292C                  // Receive buffer data field 0 register 73
#define RSCFD0CFDRMDF0_74               0xE66C294C                  // Receive buffer data field 0 register 74
#define RSCFD0CFDRMDF0_75               0xE66C296C                  // Receive buffer data field 0 register 75
#define RSCFD0CFDRMDF0_76               0xE66C298C                  // Receive buffer data field 0 register 76
#define RSCFD0CFDRMDF0_77               0xE66C29AC                  // Receive buffer data field 0 register 77
#define RSCFD0CFDRMDF0_78               0xE66C29CC                  // Receive buffer data field 0 register 78
#define RSCFD0CFDRMDF0_79               0xE66C29EC                  // Receive buffer data field 0 register 79
#define RSCFD0CFDRMDF0_80               0xE66C2A0C                  // Receive buffer data field 0 register 80
#define RSCFD0CFDRMDF0_81               0xE66C2A2C                  // Receive buffer data field 0 register 81
#define RSCFD0CFDRMDF0_82               0xE66C2A4C                  // Receive buffer data field 0 register 82
#define RSCFD0CFDRMDF0_83               0xE66C2A6C                  // Receive buffer data field 0 register 83
#define RSCFD0CFDRMDF0_84               0xE66C2A8C                  // Receive buffer data field 0 register 84
#define RSCFD0CFDRMDF0_85               0xE66C2AAC                  // Receive buffer data field 0 register 85
#define RSCFD0CFDRMDF0_86               0xE66C2ACC                  // Receive buffer data field 0 register 86
#define RSCFD0CFDRMDF0_87               0xE66C2AEC                  // Receive buffer data field 0 register 87
#define RSCFD0CFDRMDF0_88               0xE66C2B0C                  // Receive buffer data field 0 register 88
#define RSCFD0CFDRMDF0_89               0xE66C2B2C                  // Receive buffer data field 0 register 89
#define RSCFD0CFDRMDF0_90               0xE66C2B4C                  // Receive buffer data field 0 register 90
#define RSCFD0CFDRMDF0_91               0xE66C2B6C                  // Receive buffer data field 0 register 91
#define RSCFD0CFDRMDF0_92               0xE66C2B8C                  // Receive buffer data field 0 register 92
#define RSCFD0CFDRMDF0_93               0xE66C2BAC                  // Receive buffer data field 0 register 93
#define RSCFD0CFDRMDF0_94               0xE66C2BCC                  // Receive buffer data field 0 register 94
#define RSCFD0CFDRMDF0_95               0xE66C2BEC                  // Receive buffer data field 0 register 95
#define RSCFD0CFDRMDF1_0                0xE66C2010                  // Receive buffer data field 1 register 0
#define RSCFD0CFDRMDF1_1                0xE66C2030                  // Receive buffer data field 1 register 1
#define RSCFD0CFDRMDF1_2                0xE66C2050                  // Receive buffer data field 1 register 2
#define RSCFD0CFDRMDF1_3                0xE66C2070                  // Receive buffer data field 1 register 3
#define RSCFD0CFDRMDF1_4                0xE66C2090                  // Receive buffer data field 1 register 4
#define RSCFD0CFDRMDF1_5                0xE66C20B0                  // Receive buffer data field 1 register 5
#define RSCFD0CFDRMDF1_6                0xE66C20D0                  // Receive buffer data field 1 register 6
#define RSCFD0CFDRMDF1_7                0xE66C20F0                  // Receive buffer data field 1 register 7
#define RSCFD0CFDRMDF1_8                0xE66C2110                  // Receive buffer data field 1 register 8
#define RSCFD0CFDRMDF1_9                0xE66C2130                  // Receive buffer data field 1 register 9
#define RSCFD0CFDRMDF1_10               0xE66C2150                  // Receive buffer data field 1 register 10
#define RSCFD0CFDRMDF1_11               0xE66C2170                  // Receive buffer data field 1 register 11
#define RSCFD0CFDRMDF1_12               0xE66C2190                  // Receive buffer data field 1 register 12
#define RSCFD0CFDRMDF1_13               0xE66C21B0                  // Receive buffer data field 1 register 13
#define RSCFD0CFDRMDF1_14               0xE66C21D0                  // Receive buffer data field 1 register 14
#define RSCFD0CFDRMDF1_15               0xE66C21F0                  // Receive buffer data field 1 register 15
#define RSCFD0CFDRMDF1_16               0xE66C2210                  // Receive buffer data field 1 register 16
#define RSCFD0CFDRMDF1_17               0xE66C2230                  // Receive buffer data field 1 register 17
#define RSCFD0CFDRMDF1_18               0xE66C2250                  // Receive buffer data field 1 register 18
#define RSCFD0CFDRMDF1_19               0xE66C2270                  // Receive buffer data field 1 register 19
#define RSCFD0CFDRMDF1_20               0xE66C2290                  // Receive buffer data field 1 register 20
#define RSCFD0CFDRMDF1_21               0xE66C22B0                  // Receive buffer data field 1 register 21
#define RSCFD0CFDRMDF1_22               0xE66C22D0                  // Receive buffer data field 1 register 22
#define RSCFD0CFDRMDF1_23               0xE66C22F0                  // Receive buffer data field 1 register 23
#define RSCFD0CFDRMDF1_24               0xE66C2310                  // Receive buffer data field 1 register 24
#define RSCFD0CFDRMDF1_25               0xE66C2330                  // Receive buffer data field 1 register 25
#define RSCFD0CFDRMDF1_26               0xE66C2350                  // Receive buffer data field 1 register 26
#define RSCFD0CFDRMDF1_27               0xE66C2370                  // Receive buffer data field 1 register 27
#define RSCFD0CFDRMDF1_28               0xE66C2390                  // Receive buffer data field 1 register 28
#define RSCFD0CFDRMDF1_29               0xE66C23B0                  // Receive buffer data field 1 register 29
#define RSCFD0CFDRMDF1_30               0xE66C23D0                  // Receive buffer data field 1 register 30
#define RSCFD0CFDRMDF1_31               0xE66C23F0                  // Receive buffer data field 1 register 31
#define RSCFD0CFDRMDF1_32               0xE66C2410                  // Receive buffer data field 1 register 32
#define RSCFD0CFDRMDF1_33               0xE66C2430                  // Receive buffer data field 1 register 33
#define RSCFD0CFDRMDF1_34               0xE66C2450                  // Receive buffer data field 1 register 34
#define RSCFD0CFDRMDF1_35               0xE66C2470                  // Receive buffer data field 1 register 35
#define RSCFD0CFDRMDF1_36               0xE66C2490                  // Receive buffer data field 1 register 36
#define RSCFD0CFDRMDF1_37               0xE66C24B0                  // Receive buffer data field 1 register 37
#define RSCFD0CFDRMDF1_38               0xE66C24D0                  // Receive buffer data field 1 register 38
#define RSCFD0CFDRMDF1_39               0xE66C24F0                  // Receive buffer data field 1 register 39
#define RSCFD0CFDRMDF1_40               0xE66C2510                  // Receive buffer data field 1 register 40
#define RSCFD0CFDRMDF1_41               0xE66C2530                  // Receive buffer data field 1 register 41
#define RSCFD0CFDRMDF1_42               0xE66C2550                  // Receive buffer data field 1 register 42
#define RSCFD0CFDRMDF1_43               0xE66C2570                  // Receive buffer data field 1 register 43
#define RSCFD0CFDRMDF1_44               0xE66C2590                  // Receive buffer data field 1 register 44
#define RSCFD0CFDRMDF1_45               0xE66C25B0                  // Receive buffer data field 1 register 45
#define RSCFD0CFDRMDF1_46               0xE66C25D0                  // Receive buffer data field 1 register 46
#define RSCFD0CFDRMDF1_47               0xE66C25F0                  // Receive buffer data field 1 register 47
#define RSCFD0CFDRMDF1_48               0xE66C2610                  // Receive buffer data field 1 register 48
#define RSCFD0CFDRMDF1_49               0xE66C2630                  // Receive buffer data field 1 register 49
#define RSCFD0CFDRMDF1_50               0xE66C2650                  // Receive buffer data field 1 register 50
#define RSCFD0CFDRMDF1_51               0xE66C2670                  // Receive buffer data field 1 register 51
#define RSCFD0CFDRMDF1_52               0xE66C2690                  // Receive buffer data field 1 register 52
#define RSCFD0CFDRMDF1_53               0xE66C26B0                  // Receive buffer data field 1 register 53
#define RSCFD0CFDRMDF1_54               0xE66C26D0                  // Receive buffer data field 1 register 54
#define RSCFD0CFDRMDF1_55               0xE66C26F0                  // Receive buffer data field 1 register 55
#define RSCFD0CFDRMDF1_56               0xE66C2710                  // Receive buffer data field 1 register 56
#define RSCFD0CFDRMDF1_57               0xE66C2730                  // Receive buffer data field 1 register 57
#define RSCFD0CFDRMDF1_58               0xE66C2750                  // Receive buffer data field 1 register 58
#define RSCFD0CFDRMDF1_59               0xE66C2770                  // Receive buffer data field 1 register 59
#define RSCFD0CFDRMDF1_60               0xE66C2790                  // Receive buffer data field 1 register 60
#define RSCFD0CFDRMDF1_61               0xE66C27B0                  // Receive buffer data field 1 register 61
#define RSCFD0CFDRMDF1_62               0xE66C27D0                  // Receive buffer data field 1 register 62
#define RSCFD0CFDRMDF1_63               0xE66C27F0                  // Receive buffer data field 1 register 63
#define RSCFD0CFDRMDF1_64               0xE66C2810                  // Receive buffer data field 1 register 64
#define RSCFD0CFDRMDF1_65               0xE66C2830                  // Receive buffer data field 1 register 65
#define RSCFD0CFDRMDF1_66               0xE66C2850                  // Receive buffer data field 1 register 66
#define RSCFD0CFDRMDF1_67               0xE66C2870                  // Receive buffer data field 1 register 67
#define RSCFD0CFDRMDF1_68               0xE66C2890                  // Receive buffer data field 1 register 68
#define RSCFD0CFDRMDF1_69               0xE66C28B0                  // Receive buffer data field 1 register 69
#define RSCFD0CFDRMDF1_70               0xE66C28D0                  // Receive buffer data field 1 register 70
#define RSCFD0CFDRMDF1_71               0xE66C28F0                  // Receive buffer data field 1 register 71
#define RSCFD0CFDRMDF1_72               0xE66C2910                  // Receive buffer data field 1 register 72
#define RSCFD0CFDRMDF1_73               0xE66C2930                  // Receive buffer data field 1 register 73
#define RSCFD0CFDRMDF1_74               0xE66C2950                  // Receive buffer data field 1 register 74
#define RSCFD0CFDRMDF1_75               0xE66C2970                  // Receive buffer data field 1 register 75
#define RSCFD0CFDRMDF1_76               0xE66C2990                  // Receive buffer data field 1 register 76
#define RSCFD0CFDRMDF1_77               0xE66C29B0                  // Receive buffer data field 1 register 77
#define RSCFD0CFDRMDF1_78               0xE66C29D0                  // Receive buffer data field 1 register 78
#define RSCFD0CFDRMDF1_79               0xE66C29F0                  // Receive buffer data field 1 register 79
#define RSCFD0CFDRMDF1_80               0xE66C2A10                  // Receive buffer data field 1 register 80
#define RSCFD0CFDRMDF1_81               0xE66C2A30                  // Receive buffer data field 1 register 81
#define RSCFD0CFDRMDF1_82               0xE66C2A50                  // Receive buffer data field 1 register 82
#define RSCFD0CFDRMDF1_83               0xE66C2A70                  // Receive buffer data field 1 register 83
#define RSCFD0CFDRMDF1_84               0xE66C2A90                  // Receive buffer data field 1 register 84
#define RSCFD0CFDRMDF1_85               0xE66C2AB0                  // Receive buffer data field 1 register 85
#define RSCFD0CFDRMDF1_86               0xE66C2AD0                  // Receive buffer data field 1 register 86
#define RSCFD0CFDRMDF1_87               0xE66C2AF0                  // Receive buffer data field 1 register 87
#define RSCFD0CFDRMDF1_88               0xE66C2B10                  // Receive buffer data field 1 register 88
#define RSCFD0CFDRMDF1_89               0xE66C2B30                  // Receive buffer data field 1 register 89
#define RSCFD0CFDRMDF1_90               0xE66C2B50                  // Receive buffer data field 1 register 90
#define RSCFD0CFDRMDF1_91               0xE66C2B70                  // Receive buffer data field 1 register 91
#define RSCFD0CFDRMDF1_92               0xE66C2B90                  // Receive buffer data field 1 register 92
#define RSCFD0CFDRMDF1_93               0xE66C2BB0                  // Receive buffer data field 1 register 93
#define RSCFD0CFDRMDF1_94               0xE66C2BD0                  // Receive buffer data field 1 register 94
#define RSCFD0CFDRMDF1_95               0xE66C2BF0                  // Receive buffer data field 1 register 95
#define RSCFD0CFDRMDF2_0                0xE66C2014                  // Receive buffer data field 2 register 0
#define RSCFD0CFDRMDF2_1                0xE66C2034                  // Receive buffer data field 2 register 1
#define RSCFD0CFDRMDF2_2                0xE66C2054                  // Receive buffer data field 2 register 2
#define RSCFD0CFDRMDF2_3                0xE66C2074                  // Receive buffer data field 2 register 3
#define RSCFD0CFDRMDF2_4                0xE66C2094                  // Receive buffer data field 2 register 4
#define RSCFD0CFDRMDF2_5                0xE66C20B4                  // Receive buffer data field 2 register 5
#define RSCFD0CFDRMDF2_6                0xE66C20D4                  // Receive buffer data field 2 register 6
#define RSCFD0CFDRMDF2_7                0xE66C20F4                  // Receive buffer data field 2 register 7
#define RSCFD0CFDRMDF2_8                0xE66C2114                  // Receive buffer data field 2 register 8
#define RSCFD0CFDRMDF2_9                0xE66C2134                  // Receive buffer data field 2 register 9
#define RSCFD0CFDRMDF2_10               0xE66C2154                  // Receive buffer data field 2 register 10
#define RSCFD0CFDRMDF2_11               0xE66C2174                  // Receive buffer data field 2 register 11
#define RSCFD0CFDRMDF2_12               0xE66C2194                  // Receive buffer data field 2 register 12
#define RSCFD0CFDRMDF2_13               0xE66C21B4                  // Receive buffer data field 2 register 13
#define RSCFD0CFDRMDF2_14               0xE66C21D4                  // Receive buffer data field 2 register 14
#define RSCFD0CFDRMDF2_15               0xE66C21F4                  // Receive buffer data field 2 register 15
#define RSCFD0CFDRMDF2_16               0xE66C2214                  // Receive buffer data field 2 register 16
#define RSCFD0CFDRMDF2_17               0xE66C2234                  // Receive buffer data field 2 register 17
#define RSCFD0CFDRMDF2_18               0xE66C2254                  // Receive buffer data field 2 register 18
#define RSCFD0CFDRMDF2_19               0xE66C2274                  // Receive buffer data field 2 register 19
#define RSCFD0CFDRMDF2_20               0xE66C2294                  // Receive buffer data field 2 register 20
#define RSCFD0CFDRMDF2_21               0xE66C22B4                  // Receive buffer data field 2 register 21
#define RSCFD0CFDRMDF2_22               0xE66C22D4                  // Receive buffer data field 2 register 22
#define RSCFD0CFDRMDF2_23               0xE66C22F4                  // Receive buffer data field 2 register 23
#define RSCFD0CFDRMDF2_24               0xE66C2314                  // Receive buffer data field 2 register 24
#define RSCFD0CFDRMDF2_25               0xE66C2334                  // Receive buffer data field 2 register 25
#define RSCFD0CFDRMDF2_26               0xE66C2354                  // Receive buffer data field 2 register 26
#define RSCFD0CFDRMDF2_27               0xE66C2374                  // Receive buffer data field 2 register 27
#define RSCFD0CFDRMDF2_28               0xE66C2394                  // Receive buffer data field 2 register 28
#define RSCFD0CFDRMDF2_29               0xE66C23B4                  // Receive buffer data field 2 register 29
#define RSCFD0CFDRMDF2_30               0xE66C23D4                  // Receive buffer data field 2 register 30
#define RSCFD0CFDRMDF2_31               0xE66C23F4                  // Receive buffer data field 2 register 31
#define RSCFD0CFDRMDF2_32               0xE66C2414                  // Receive buffer data field 2 register 32
#define RSCFD0CFDRMDF2_33               0xE66C2434                  // Receive buffer data field 2 register 33
#define RSCFD0CFDRMDF2_34               0xE66C2454                  // Receive buffer data field 2 register 34
#define RSCFD0CFDRMDF2_35               0xE66C2474                  // Receive buffer data field 2 register 35
#define RSCFD0CFDRMDF2_36               0xE66C2494                  // Receive buffer data field 2 register 36
#define RSCFD0CFDRMDF2_37               0xE66C24B4                  // Receive buffer data field 2 register 37
#define RSCFD0CFDRMDF2_38               0xE66C24D4                  // Receive buffer data field 2 register 38
#define RSCFD0CFDRMDF2_39               0xE66C24F4                  // Receive buffer data field 2 register 39
#define RSCFD0CFDRMDF2_40               0xE66C2514                  // Receive buffer data field 2 register 40
#define RSCFD0CFDRMDF2_41               0xE66C2534                  // Receive buffer data field 2 register 41
#define RSCFD0CFDRMDF2_42               0xE66C2554                  // Receive buffer data field 2 register 42
#define RSCFD0CFDRMDF2_43               0xE66C2574                  // Receive buffer data field 2 register 43
#define RSCFD0CFDRMDF2_44               0xE66C2594                  // Receive buffer data field 2 register 44
#define RSCFD0CFDRMDF2_45               0xE66C25B4                  // Receive buffer data field 2 register 45
#define RSCFD0CFDRMDF2_46               0xE66C25D4                  // Receive buffer data field 2 register 46
#define RSCFD0CFDRMDF2_47               0xE66C25F4                  // Receive buffer data field 2 register 47
#define RSCFD0CFDRMDF2_48               0xE66C2614                  // Receive buffer data field 2 register 48
#define RSCFD0CFDRMDF2_49               0xE66C2634                  // Receive buffer data field 2 register 49
#define RSCFD0CFDRMDF2_50               0xE66C2654                  // Receive buffer data field 2 register 50
#define RSCFD0CFDRMDF2_51               0xE66C2674                  // Receive buffer data field 2 register 51
#define RSCFD0CFDRMDF2_52               0xE66C2694                  // Receive buffer data field 2 register 52
#define RSCFD0CFDRMDF2_53               0xE66C26B4                  // Receive buffer data field 2 register 53
#define RSCFD0CFDRMDF2_54               0xE66C26D4                  // Receive buffer data field 2 register 54
#define RSCFD0CFDRMDF2_55               0xE66C26F4                  // Receive buffer data field 2 register 55
#define RSCFD0CFDRMDF2_56               0xE66C2714                  // Receive buffer data field 2 register 56
#define RSCFD0CFDRMDF2_57               0xE66C2734                  // Receive buffer data field 2 register 57
#define RSCFD0CFDRMDF2_58               0xE66C2754                  // Receive buffer data field 2 register 58
#define RSCFD0CFDRMDF2_59               0xE66C2774                  // Receive buffer data field 2 register 59
#define RSCFD0CFDRMDF2_60               0xE66C2794                  // Receive buffer data field 2 register 60
#define RSCFD0CFDRMDF2_61               0xE66C27B4                  // Receive buffer data field 2 register 61
#define RSCFD0CFDRMDF2_62               0xE66C27D4                  // Receive buffer data field 2 register 62
#define RSCFD0CFDRMDF2_63               0xE66C27F4                  // Receive buffer data field 2 register 63
#define RSCFD0CFDRMDF2_64               0xE66C2814                  // Receive buffer data field 2 register 64
#define RSCFD0CFDRMDF2_65               0xE66C2834                  // Receive buffer data field 2 register 65
#define RSCFD0CFDRMDF2_66               0xE66C2854                  // Receive buffer data field 2 register 66
#define RSCFD0CFDRMDF2_67               0xE66C2874                  // Receive buffer data field 2 register 67
#define RSCFD0CFDRMDF2_68               0xE66C2894                  // Receive buffer data field 2 register 68
#define RSCFD0CFDRMDF2_69               0xE66C28B4                  // Receive buffer data field 2 register 69
#define RSCFD0CFDRMDF2_70               0xE66C28D4                  // Receive buffer data field 2 register 70
#define RSCFD0CFDRMDF2_71               0xE66C28F4                  // Receive buffer data field 2 register 71
#define RSCFD0CFDRMDF2_72               0xE66C2914                  // Receive buffer data field 2 register 72
#define RSCFD0CFDRMDF2_73               0xE66C2934                  // Receive buffer data field 2 register 73
#define RSCFD0CFDRMDF2_74               0xE66C2954                  // Receive buffer data field 2 register 74
#define RSCFD0CFDRMDF2_75               0xE66C2974                  // Receive buffer data field 2 register 75
#define RSCFD0CFDRMDF2_76               0xE66C2994                  // Receive buffer data field 2 register 76
#define RSCFD0CFDRMDF2_77               0xE66C29B4                  // Receive buffer data field 2 register 77
#define RSCFD0CFDRMDF2_78               0xE66C29D4                  // Receive buffer data field 2 register 78
#define RSCFD0CFDRMDF2_79               0xE66C29F4                  // Receive buffer data field 2 register 79
#define RSCFD0CFDRMDF2_80               0xE66C2A14                  // Receive buffer data field 2 register 80
#define RSCFD0CFDRMDF2_81               0xE66C2A34                  // Receive buffer data field 2 register 81
#define RSCFD0CFDRMDF2_82               0xE66C2A54                  // Receive buffer data field 2 register 82
#define RSCFD0CFDRMDF2_83               0xE66C2A74                  // Receive buffer data field 2 register 83
#define RSCFD0CFDRMDF2_84               0xE66C2A94                  // Receive buffer data field 2 register 84
#define RSCFD0CFDRMDF2_85               0xE66C2AB4                  // Receive buffer data field 2 register 85
#define RSCFD0CFDRMDF2_86               0xE66C2AD4                  // Receive buffer data field 2 register 86
#define RSCFD0CFDRMDF2_87               0xE66C2AF4                  // Receive buffer data field 2 register 87
#define RSCFD0CFDRMDF2_88               0xE66C2B14                  // Receive buffer data field 2 register 88
#define RSCFD0CFDRMDF2_89               0xE66C2B34                  // Receive buffer data field 2 register 89
#define RSCFD0CFDRMDF2_90               0xE66C2B54                  // Receive buffer data field 2 register 90
#define RSCFD0CFDRMDF2_91               0xE66C2B74                  // Receive buffer data field 2 register 91
#define RSCFD0CFDRMDF2_92               0xE66C2B94                  // Receive buffer data field 2 register 92
#define RSCFD0CFDRMDF2_93               0xE66C2BB4                  // Receive buffer data field 2 register 93
#define RSCFD0CFDRMDF2_94               0xE66C2BD4                  // Receive buffer data field 2 register 94
#define RSCFD0CFDRMDF2_95               0xE66C2BF4                  // Receive buffer data field 2 register 95
#define RSCFD0CFDRMDF3_0                0xE66C2018                  // Receive buffer data field 3 register 0
#define RSCFD0CFDRMDF3_1                0xE66C2038                  // Receive buffer data field 3 register 1
#define RSCFD0CFDRMDF3_2                0xE66C2058                  // Receive buffer data field 3 register 2
#define RSCFD0CFDRMDF3_3                0xE66C2078                  // Receive buffer data field 3 register 3
#define RSCFD0CFDRMDF3_4                0xE66C2098                  // Receive buffer data field 3 register 4
#define RSCFD0CFDRMDF3_5                0xE66C20B8                  // Receive buffer data field 3 register 5
#define RSCFD0CFDRMDF3_6                0xE66C20D8                  // Receive buffer data field 3 register 6
#define RSCFD0CFDRMDF3_7                0xE66C20F8                  // Receive buffer data field 3 register 7
#define RSCFD0CFDRMDF3_8                0xE66C2118                  // Receive buffer data field 3 register 8
#define RSCFD0CFDRMDF3_9                0xE66C2138                  // Receive buffer data field 3 register 9
#define RSCFD0CFDRMDF3_10               0xE66C2158                  // Receive buffer data field 3 register 10
#define RSCFD0CFDRMDF3_11               0xE66C2178                  // Receive buffer data field 3 register 11
#define RSCFD0CFDRMDF3_12               0xE66C2198                  // Receive buffer data field 3 register 12
#define RSCFD0CFDRMDF3_13               0xE66C21B8                  // Receive buffer data field 3 register 13
#define RSCFD0CFDRMDF3_14               0xE66C21D8                  // Receive buffer data field 3 register 14
#define RSCFD0CFDRMDF3_15               0xE66C21F8                  // Receive buffer data field 3 register 15
#define RSCFD0CFDRMDF3_16               0xE66C2218                  // Receive buffer data field 3 register 16
#define RSCFD0CFDRMDF3_17               0xE66C2238                  // Receive buffer data field 3 register 17
#define RSCFD0CFDRMDF3_18               0xE66C2258                  // Receive buffer data field 3 register 18
#define RSCFD0CFDRMDF3_19               0xE66C2278                  // Receive buffer data field 3 register 19
#define RSCFD0CFDRMDF3_20               0xE66C2298                  // Receive buffer data field 3 register 20
#define RSCFD0CFDRMDF3_21               0xE66C22B8                  // Receive buffer data field 3 register 21
#define RSCFD0CFDRMDF3_22               0xE66C22D8                  // Receive buffer data field 3 register 22
#define RSCFD0CFDRMDF3_23               0xE66C22F8                  // Receive buffer data field 3 register 23
#define RSCFD0CFDRMDF3_24               0xE66C2318                  // Receive buffer data field 3 register 24
#define RSCFD0CFDRMDF3_25               0xE66C2338                  // Receive buffer data field 3 register 25
#define RSCFD0CFDRMDF3_26               0xE66C2358                  // Receive buffer data field 3 register 26
#define RSCFD0CFDRMDF3_27               0xE66C2378                  // Receive buffer data field 3 register 27
#define RSCFD0CFDRMDF3_28               0xE66C2398                  // Receive buffer data field 3 register 28
#define RSCFD0CFDRMDF3_29               0xE66C23B8                  // Receive buffer data field 3 register 29
#define RSCFD0CFDRMDF3_30               0xE66C23D8                  // Receive buffer data field 3 register 30
#define RSCFD0CFDRMDF3_31               0xE66C23F8                  // Receive buffer data field 3 register 31
#define RSCFD0CFDRMDF3_32               0xE66C2418                  // Receive buffer data field 3 register 32
#define RSCFD0CFDRMDF3_33               0xE66C2438                  // Receive buffer data field 3 register 33
#define RSCFD0CFDRMDF3_34               0xE66C2458                  // Receive buffer data field 3 register 34
#define RSCFD0CFDRMDF3_35               0xE66C2478                  // Receive buffer data field 3 register 35
#define RSCFD0CFDRMDF3_36               0xE66C2498                  // Receive buffer data field 3 register 36
#define RSCFD0CFDRMDF3_37               0xE66C24B8                  // Receive buffer data field 3 register 37
#define RSCFD0CFDRMDF3_38               0xE66C24D8                  // Receive buffer data field 3 register 38
#define RSCFD0CFDRMDF3_39               0xE66C24F8                  // Receive buffer data field 3 register 39
#define RSCFD0CFDRMDF3_40               0xE66C2518                  // Receive buffer data field 3 register 40
#define RSCFD0CFDRMDF3_41               0xE66C2538                  // Receive buffer data field 3 register 41
#define RSCFD0CFDRMDF3_42               0xE66C2558                  // Receive buffer data field 3 register 42
#define RSCFD0CFDRMDF3_43               0xE66C2578                  // Receive buffer data field 3 register 43
#define RSCFD0CFDRMDF3_44               0xE66C2598                  // Receive buffer data field 3 register 44
#define RSCFD0CFDRMDF3_45               0xE66C25B8                  // Receive buffer data field 3 register 45
#define RSCFD0CFDRMDF3_46               0xE66C25D8                  // Receive buffer data field 3 register 46
#define RSCFD0CFDRMDF3_47               0xE66C25F8                  // Receive buffer data field 3 register 47
#define RSCFD0CFDRMDF3_48               0xE66C2618                  // Receive buffer data field 3 register 48
#define RSCFD0CFDRMDF3_49               0xE66C2638                  // Receive buffer data field 3 register 49
#define RSCFD0CFDRMDF3_50               0xE66C2658                  // Receive buffer data field 3 register 50
#define RSCFD0CFDRMDF3_51               0xE66C2678                  // Receive buffer data field 3 register 51
#define RSCFD0CFDRMDF3_52               0xE66C2698                  // Receive buffer data field 3 register 52
#define RSCFD0CFDRMDF3_53               0xE66C26B8                  // Receive buffer data field 3 register 53
#define RSCFD0CFDRMDF3_54               0xE66C26D8                  // Receive buffer data field 3 register 54
#define RSCFD0CFDRMDF3_55               0xE66C26F8                  // Receive buffer data field 3 register 55
#define RSCFD0CFDRMDF3_56               0xE66C2718                  // Receive buffer data field 3 register 56
#define RSCFD0CFDRMDF3_57               0xE66C2738                  // Receive buffer data field 3 register 57
#define RSCFD0CFDRMDF3_58               0xE66C2758                  // Receive buffer data field 3 register 58
#define RSCFD0CFDRMDF3_59               0xE66C2778                  // Receive buffer data field 3 register 59
#define RSCFD0CFDRMDF3_60               0xE66C2798                  // Receive buffer data field 3 register 60
#define RSCFD0CFDRMDF3_61               0xE66C27B8                  // Receive buffer data field 3 register 61
#define RSCFD0CFDRMDF3_62               0xE66C27D8                  // Receive buffer data field 3 register 62
#define RSCFD0CFDRMDF3_63               0xE66C27F8                  // Receive buffer data field 3 register 63
#define RSCFD0CFDRMDF3_64               0xE66C2818                  // Receive buffer data field 3 register 64
#define RSCFD0CFDRMDF3_65               0xE66C2838                  // Receive buffer data field 3 register 65
#define RSCFD0CFDRMDF3_66               0xE66C2858                  // Receive buffer data field 3 register 66
#define RSCFD0CFDRMDF3_67               0xE66C2878                  // Receive buffer data field 3 register 67
#define RSCFD0CFDRMDF3_68               0xE66C2898                  // Receive buffer data field 3 register 68
#define RSCFD0CFDRMDF3_69               0xE66C28B8                  // Receive buffer data field 3 register 69
#define RSCFD0CFDRMDF3_70               0xE66C28D8                  // Receive buffer data field 3 register 70
#define RSCFD0CFDRMDF3_71               0xE66C28F8                  // Receive buffer data field 3 register 71
#define RSCFD0CFDRMDF3_72               0xE66C2918                  // Receive buffer data field 3 register 72
#define RSCFD0CFDRMDF3_73               0xE66C2938                  // Receive buffer data field 3 register 73
#define RSCFD0CFDRMDF3_74               0xE66C2958                  // Receive buffer data field 3 register 74
#define RSCFD0CFDRMDF3_75               0xE66C2978                  // Receive buffer data field 3 register 75
#define RSCFD0CFDRMDF3_76               0xE66C2998                  // Receive buffer data field 3 register 76
#define RSCFD0CFDRMDF3_77               0xE66C29B8                  // Receive buffer data field 3 register 77
#define RSCFD0CFDRMDF3_78               0xE66C29D8                  // Receive buffer data field 3 register 78
#define RSCFD0CFDRMDF3_79               0xE66C29F8                  // Receive buffer data field 3 register 79
#define RSCFD0CFDRMDF3_80               0xE66C2A18                  // Receive buffer data field 3 register 80
#define RSCFD0CFDRMDF3_81               0xE66C2A38                  // Receive buffer data field 3 register 81
#define RSCFD0CFDRMDF3_82               0xE66C2A58                  // Receive buffer data field 3 register 82
#define RSCFD0CFDRMDF3_83               0xE66C2A78                  // Receive buffer data field 3 register 83
#define RSCFD0CFDRMDF3_84               0xE66C2A98                  // Receive buffer data field 3 register 84
#define RSCFD0CFDRMDF3_85               0xE66C2AB8                  // Receive buffer data field 3 register 85
#define RSCFD0CFDRMDF3_86               0xE66C2AD8                  // Receive buffer data field 3 register 86
#define RSCFD0CFDRMDF3_87               0xE66C2AF8                  // Receive buffer data field 3 register 87
#define RSCFD0CFDRMDF3_88               0xE66C2B18                  // Receive buffer data field 3 register 88
#define RSCFD0CFDRMDF3_89               0xE66C2B38                  // Receive buffer data field 3 register 89
#define RSCFD0CFDRMDF3_90               0xE66C2B58                  // Receive buffer data field 3 register 90
#define RSCFD0CFDRMDF3_91               0xE66C2B78                  // Receive buffer data field 3 register 91
#define RSCFD0CFDRMDF3_92               0xE66C2B98                  // Receive buffer data field 3 register 92
#define RSCFD0CFDRMDF3_93               0xE66C2BB8                  // Receive buffer data field 3 register 93
#define RSCFD0CFDRMDF3_94               0xE66C2BD8                  // Receive buffer data field 3 register 94
#define RSCFD0CFDRMDF3_95               0xE66C2BF8                  // Receive buffer data field 3 register 95
#define RSCFD0CFDRMDF4_0                0xE66C201C                  // Receive buffer data field 4 register 0
#define RSCFD0CFDRMDF4_1                0xE66C203C                  // Receive buffer data field 4 register 1
#define RSCFD0CFDRMDF4_2                0xE66C205C                  // Receive buffer data field 4 register 2
#define RSCFD0CFDRMDF4_3                0xE66C207C                  // Receive buffer data field 4 register 3
#define RSCFD0CFDRMDF4_4                0xE66C209C                  // Receive buffer data field 4 register 4
#define RSCFD0CFDRMDF4_5                0xE66C20BC                  // Receive buffer data field 4 register 5
#define RSCFD0CFDRMDF4_6                0xE66C20DC                  // Receive buffer data field 4 register 6
#define RSCFD0CFDRMDF4_7                0xE66C20FC                  // Receive buffer data field 4 register 7
#define RSCFD0CFDRMDF4_8                0xE66C211C                  // Receive buffer data field 4 register 8
#define RSCFD0CFDRMDF4_9                0xE66C213C                  // Receive buffer data field 4 register 9
#define RSCFD0CFDRMDF4_10               0xE66C215C                  // Receive buffer data field 4 register 10
#define RSCFD0CFDRMDF4_11               0xE66C217C                  // Receive buffer data field 4 register 11
#define RSCFD0CFDRMDF4_12               0xE66C219C                  // Receive buffer data field 4 register 12
#define RSCFD0CFDRMDF4_13               0xE66C21BC                  // Receive buffer data field 4 register 13
#define RSCFD0CFDRMDF4_14               0xE66C21DC                  // Receive buffer data field 4 register 14
#define RSCFD0CFDRMDF4_15               0xE66C21FC                  // Receive buffer data field 4 register 15
#define RSCFD0CFDRMDF4_16               0xE66C221C                  // Receive buffer data field 4 register 16
#define RSCFD0CFDRMDF4_17               0xE66C223C                  // Receive buffer data field 4 register 17
#define RSCFD0CFDRMDF4_18               0xE66C225C                  // Receive buffer data field 4 register 18
#define RSCFD0CFDRMDF4_19               0xE66C227C                  // Receive buffer data field 4 register 19
#define RSCFD0CFDRMDF4_20               0xE66C229C                  // Receive buffer data field 4 register 20
#define RSCFD0CFDRMDF4_21               0xE66C22BC                  // Receive buffer data field 4 register 21
#define RSCFD0CFDRMDF4_22               0xE66C22DC                  // Receive buffer data field 4 register 22
#define RSCFD0CFDRMDF4_23               0xE66C22FC                  // Receive buffer data field 4 register 23
#define RSCFD0CFDRMDF4_24               0xE66C231C                  // Receive buffer data field 4 register 24
#define RSCFD0CFDRMDF4_25               0xE66C233C                  // Receive buffer data field 4 register 25
#define RSCFD0CFDRMDF4_26               0xE66C235C                  // Receive buffer data field 4 register 26
#define RSCFD0CFDRMDF4_27               0xE66C237C                  // Receive buffer data field 4 register 27
#define RSCFD0CFDRMDF4_28               0xE66C239C                  // Receive buffer data field 4 register 28
#define RSCFD0CFDRMDF4_29               0xE66C23BC                  // Receive buffer data field 4 register 29
#define RSCFD0CFDRMDF4_30               0xE66C23DC                  // Receive buffer data field 4 register 30
#define RSCFD0CFDRMDF4_31               0xE66C23FC                  // Receive buffer data field 4 register 31
#define RSCFD0CFDRMDF4_32               0xE66C241C                  // Receive buffer data field 4 register 32
#define RSCFD0CFDRMDF4_33               0xE66C243C                  // Receive buffer data field 4 register 33
#define RSCFD0CFDRMDF4_34               0xE66C245C                  // Receive buffer data field 4 register 34
#define RSCFD0CFDRMDF4_35               0xE66C247C                  // Receive buffer data field 4 register 35
#define RSCFD0CFDRMDF4_36               0xE66C249C                  // Receive buffer data field 4 register 36
#define RSCFD0CFDRMDF4_37               0xE66C24BC                  // Receive buffer data field 4 register 37
#define RSCFD0CFDRMDF4_38               0xE66C24DC                  // Receive buffer data field 4 register 38
#define RSCFD0CFDRMDF4_39               0xE66C24FC                  // Receive buffer data field 4 register 39
#define RSCFD0CFDRMDF4_40               0xE66C251C                  // Receive buffer data field 4 register 40
#define RSCFD0CFDRMDF4_41               0xE66C253C                  // Receive buffer data field 4 register 41
#define RSCFD0CFDRMDF4_42               0xE66C255C                  // Receive buffer data field 4 register 42
#define RSCFD0CFDRMDF4_43               0xE66C257C                  // Receive buffer data field 4 register 43
#define RSCFD0CFDRMDF4_44               0xE66C259C                  // Receive buffer data field 4 register 44
#define RSCFD0CFDRMDF4_45               0xE66C25BC                  // Receive buffer data field 4 register 45
#define RSCFD0CFDRMDF4_46               0xE66C25DC                  // Receive buffer data field 4 register 46
#define RSCFD0CFDRMDF4_47               0xE66C25FC                  // Receive buffer data field 4 register 47
#define RSCFD0CFDRMDF4_48               0xE66C261C                  // Receive buffer data field 4 register 48
#define RSCFD0CFDRMDF4_49               0xE66C263C                  // Receive buffer data field 4 register 49
#define RSCFD0CFDRMDF4_50               0xE66C265C                  // Receive buffer data field 4 register 50
#define RSCFD0CFDRMDF4_51               0xE66C267C                  // Receive buffer data field 4 register 51
#define RSCFD0CFDRMDF4_52               0xE66C269C                  // Receive buffer data field 4 register 52
#define RSCFD0CFDRMDF4_53               0xE66C26BC                  // Receive buffer data field 4 register 53
#define RSCFD0CFDRMDF4_54               0xE66C26DC                  // Receive buffer data field 4 register 54
#define RSCFD0CFDRMDF4_55               0xE66C26FC                  // Receive buffer data field 4 register 55
#define RSCFD0CFDRMDF4_56               0xE66C271C                  // Receive buffer data field 4 register 56
#define RSCFD0CFDRMDF4_57               0xE66C273C                  // Receive buffer data field 4 register 57
#define RSCFD0CFDRMDF4_58               0xE66C275C                  // Receive buffer data field 4 register 58
#define RSCFD0CFDRMDF4_59               0xE66C277C                  // Receive buffer data field 4 register 59
#define RSCFD0CFDRMDF4_60               0xE66C279C                  // Receive buffer data field 4 register 60
#define RSCFD0CFDRMDF4_61               0xE66C27BC                  // Receive buffer data field 4 register 61
#define RSCFD0CFDRMDF4_62               0xE66C27DC                  // Receive buffer data field 4 register 62
#define RSCFD0CFDRMDF4_63               0xE66C27FC                  // Receive buffer data field 4 register 63
#define RSCFD0CFDRMDF4_64               0xE66C281C                  // Receive buffer data field 4 register 64
#define RSCFD0CFDRMDF4_65               0xE66C283C                  // Receive buffer data field 4 register 65
#define RSCFD0CFDRMDF4_66               0xE66C285C                  // Receive buffer data field 4 register 66
#define RSCFD0CFDRMDF4_67               0xE66C287C                  // Receive buffer data field 4 register 67
#define RSCFD0CFDRMDF4_68               0xE66C289C                  // Receive buffer data field 4 register 68
#define RSCFD0CFDRMDF4_69               0xE66C28BC                  // Receive buffer data field 4 register 69
#define RSCFD0CFDRMDF4_70               0xE66C28DC                  // Receive buffer data field 4 register 70
#define RSCFD0CFDRMDF4_71               0xE66C28FC                  // Receive buffer data field 4 register 71
#define RSCFD0CFDRMDF4_72               0xE66C291C                  // Receive buffer data field 4 register 72
#define RSCFD0CFDRMDF4_73               0xE66C293C                  // Receive buffer data field 4 register 73
#define RSCFD0CFDRMDF4_74               0xE66C295C                  // Receive buffer data field 4 register 74
#define RSCFD0CFDRMDF4_75               0xE66C297C                  // Receive buffer data field 4 register 75
#define RSCFD0CFDRMDF4_76               0xE66C299C                  // Receive buffer data field 4 register 76
#define RSCFD0CFDRMDF4_77               0xE66C29BC                  // Receive buffer data field 4 register 77
#define RSCFD0CFDRMDF4_78               0xE66C29DC                  // Receive buffer data field 4 register 78
#define RSCFD0CFDRMDF4_79               0xE66C29FC                  // Receive buffer data field 4 register 79
#define RSCFD0CFDRMDF4_80               0xE66C2A1C                  // Receive buffer data field 4 register 80
#define RSCFD0CFDRMDF4_81               0xE66C2A3C                  // Receive buffer data field 4 register 81
#define RSCFD0CFDRMDF4_82               0xE66C2A5C                  // Receive buffer data field 4 register 82
#define RSCFD0CFDRMDF4_83               0xE66C2A7C                  // Receive buffer data field 4 register 83
#define RSCFD0CFDRMDF4_84               0xE66C2A9C                  // Receive buffer data field 4 register 84
#define RSCFD0CFDRMDF4_85               0xE66C2ABC                  // Receive buffer data field 4 register 85
#define RSCFD0CFDRMDF4_86               0xE66C2ADC                  // Receive buffer data field 4 register 86
#define RSCFD0CFDRMDF4_87               0xE66C2AFC                  // Receive buffer data field 4 register 87
#define RSCFD0CFDRMDF4_88               0xE66C2B1C                  // Receive buffer data field 4 register 88
#define RSCFD0CFDRMDF4_89               0xE66C2B3C                  // Receive buffer data field 4 register 89
#define RSCFD0CFDRMDF4_90               0xE66C2B5C                  // Receive buffer data field 4 register 90
#define RSCFD0CFDRMDF4_91               0xE66C2B7C                  // Receive buffer data field 4 register 91
#define RSCFD0CFDRMDF4_92               0xE66C2B9C                  // Receive buffer data field 4 register 92
#define RSCFD0CFDRMDF4_93               0xE66C2BBC                  // Receive buffer data field 4 register 93
#define RSCFD0CFDRMDF4_94               0xE66C2BDC                  // Receive buffer data field 4 register 94
#define RSCFD0CFDRMDF4_95               0xE66C2BFC                  // Receive buffer data field 4 register 95
#define RSCFD0CFDRFCC0                  0xE66C00B8                  // Receive FIFO buffer configuration and control register 0
#define RSCFD0CFDRFCC1                  0xE66C00BC                  // Receive FIFO buffer configuration and control register 1
#define RSCFD0CFDRFCC2                  0xE66C00C0                  // Receive FIFO buffer configuration and control register 2
#define RSCFD0CFDRFCC3                  0xE66C00C4                  // Receive FIFO buffer configuration and control register 3
#define RSCFD0CFDRFCC4                  0xE66C00C8                  // Receive FIFO buffer configuration and control register 4
#define RSCFD0CFDRFCC5                  0xE66C00CC                  // Receive FIFO buffer configuration and control register 5
#define RSCFD0CFDRFCC6                  0xE66C00D0                  // Receive FIFO buffer configuration and control register 6
#define RSCFD0CFDRFCC7                  0xE66C00D4                  // Receive FIFO buffer configuration and control register 7
#define RSCFD0CFDRFSTS0                 0xE66C00D8                  // Receive FIFO buffer status register 0
#define RSCFD0CFDRFSTS1                 0xE66C00DC                  // Receive FIFO buffer status register 1
#define RSCFD0CFDRFSTS2                 0xE66C00E0                  // Receive FIFO buffer status register 2
#define RSCFD0CFDRFSTS3                 0xE66C00E4                  // Receive FIFO buffer status register 3
#define RSCFD0CFDRFSTS4                 0xE66C00E8                  // Receive FIFO buffer status register 4
#define RSCFD0CFDRFSTS5                 0xE66C00EC                  // Receive FIFO buffer status register 5
#define RSCFD0CFDRFSTS6                 0xE66C00F0                  // Receive FIFO buffer status register 6
#define RSCFD0CFDRFSTS7                 0xE66C00F4                  // Receive FIFO buffer status register 7
#define RSCFD0CFDRFPCTR0                0xE66C00F8                  // Receive FIFO buffer pointer control register 0
#define RSCFD0CFDRFPCTR1                0xE66C00FC                  // Receive FIFO buffer pointer control register 1
#define RSCFD0CFDRFPCTR2                0xE66C0100                  // Receive FIFO buffer pointer control register 2
#define RSCFD0CFDRFPCTR3                0xE66C0104                  // Receive FIFO buffer pointer control register 3
#define RSCFD0CFDRFPCTR4                0xE66C0108                  // Receive FIFO buffer pointer control register 4
#define RSCFD0CFDRFPCTR5                0xE66C010C                  // Receive FIFO buffer pointer control register 5
#define RSCFD0CFDRFPCTR6                0xE66C0110                  // Receive FIFO buffer pointer control register 6
#define RSCFD0CFDRFPCTR7                0xE66C0114                  // Receive FIFO buffer pointer control register 7
#define RSCFD0CFDRFID0                  0xE66C3000                  // Receive FIFO buffer access ID register 0
#define RSCFD0CFDRFID1                  0xE66C3080                  // Receive FIFO buffer access ID register 1
#define RSCFD0CFDRFID2                  0xE66C3100                  // Receive FIFO buffer access ID register 2
#define RSCFD0CFDRFID3                  0xE66C3180                  // Receive FIFO buffer access ID register 3
#define RSCFD0CFDRFID4                  0xE66C3200                  // Receive FIFO buffer access ID register 4
#define RSCFD0CFDRFID5                  0xE66C3280                  // Receive FIFO buffer access ID register 5
#define RSCFD0CFDRFID6                  0xE66C3300                  // Receive FIFO buffer access ID register 6
#define RSCFD0CFDRFID7                  0xE66C3380                  // Receive FIFO buffer access ID register 7
#define RSCFD0CFDRFPTR0                 0xE66C3004                  // Receive FIFO buffer access pointer register 0
#define RSCFD0CFDRFPTR1                 0xE66C3084                  // Receive FIFO buffer access pointer register 1
#define RSCFD0CFDRFPTR2                 0xE66C3104                  // Receive FIFO buffer access pointer register 2
#define RSCFD0CFDRFPTR3                 0xE66C3184                  // Receive FIFO buffer access pointer register 3
#define RSCFD0CFDRFPTR4                 0xE66C3204                  // Receive FIFO buffer access pointer register 4
#define RSCFD0CFDRFPTR5                 0xE66C3284                  // Receive FIFO buffer access pointer register 5
#define RSCFD0CFDRFPTR6                 0xE66C3304                  // Receive FIFO buffer access pointer register 6
#define RSCFD0CFDRFPTR7                 0xE66C3384                  // Receive FIFO buffer access pointer register 7
#define RSCFD0CFDRFFDSTS0               0xE66C3008                  // Receive FIFO buffer CAN FD status register 0
#define RSCFD0CFDRFFDSTS1               0xE66C3088                  // Receive FIFO buffer CAN FD status register 1
#define RSCFD0CFDRFFDSTS2               0xE66C3108                  // Receive FIFO buffer CAN FD status register 2
#define RSCFD0CFDRFFDSTS3               0xE66C3188                  // Receive FIFO buffer CAN FD status register 3
#define RSCFD0CFDRFFDSTS4               0xE66C3208                  // Receive FIFO buffer CAN FD status register 4
#define RSCFD0CFDRFFDSTS5               0xE66C3288                  // Receive FIFO buffer CAN FD status register 5
#define RSCFD0CFDRFFDSTS6               0xE66C3308                  // Receive FIFO buffer CAN FD status register 6
#define RSCFD0CFDRFFDSTS7               0xE66C3388                  // Receive FIFO buffer CAN FD status register 7
#define RSCFD0CFDRFDF0_0                0xE66C300C                  // Receive FIFO buffer access data field 0 register 0
#define RSCFD0CFDRFDF0_1                0xE66C308C                  // Receive FIFO buffer access data field 0 register 1
#define RSCFD0CFDRFDF0_2                0xE66C310C                  // Receive FIFO buffer access data field 0 register 2
#define RSCFD0CFDRFDF0_3                0xE66C318C                  // Receive FIFO buffer access data field 0 register 3
#define RSCFD0CFDRFDF0_4                0xE66C320C                  // Receive FIFO buffer access data field 0 register 4
#define RSCFD0CFDRFDF0_5                0xE66C328C                  // Receive FIFO buffer access data field 0 register 5
#define RSCFD0CFDRFDF0_6                0xE66C330C                  // Receive FIFO buffer access data field 0 register 6
#define RSCFD0CFDRFDF0_7                0xE66C338C                  // Receive FIFO buffer access data field 0 register 7
#define RSCFD0CFDRFDF1_0                0xE66C3010                  // Receive FIFO buffer access data field 1 register 0
#define RSCFD0CFDRFDF1_1                0xE66C3090                  // Receive FIFO buffer access data field 1 register 1
#define RSCFD0CFDRFDF1_2                0xE66C3110                  // Receive FIFO buffer access data field 1 register 2
#define RSCFD0CFDRFDF1_3                0xE66C3190                  // Receive FIFO buffer access data field 1 register 3
#define RSCFD0CFDRFDF1_4                0xE66C3210                  // Receive FIFO buffer access data field 1 register 4
#define RSCFD0CFDRFDF1_5                0xE66C3290                  // Receive FIFO buffer access data field 1 register 5
#define RSCFD0CFDRFDF1_6                0xE66C3310                  // Receive FIFO buffer access data field 1 register 6
#define RSCFD0CFDRFDF1_7                0xE66C3390                  // Receive FIFO buffer access data field 1 register 7
#define RSCFD0CFDRFDF2_0                0xE66C3014                  // Receive FIFO buffer access data field 2 register 0
#define RSCFD0CFDRFDF2_1                0xE66C3094                  // Receive FIFO buffer access data field 2 register 1
#define RSCFD0CFDRFDF2_2                0xE66C3114                  // Receive FIFO buffer access data field 2 register 2
#define RSCFD0CFDRFDF2_3                0xE66C3194                  // Receive FIFO buffer access data field 2 register 3
#define RSCFD0CFDRFDF2_4                0xE66C3214                  // Receive FIFO buffer access data field 2 register 4
#define RSCFD0CFDRFDF2_5                0xE66C3294                  // Receive FIFO buffer access data field 2 register 5
#define RSCFD0CFDRFDF2_6                0xE66C3314                  // Receive FIFO buffer access data field 2 register 6
#define RSCFD0CFDRFDF2_7                0xE66C3394                  // Receive FIFO buffer access data field 2 register 7
#define RSCFD0CFDRFDF3_0                0xE66C3018                  // Receive FIFO buffer access data field 3 register 0
#define RSCFD0CFDRFDF3_1                0xE66C3098                  // Receive FIFO buffer access data field 3 register 1
#define RSCFD0CFDRFDF3_2                0xE66C3118                  // Receive FIFO buffer access data field 3 register 2
#define RSCFD0CFDRFDF3_3                0xE66C3198                  // Receive FIFO buffer access data field 3 register 3
#define RSCFD0CFDRFDF3_4                0xE66C3218                  // Receive FIFO buffer access data field 3 register 4
#define RSCFD0CFDRFDF3_5                0xE66C3298                  // Receive FIFO buffer access data field 3 register 5
#define RSCFD0CFDRFDF3_6                0xE66C3318                  // Receive FIFO buffer access data field 3 register 6
#define RSCFD0CFDRFDF3_7                0xE66C3398                  // Receive FIFO buffer access data field 3 register 7
#define RSCFD0CFDRFDF4_0                0xE66C301C                  // Receive FIFO buffer access data field 4 register 0
#define RSCFD0CFDRFDF4_1                0xE66C309C                  // Receive FIFO buffer access data field 4 register 1
#define RSCFD0CFDRFDF4_2                0xE66C311C                  // Receive FIFO buffer access data field 4 register 2
#define RSCFD0CFDRFDF4_3                0xE66C319C                  // Receive FIFO buffer access data field 4 register 3
#define RSCFD0CFDRFDF4_4                0xE66C321C                  // Receive FIFO buffer access data field 4 register 4
#define RSCFD0CFDRFDF4_5                0xE66C329C                  // Receive FIFO buffer access data field 4 register 5
#define RSCFD0CFDRFDF4_6                0xE66C331C                  // Receive FIFO buffer access data field 4 register 6
#define RSCFD0CFDRFDF4_7                0xE66C339C                  // Receive FIFO buffer access data field 4 register 7
#define RSCFD0CFDRFDF5_0                0xE66C3020                  // Receive FIFO buffer access data field 5 register 0
#define RSCFD0CFDRFDF5_1                0xE66C30A0                  // Receive FIFO buffer access data field 5 register 1
#define RSCFD0CFDRFDF5_2                0xE66C3120                  // Receive FIFO buffer access data field 5 register 2
#define RSCFD0CFDRFDF5_3                0xE66C31A0                  // Receive FIFO buffer access data field 5 register 3
#define RSCFD0CFDRFDF5_4                0xE66C3220                  // Receive FIFO buffer access data field 5 register 4
#define RSCFD0CFDRFDF5_5                0xE66C32A0                  // Receive FIFO buffer access data field 5 register 5
#define RSCFD0CFDRFDF5_6                0xE66C3320                  // Receive FIFO buffer access data field 5 register 6
#define RSCFD0CFDRFDF5_7                0xE66C33A0                  // Receive FIFO buffer access data field 5 register 7
#define RSCFD0CFDRFDF6_0                0xE66C3024                  // Receive FIFO buffer access data field 6 register 0
#define RSCFD0CFDRFDF6_1                0xE66C30A4                  // Receive FIFO buffer access data field 6 register 1
#define RSCFD0CFDRFDF6_2                0xE66C3124                  // Receive FIFO buffer access data field 6 register 2
#define RSCFD0CFDRFDF6_3                0xE66C31A4                  // Receive FIFO buffer access data field 6 register 3
#define RSCFD0CFDRFDF6_4                0xE66C3224                  // Receive FIFO buffer access data field 6 register 4
#define RSCFD0CFDRFDF6_5                0xE66C32A4                  // Receive FIFO buffer access data field 6 register 5
#define RSCFD0CFDRFDF6_6                0xE66C3324                  // Receive FIFO buffer access data field 6 register 6
#define RSCFD0CFDRFDF6_7                0xE66C33A4                  // Receive FIFO buffer access data field 6 register 7
#define RSCFD0CFDRFDF7_0                0xE66C3028                  // Receive FIFO buffer access data field 7 register 0
#define RSCFD0CFDRFDF7_1                0xE66C30A8                  // Receive FIFO buffer access data field 7 register 1
#define RSCFD0CFDRFDF7_2                0xE66C3128                  // Receive FIFO buffer access data field 7 register 2
#define RSCFD0CFDRFDF7_3                0xE66C31A8                  // Receive FIFO buffer access data field 7 register 3
#define RSCFD0CFDRFDF7_4                0xE66C3228                  // Receive FIFO buffer access data field 7 register 4
#define RSCFD0CFDRFDF7_5                0xE66C32A8                  // Receive FIFO buffer access data field 7 register 5
#define RSCFD0CFDRFDF7_6                0xE66C3328                  // Receive FIFO buffer access data field 7 register 6
#define RSCFD0CFDRFDF7_7                0xE66C33A8                  // Receive FIFO buffer access data field 7 register 7
#define RSCFD0CFDRFDF8_0                0xE66C302C                  // Receive FIFO buffer access data field 8 register 0
#define RSCFD0CFDRFDF8_1                0xE66C30AC                  // Receive FIFO buffer access data field 8 register 1
#define RSCFD0CFDRFDF8_2                0xE66C312C                  // Receive FIFO buffer access data field 8 register 2
#define RSCFD0CFDRFDF8_3                0xE66C31AC                  // Receive FIFO buffer access data field 8 register 3
#define RSCFD0CFDRFDF8_4                0xE66C322C                  // Receive FIFO buffer access data field 8 register 4
#define RSCFD0CFDRFDF8_5                0xE66C32AC                  // Receive FIFO buffer access data field 8 register 5
#define RSCFD0CFDRFDF8_6                0xE66C332C                  // Receive FIFO buffer access data field 8 register 6
#define RSCFD0CFDRFDF8_7                0xE66C33AC                  // Receive FIFO buffer access data field 8 register 7
#define RSCFD0CFDRFDF9_0                0xE66C3030                  // Receive FIFO buffer access data field 9 register 0
#define RSCFD0CFDRFDF9_1                0xE66C30B0                  // Receive FIFO buffer access data field 9 register 1
#define RSCFD0CFDRFDF9_2                0xE66C3130                  // Receive FIFO buffer access data field 9 register 2
#define RSCFD0CFDRFDF9_3                0xE66C31B0                  // Receive FIFO buffer access data field 9 register 3
#define RSCFD0CFDRFDF9_4                0xE66C3230                  // Receive FIFO buffer access data field 9 register 4
#define RSCFD0CFDRFDF9_5                0xE66C32B0                  // Receive FIFO buffer access data field 9 register 5
#define RSCFD0CFDRFDF9_6                0xE66C3330                  // Receive FIFO buffer access data field 9 register 6
#define RSCFD0CFDRFDF9_7                0xE66C33B0                  // Receive FIFO buffer access data field 9 register 7
#define RSCFD0CFDRFDF10_0               0xE66C3034                  // Receive FIFO buffer access data field 10 register 0
#define RSCFD0CFDRFDF10_1               0xE66C30B4                  // Receive FIFO buffer access data field 10 register 1
#define RSCFD0CFDRFDF10_2               0xE66C3134                  // Receive FIFO buffer access data field 10 register 2
#define RSCFD0CFDRFDF10_3               0xE66C31B4                  // Receive FIFO buffer access data field 10 register 3
#define RSCFD0CFDRFDF10_4               0xE66C3234                  // Receive FIFO buffer access data field 10 register 4
#define RSCFD0CFDRFDF10_5               0xE66C32B4                  // Receive FIFO buffer access data field 10 register 5
#define RSCFD0CFDRFDF10_6               0xE66C3334                  // Receive FIFO buffer access data field 10 register 6
#define RSCFD0CFDRFDF10_7               0xE66C33B4                  // Receive FIFO buffer access data field 10 register 7
#define RSCFD0CFDRFDF11_0               0xE66C3038                  // Receive FIFO buffer access data field 11 register 0
#define RSCFD0CFDRFDF11_1               0xE66C30B8                  // Receive FIFO buffer access data field 11 register 1
#define RSCFD0CFDRFDF11_2               0xE66C3138                  // Receive FIFO buffer access data field 11 register 2
#define RSCFD0CFDRFDF11_3               0xE66C31B8                  // Receive FIFO buffer access data field 11 register 3
#define RSCFD0CFDRFDF11_4               0xE66C3238                  // Receive FIFO buffer access data field 11 register 4
#define RSCFD0CFDRFDF11_5               0xE66C32B8                  // Receive FIFO buffer access data field 11 register 5
#define RSCFD0CFDRFDF11_6               0xE66C3338                  // Receive FIFO buffer access data field 11 register 6
#define RSCFD0CFDRFDF11_7               0xE66C33B8                  // Receive FIFO buffer access data field 11 register 7
#define RSCFD0CFDRFDF12_0               0xE66C303C                  // Receive FIFO buffer access data field 12 register 0
#define RSCFD0CFDRFDF12_1               0xE66C30BC                  // Receive FIFO buffer access data field 12 register 1
#define RSCFD0CFDRFDF12_2               0xE66C313C                  // Receive FIFO buffer access data field 12 register 2
#define RSCFD0CFDRFDF12_3               0xE66C31BC                  // Receive FIFO buffer access data field 12 register 3
#define RSCFD0CFDRFDF12_4               0xE66C323C                  // Receive FIFO buffer access data field 12 register 4
#define RSCFD0CFDRFDF12_5               0xE66C32BC                  // Receive FIFO buffer access data field 12 register 5
#define RSCFD0CFDRFDF12_6               0xE66C333C                  // Receive FIFO buffer access data field 12 register 6
#define RSCFD0CFDRFDF12_7               0xE66C33BC                  // Receive FIFO buffer access data field 12 register 7
#define RSCFD0CFDRFDF13_0               0xE66C3040                  // Receive FIFO buffer access data field 13 register 0
#define RSCFD0CFDRFDF13_1               0xE66C30C0                  // Receive FIFO buffer access data field 13 register 1
#define RSCFD0CFDRFDF13_2               0xE66C3140                  // Receive FIFO buffer access data field 13 register 2
#define RSCFD0CFDRFDF13_3               0xE66C31C0                  // Receive FIFO buffer access data field 13 register 3
#define RSCFD0CFDRFDF13_4               0xE66C3240                  // Receive FIFO buffer access data field 13 register 4
#define RSCFD0CFDRFDF13_5               0xE66C32C0                  // Receive FIFO buffer access data field 13 register 5
#define RSCFD0CFDRFDF13_6               0xE66C3340                  // Receive FIFO buffer access data field 13 register 6
#define RSCFD0CFDRFDF13_7               0xE66C33C0                  // Receive FIFO buffer access data field 13 register 7
#define RSCFD0CFDRFDF14_0               0xE66C3044                  // Receive FIFO buffer access data field 14 register 0
#define RSCFD0CFDRFDF14_1               0xE66C30C4                  // Receive FIFO buffer access data field 14 register 1
#define RSCFD0CFDRFDF14_2               0xE66C3144                  // Receive FIFO buffer access data field 14 register 2
#define RSCFD0CFDRFDF14_3               0xE66C31C4                  // Receive FIFO buffer access data field 14 register 3
#define RSCFD0CFDRFDF14_4               0xE66C3244                  // Receive FIFO buffer access data field 14 register 4
#define RSCFD0CFDRFDF14_5               0xE66C32C4                  // Receive FIFO buffer access data field 14 register 5
#define RSCFD0CFDRFDF14_6               0xE66C3344                  // Receive FIFO buffer access data field 14 register 6
#define RSCFD0CFDRFDF14_7               0xE66C33C4                  // Receive FIFO buffer access data field 14 register 7
#define RSCFD0CFDRFDF15_0               0xE66C3048                  // Receive FIFO buffer access data field 15 register 0
#define RSCFD0CFDRFDF15_1               0xE66C30C8                  // Receive FIFO buffer access data field 15 register 1
#define RSCFD0CFDRFDF15_2               0xE66C3148                  // Receive FIFO buffer access data field 15 register 2
#define RSCFD0CFDRFDF15_3               0xE66C31C8                  // Receive FIFO buffer access data field 15 register 3
#define RSCFD0CFDRFDF15_4               0xE66C3248                  // Receive FIFO buffer access data field 15 register 4
#define RSCFD0CFDRFDF15_5               0xE66C32C8                  // Receive FIFO buffer access data field 15 register 5
#define RSCFD0CFDRFDF15_6               0xE66C3348                  // Receive FIFO buffer access data field 15 register 6
#define RSCFD0CFDRFDF15_7               0xE66C33C8                  // Receive FIFO buffer access data field 15 register 7
#define RSCFD0CFDCFCC0                  0xE66C0118                  // Transmit/receive FIFO buffer configuration and control register 0
#define RSCFD0CFDCFCC1                  0xE66C011C                  // Transmit/receive FIFO buffer configuration and control register 1
#define RSCFD0CFDCFCC2                  0xE66C0120                  // Transmit/receive FIFO buffer configuration and control register 2
#define RSCFD0CFDCFCC3                  0xE66C0124                  // Transmit/receive FIFO buffer configuration and control register 3
#define RSCFD0CFDCFCC4                  0xE66C0128                  // Transmit/receive FIFO buffer configuration and control register 4
#define RSCFD0CFDCFCC5                  0xE66C012C                  // Transmit/receive FIFO buffer configuration and control register 5
#define RSCFD0CFDCFSTS0                 0xE66C0178                  // Transmit/receive FIFO buffer status register 0
#define RSCFD0CFDCFSTS1                 0xE66C017C                  // Transmit/receive FIFO buffer status register 1
#define RSCFD0CFDCFSTS2                 0xE66C0180                  // Transmit/receive FIFO buffer status register 2
#define RSCFD0CFDCFSTS3                 0xE66C0184                  // Transmit/receive FIFO buffer status register 3
#define RSCFD0CFDCFSTS4                 0xE66C0188                  // Transmit/receive FIFO buffer status register 4
#define RSCFD0CFDCFSTS5                 0xE66C018C                  // Transmit/receive FIFO buffer status register 5
#define RSCFD0CFDCFPCTR0                0xE66C01D8                  // Transmit/receive FIFO buffer pointer control register 0
#define RSCFD0CFDCFPCTR1                0xE66C01DC                  // Transmit/receive FIFO buffer pointer control register 1
#define RSCFD0CFDCFPCTR2                0xE66C01E0                  // Transmit/receive FIFO buffer pointer control register 2
#define RSCFD0CFDCFPCTR3                0xE66C01E4                  // Transmit/receive FIFO buffer pointer control register 3
#define RSCFD0CFDCFPCTR4                0xE66C01E8                  // Transmit/receive FIFO buffer pointer control register 4
#define RSCFD0CFDCFPCTR5                0xE66C01EC                  // Transmit/receive FIFO buffer pointer control register 5
#define RSCFD0CFDCFID0                  0xE66C3400                  // Transmit/receive FIFO buffer access ID register 0
#define RSCFD0CFDCFID1                  0xE66C3480                  // Transmit/receive FIFO buffer access ID register 1
#define RSCFD0CFDCFID2                  0xE66C3500                  // Transmit/receive FIFO buffer access ID register 2
#define RSCFD0CFDCFID3                  0xE66C3580                  // Transmit/receive FIFO buffer access ID register 3
#define RSCFD0CFDCFID4                  0xE66C3600                  // Transmit/receive FIFO buffer access ID register 4
#define RSCFD0CFDCFID5                  0xE66C3680                  // Transmit/receive FIFO buffer access ID register 5
#define RSCFD0CFDCFPTR0                 0xE66C3404                  // Transmit/receive FIFO buffer access pointer register 0
#define RSCFD0CFDCFPTR1                 0xE66C3484                  // Transmit/receive FIFO buffer access pointer register 1
#define RSCFD0CFDCFPTR2                 0xE66C3504                  // Transmit/receive FIFO buffer access pointer register 2
#define RSCFD0CFDCFPTR3                 0xE66C3584                  // Transmit/receive FIFO buffer access pointer register 3
#define RSCFD0CFDCFPTR4                 0xE66C3604                  // Transmit/receive FIFO buffer access pointer register 4
#define RSCFD0CFDCFPTR5                 0xE66C3684                  // Transmit/receive FIFO buffer access pointer register 5
#define RSCFD0CFDCFFDCSTS0              0xE66C3408                  // Transmit/receive FIFO CAN FD configuration and status register 0
#define RSCFD0CFDCFFDCSTS1              0xE66C3488                  // Transmit/receive FIFO CAN FD configuration and status register 1
#define RSCFD0CFDCFFDCSTS2              0xE66C3508                  // Transmit/receive FIFO CAN FD configuration and status register 2
#define RSCFD0CFDCFFDCSTS3              0xE66C3588                  // Transmit/receive FIFO CAN FD configuration and status register 3
#define RSCFD0CFDCFFDCSTS4              0xE66C3608                  // Transmit/receive FIFO CAN FD configuration and status register 4
#define RSCFD0CFDCFFDCSTS5              0xE66C3688                  // Transmit/receive FIFO CAN FD configuration and status register 5
#define RSCFD0CFDCFDF0_0                0xE66C340C                  // Transmit/receive FIFO buffer access data field 0 register 0
#define RSCFD0CFDCFDF0_1                0xE66C348C                  // Transmit/receive FIFO buffer access data field 0 register 1
#define RSCFD0CFDCFDF0_2                0xE66C350C                  // Transmit/receive FIFO buffer access data field 0 register 2
#define RSCFD0CFDCFDF0_3                0xE66C358C                  // Transmit/receive FIFO buffer access data field 0 register 3
#define RSCFD0CFDCFDF0_4                0xE66C360C                  // Transmit/receive FIFO buffer access data field 0 register 4
#define RSCFD0CFDCFDF0_5                0xE66C368C                  // Transmit/receive FIFO buffer access data field 0 register 5
#define RSCFD0CFDCFDF0_6                0xE66C370C                  // Transmit/receive FIFO buffer access data field 0 register 6
#define RSCFD0CFDCFDF0_7                0xE66C378C                  // Transmit/receive FIFO buffer access data field 0 register 7
#define RSCFD0CFDCFDF0_8                0xE66C380C                  // Transmit/receive FIFO buffer access data field 0 register 8
#define RSCFD0CFDCFDF0_9                0xE66C388C                  // Transmit/receive FIFO buffer access data field 0 register 9
#define RSCFD0CFDCFDF0_10               0xE66C390C                  // Transmit/receive FIFO buffer access data field 0 register 10
#define RSCFD0CFDCFDF0_11               0xE66C398C                  // Transmit/receive FIFO buffer access data field 0 register 11
#define RSCFD0CFDCFDF0_12               0xE66C3A0C                  // Transmit/receive FIFO buffer access data field 0 register 12
#define RSCFD0CFDCFDF0_13               0xE66C3A8C                  // Transmit/receive FIFO buffer access data field 0 register 13
#define RSCFD0CFDCFDF0_14               0xE66C3B0C                  // Transmit/receive FIFO buffer access data field 0 register 14
#define RSCFD0CFDCFDF0_15               0xE66C3B8C                  // Transmit/receive FIFO buffer access data field 0 register 15
#define RSCFD0CFDCFDF0_16               0xE66C3C0C                  // Transmit/receive FIFO buffer access data field 0 register 16
#define RSCFD0CFDCFDF0_17               0xE66C3C8C                  // Transmit/receive FIFO buffer access data field 0 register 17
#define RSCFD0CFDCFDF1_0                0xE66C3410                  // Transmit/receive FIFO buffer access data field 1 register 0
#define RSCFD0CFDCFDF1_1                0xE66C3490                  // Transmit/receive FIFO buffer access data field 1 register 1
#define RSCFD0CFDCFDF1_2                0xE66C3510                  // Transmit/receive FIFO buffer access data field 1 register 2
#define RSCFD0CFDCFDF1_3                0xE66C3590                  // Transmit/receive FIFO buffer access data field 1 register 3
#define RSCFD0CFDCFDF1_4                0xE66C3610                  // Transmit/receive FIFO buffer access data field 1 register 4
#define RSCFD0CFDCFDF1_5                0xE66C3690                  // Transmit/receive FIFO buffer access data field 1 register 5
#define RSCFD0CFDCFDF1_6                0xE66C3710                  // Transmit/receive FIFO buffer access data field 1 register 6
#define RSCFD0CFDCFDF1_7                0xE66C3790                  // Transmit/receive FIFO buffer access data field 1 register 7
#define RSCFD0CFDCFDF1_8                0xE66C3810                  // Transmit/receive FIFO buffer access data field 1 register 8
#define RSCFD0CFDCFDF1_9                0xE66C3890                  // Transmit/receive FIFO buffer access data field 1 register 9
#define RSCFD0CFDCFDF1_10               0xE66C3910                  // Transmit/receive FIFO buffer access data field 1 register 10
#define RSCFD0CFDCFDF1_11               0xE66C3990                  // Transmit/receive FIFO buffer access data field 1 register 11
#define RSCFD0CFDCFDF1_12               0xE66C3A10                  // Transmit/receive FIFO buffer access data field 1 register 12
#define RSCFD0CFDCFDF1_13               0xE66C3A90                  // Transmit/receive FIFO buffer access data field 1 register 13
#define RSCFD0CFDCFDF1_14               0xE66C3B10                  // Transmit/receive FIFO buffer access data field 1 register 14
#define RSCFD0CFDCFDF1_15               0xE66C3B90                  // Transmit/receive FIFO buffer access data field 1 register 15
#define RSCFD0CFDCFDF1_16               0xE66C3C10                  // Transmit/receive FIFO buffer access data field 1 register 16
#define RSCFD0CFDCFDF1_17               0xE66C3C90                  // Transmit/receive FIFO buffer access data field 1 register 17
#define RSCFD0CFDCFDF2_0                0xE66C3414                  // Transmit/receive FIFO buffer access data field 2 register 0
#define RSCFD0CFDCFDF2_1                0xE66C3494                  // Transmit/receive FIFO buffer access data field 2 register 1
#define RSCFD0CFDCFDF2_2                0xE66C3514                  // Transmit/receive FIFO buffer access data field 2 register 2
#define RSCFD0CFDCFDF2_3                0xE66C3594                  // Transmit/receive FIFO buffer access data field 2 register 3
#define RSCFD0CFDCFDF2_4                0xE66C3614                  // Transmit/receive FIFO buffer access data field 2 register 4
#define RSCFD0CFDCFDF2_5                0xE66C3694                  // Transmit/receive FIFO buffer access data field 2 register 5
#define RSCFD0CFDCFDF2_6                0xE66C3714                  // Transmit/receive FIFO buffer access data field 2 register 6
#define RSCFD0CFDCFDF2_7                0xE66C3794                  // Transmit/receive FIFO buffer access data field 2 register 7
#define RSCFD0CFDCFDF2_8                0xE66C3814                  // Transmit/receive FIFO buffer access data field 2 register 8
#define RSCFD0CFDCFDF2_9                0xE66C3894                  // Transmit/receive FIFO buffer access data field 2 register 9
#define RSCFD0CFDCFDF2_10               0xE66C3914                  // Transmit/receive FIFO buffer access data field 2 register 10
#define RSCFD0CFDCFDF2_11               0xE66C3994                  // Transmit/receive FIFO buffer access data field 2 register 11
#define RSCFD0CFDCFDF2_12               0xE66C3A14                  // Transmit/receive FIFO buffer access data field 2 register 12
#define RSCFD0CFDCFDF2_13               0xE66C3A94                  // Transmit/receive FIFO buffer access data field 2 register 13
#define RSCFD0CFDCFDF2_14               0xE66C3B14                  // Transmit/receive FIFO buffer access data field 2 register 14
#define RSCFD0CFDCFDF2_15               0xE66C3B94                  // Transmit/receive FIFO buffer access data field 2 register 15
#define RSCFD0CFDCFDF2_16               0xE66C3C14                  // Transmit/receive FIFO buffer access data field 2 register 16
#define RSCFD0CFDCFDF2_17               0xE66C3C94                  // Transmit/receive FIFO buffer access data field 2 register 17
#define RSCFD0CFDCFDF3_0                0xE66C3418                  // Transmit/receive FIFO buffer access data field 3 register 0
#define RSCFD0CFDCFDF3_1                0xE66C3498                  // Transmit/receive FIFO buffer access data field 3 register 1
#define RSCFD0CFDCFDF3_2                0xE66C3518                  // Transmit/receive FIFO buffer access data field 3 register 2
#define RSCFD0CFDCFDF3_3                0xE66C3598                  // Transmit/receive FIFO buffer access data field 3 register 3
#define RSCFD0CFDCFDF3_4                0xE66C3618                  // Transmit/receive FIFO buffer access data field 3 register 4
#define RSCFD0CFDCFDF3_5                0xE66C3698                  // Transmit/receive FIFO buffer access data field 3 register 5
#define RSCFD0CFDCFDF3_6                0xE66C3718                  // Transmit/receive FIFO buffer access data field 3 register 6
#define RSCFD0CFDCFDF3_7                0xE66C3798                  // Transmit/receive FIFO buffer access data field 3 register 7
#define RSCFD0CFDCFDF3_8                0xE66C3818                  // Transmit/receive FIFO buffer access data field 3 register 8
#define RSCFD0CFDCFDF3_9                0xE66C3898                  // Transmit/receive FIFO buffer access data field 3 register 9
#define RSCFD0CFDCFDF3_10               0xE66C3918                  // Transmit/receive FIFO buffer access data field 3 register 10
#define RSCFD0CFDCFDF3_11               0xE66C3998                  // Transmit/receive FIFO buffer access data field 3 register 11
#define RSCFD0CFDCFDF3_12               0xE66C3A18                  // Transmit/receive FIFO buffer access data field 3 register 12
#define RSCFD0CFDCFDF3_13               0xE66C3A98                  // Transmit/receive FIFO buffer access data field 3 register 13
#define RSCFD0CFDCFDF3_14               0xE66C3B18                  // Transmit/receive FIFO buffer access data field 3 register 14
#define RSCFD0CFDCFDF3_15               0xE66C3B98                  // Transmit/receive FIFO buffer access data field 3 register 15
#define RSCFD0CFDCFDF3_16               0xE66C3C18                  // Transmit/receive FIFO buffer access data field 3 register 16
#define RSCFD0CFDCFDF3_17               0xE66C3C98                  // Transmit/receive FIFO buffer access data field 3 register 17
#define RSCFD0CFDCFDF4_0                0xE66C341C                  // Transmit/receive FIFO buffer access data field 4 register 0
#define RSCFD0CFDCFDF4_1                0xE66C349C                  // Transmit/receive FIFO buffer access data field 4 register 1
#define RSCFD0CFDCFDF4_2                0xE66C351C                  // Transmit/receive FIFO buffer access data field 4 register 2
#define RSCFD0CFDCFDF4_3                0xE66C359C                  // Transmit/receive FIFO buffer access data field 4 register 3
#define RSCFD0CFDCFDF4_4                0xE66C361C                  // Transmit/receive FIFO buffer access data field 4 register 4
#define RSCFD0CFDCFDF4_5                0xE66C369C                  // Transmit/receive FIFO buffer access data field 4 register 5
#define RSCFD0CFDCFDF4_6                0xE66C371C                  // Transmit/receive FIFO buffer access data field 4 register 6
#define RSCFD0CFDCFDF4_7                0xE66C379C                  // Transmit/receive FIFO buffer access data field 4 register 7
#define RSCFD0CFDCFDF4_8                0xE66C381C                  // Transmit/receive FIFO buffer access data field 4 register 8
#define RSCFD0CFDCFDF4_9                0xE66C389C                  // Transmit/receive FIFO buffer access data field 4 register 9
#define RSCFD0CFDCFDF4_10               0xE66C391C                  // Transmit/receive FIFO buffer access data field 4 register 10
#define RSCFD0CFDCFDF4_11               0xE66C399C                  // Transmit/receive FIFO buffer access data field 4 register 11
#define RSCFD0CFDCFDF4_12               0xE66C3A1C                  // Transmit/receive FIFO buffer access data field 4 register 12
#define RSCFD0CFDCFDF4_13               0xE66C3A9C                  // Transmit/receive FIFO buffer access data field 4 register 13
#define RSCFD0CFDCFDF4_14               0xE66C3B1C                  // Transmit/receive FIFO buffer access data field 4 register 14
#define RSCFD0CFDCFDF4_15               0xE66C3B9C                  // Transmit/receive FIFO buffer access data field 4 register 15
#define RSCFD0CFDCFDF4_16               0xE66C3C1C                  // Transmit/receive FIFO buffer access data field 4 register 16
#define RSCFD0CFDCFDF4_17               0xE66C3C9C                  // Transmit/receive FIFO buffer access data field 4 register 17
#define RSCFD0CFDCFDF5_0                0xE66C3420                  // Transmit/receive FIFO buffer access data field 5 register 0
#define RSCFD0CFDCFDF5_1                0xE66C34A0                  // Transmit/receive FIFO buffer access data field 5 register 1
#define RSCFD0CFDCFDF5_2                0xE66C3520                  // Transmit/receive FIFO buffer access data field 5 register 2
#define RSCFD0CFDCFDF5_3                0xE66C35A0                  // Transmit/receive FIFO buffer access data field 5 register 3
#define RSCFD0CFDCFDF5_4                0xE66C3620                  // Transmit/receive FIFO buffer access data field 5 register 4
#define RSCFD0CFDCFDF5_5                0xE66C36A0                  // Transmit/receive FIFO buffer access data field 5 register 5
#define RSCFD0CFDCFDF5_6                0xE66C3720                  // Transmit/receive FIFO buffer access data field 5 register 6
#define RSCFD0CFDCFDF5_7                0xE66C37A0                  // Transmit/receive FIFO buffer access data field 5 register 7
#define RSCFD0CFDCFDF5_8                0xE66C3820                  // Transmit/receive FIFO buffer access data field 5 register 8
#define RSCFD0CFDCFDF5_9                0xE66C38A0                  // Transmit/receive FIFO buffer access data field 5 register 9
#define RSCFD0CFDCFDF5_10               0xE66C3920                  // Transmit/receive FIFO buffer access data field 5 register 10
#define RSCFD0CFDCFDF5_11               0xE66C39A0                  // Transmit/receive FIFO buffer access data field 5 register 11
#define RSCFD0CFDCFDF5_12               0xE66C3A20                  // Transmit/receive FIFO buffer access data field 5 register 12
#define RSCFD0CFDCFDF5_13               0xE66C3AA0                  // Transmit/receive FIFO buffer access data field 5 register 13
#define RSCFD0CFDCFDF5_14               0xE66C3B20                  // Transmit/receive FIFO buffer access data field 5 register 14
#define RSCFD0CFDCFDF5_15               0xE66C3BA0                  // Transmit/receive FIFO buffer access data field 5 register 15
#define RSCFD0CFDCFDF5_16               0xE66C3C20                  // Transmit/receive FIFO buffer access data field 5 register 16
#define RSCFD0CFDCFDF5_17               0xE66C3CA0                  // Transmit/receive FIFO buffer access data field 5 register 17
#define RSCFD0CFDCFDF6_0                0xE66C3424                  // Transmit/receive FIFO buffer access data field 6 register 0
#define RSCFD0CFDCFDF6_1                0xE66C34A4                  // Transmit/receive FIFO buffer access data field 6 register 1
#define RSCFD0CFDCFDF6_2                0xE66C3524                  // Transmit/receive FIFO buffer access data field 6 register 2
#define RSCFD0CFDCFDF6_3                0xE66C35A4                  // Transmit/receive FIFO buffer access data field 6 register 3
#define RSCFD0CFDCFDF6_4                0xE66C3624                  // Transmit/receive FIFO buffer access data field 6 register 4
#define RSCFD0CFDCFDF6_5                0xE66C36A4                  // Transmit/receive FIFO buffer access data field 6 register 5
#define RSCFD0CFDCFDF6_6                0xE66C3724                  // Transmit/receive FIFO buffer access data field 6 register 6
#define RSCFD0CFDCFDF6_7                0xE66C37A4                  // Transmit/receive FIFO buffer access data field 6 register 7
#define RSCFD0CFDCFDF6_8                0xE66C3824                  // Transmit/receive FIFO buffer access data field 6 register 8
#define RSCFD0CFDCFDF6_9                0xE66C38A4                  // Transmit/receive FIFO buffer access data field 6 register 9
#define RSCFD0CFDCFDF6_10               0xE66C3924                  // Transmit/receive FIFO buffer access data field 6 register 10
#define RSCFD0CFDCFDF6_11               0xE66C39A4                  // Transmit/receive FIFO buffer access data field 6 register 11
#define RSCFD0CFDCFDF6_12               0xE66C3A24                  // Transmit/receive FIFO buffer access data field 6 register 12
#define RSCFD0CFDCFDF6_13               0xE66C3AA4                  // Transmit/receive FIFO buffer access data field 6 register 13
#define RSCFD0CFDCFDF6_14               0xE66C3B24                  // Transmit/receive FIFO buffer access data field 6 register 14
#define RSCFD0CFDCFDF6_15               0xE66C3BA4                  // Transmit/receive FIFO buffer access data field 6 register 15
#define RSCFD0CFDCFDF6_16               0xE66C3C24                  // Transmit/receive FIFO buffer access data field 6 register 16
#define RSCFD0CFDCFDF6_17               0xE66C3CA4                  // Transmit/receive FIFO buffer access data field 6 register 17
#define RSCFD0CFDCFDF7_0                0xE66C3428                  // Transmit/receive FIFO buffer access data field 7 register 0
#define RSCFD0CFDCFDF7_1                0xE66C34A8                  // Transmit/receive FIFO buffer access data field 7 register 1
#define RSCFD0CFDCFDF7_2                0xE66C3528                  // Transmit/receive FIFO buffer access data field 7 register 2
#define RSCFD0CFDCFDF7_3                0xE66C35A8                  // Transmit/receive FIFO buffer access data field 7 register 3
#define RSCFD0CFDCFDF7_4                0xE66C3628                  // Transmit/receive FIFO buffer access data field 7 register 4
#define RSCFD0CFDCFDF7_5                0xE66C36A8                  // Transmit/receive FIFO buffer access data field 7 register 5
#define RSCFD0CFDCFDF7_6                0xE66C3728                  // Transmit/receive FIFO buffer access data field 7 register 6
#define RSCFD0CFDCFDF7_7                0xE66C37A8                  // Transmit/receive FIFO buffer access data field 7 register 7
#define RSCFD0CFDCFDF7_8                0xE66C3828                  // Transmit/receive FIFO buffer access data field 7 register 8
#define RSCFD0CFDCFDF7_9                0xE66C38A8                  // Transmit/receive FIFO buffer access data field 7 register 9
#define RSCFD0CFDCFDF7_10               0xE66C3928                  // Transmit/receive FIFO buffer access data field 7 register 10
#define RSCFD0CFDCFDF7_11               0xE66C39A8                  // Transmit/receive FIFO buffer access data field 7 register 11
#define RSCFD0CFDCFDF7_12               0xE66C3A28                  // Transmit/receive FIFO buffer access data field 7 register 12
#define RSCFD0CFDCFDF7_13               0xE66C3AA8                  // Transmit/receive FIFO buffer access data field 7 register 13
#define RSCFD0CFDCFDF7_14               0xE66C3B28                  // Transmit/receive FIFO buffer access data field 7 register 14
#define RSCFD0CFDCFDF7_15               0xE66C3BA8                  // Transmit/receive FIFO buffer access data field 7 register 15
#define RSCFD0CFDCFDF7_16               0xE66C3C28                  // Transmit/receive FIFO buffer access data field 7 register 16
#define RSCFD0CFDCFDF7_17               0xE66C3CA8                  // Transmit/receive FIFO buffer access data field 7 register 17
#define RSCFD0CFDCFDF8_0                0xE66C342C                  // Transmit/receive FIFO buffer access data field 8 register 0
#define RSCFD0CFDCFDF8_1                0xE66C34AC                  // Transmit/receive FIFO buffer access data field 8 register 1
#define RSCFD0CFDCFDF8_2                0xE66C352C                  // Transmit/receive FIFO buffer access data field 8 register 2
#define RSCFD0CFDCFDF8_3                0xE66C35AC                  // Transmit/receive FIFO buffer access data field 8 register 3
#define RSCFD0CFDCFDF8_4                0xE66C362C                  // Transmit/receive FIFO buffer access data field 8 register 4
#define RSCFD0CFDCFDF8_5                0xE66C36AC                  // Transmit/receive FIFO buffer access data field 8 register 5
#define RSCFD0CFDCFDF8_6                0xE66C372C                  // Transmit/receive FIFO buffer access data field 8 register 6
#define RSCFD0CFDCFDF8_7                0xE66C37AC                  // Transmit/receive FIFO buffer access data field 8 register 7
#define RSCFD0CFDCFDF8_8                0xE66C382C                  // Transmit/receive FIFO buffer access data field 8 register 8
#define RSCFD0CFDCFDF8_9                0xE66C38AC                  // Transmit/receive FIFO buffer access data field 8 register 9
#define RSCFD0CFDCFDF8_10               0xE66C392C                  // Transmit/receive FIFO buffer access data field 8 register 10
#define RSCFD0CFDCFDF8_11               0xE66C39AC                  // Transmit/receive FIFO buffer access data field 8 register 11
#define RSCFD0CFDCFDF8_12               0xE66C3A2C                  // Transmit/receive FIFO buffer access data field 8 register 12
#define RSCFD0CFDCFDF8_13               0xE66C3AAC                  // Transmit/receive FIFO buffer access data field 8 register 13
#define RSCFD0CFDCFDF8_14               0xE66C3B2C                  // Transmit/receive FIFO buffer access data field 8 register 14
#define RSCFD0CFDCFDF8_15               0xE66C3BAC                  // Transmit/receive FIFO buffer access data field 8 register 15
#define RSCFD0CFDCFDF8_16               0xE66C3C2C                  // Transmit/receive FIFO buffer access data field 8 register 16
#define RSCFD0CFDCFDF8_17               0xE66C3CAC                  // Transmit/receive FIFO buffer access data field 8 register 17
#define RSCFD0CFDCFDF9_0                0xE66C3430                  // Transmit/receive FIFO buffer access data field 9 register 0
#define RSCFD0CFDCFDF9_1                0xE66C34B0                  // Transmit/receive FIFO buffer access data field 9 register 1
#define RSCFD0CFDCFDF9_2                0xE66C3530                  // Transmit/receive FIFO buffer access data field 9 register 2
#define RSCFD0CFDCFDF9_3                0xE66C35B0                  // Transmit/receive FIFO buffer access data field 9 register 3
#define RSCFD0CFDCFDF9_4                0xE66C3630                  // Transmit/receive FIFO buffer access data field 9 register 4
#define RSCFD0CFDCFDF9_5                0xE66C36B0                  // Transmit/receive FIFO buffer access data field 9 register 5
#define RSCFD0CFDCFDF9_6                0xE66C3730                  // Transmit/receive FIFO buffer access data field 9 register 6
#define RSCFD0CFDCFDF9_7                0xE66C37B0                  // Transmit/receive FIFO buffer access data field 9 register 7
#define RSCFD0CFDCFDF9_8                0xE66C3830                  // Transmit/receive FIFO buffer access data field 9 register 8
#define RSCFD0CFDCFDF9_9                0xE66C38B0                  // Transmit/receive FIFO buffer access data field 9 register 9
#define RSCFD0CFDCFDF9_10               0xE66C3930                  // Transmit/receive FIFO buffer access data field 9 register 10
#define RSCFD0CFDCFDF9_11               0xE66C39B0                  // Transmit/receive FIFO buffer access data field 9 register 11
#define RSCFD0CFDCFDF9_12               0xE66C3A30                  // Transmit/receive FIFO buffer access data field 9 register 12
#define RSCFD0CFDCFDF9_13               0xE66C3AB0                  // Transmit/receive FIFO buffer access data field 9 register 13
#define RSCFD0CFDCFDF9_14               0xE66C3B30                  // Transmit/receive FIFO buffer access data field 9 register 14
#define RSCFD0CFDCFDF9_15               0xE66C3BB0                  // Transmit/receive FIFO buffer access data field 9 register 15
#define RSCFD0CFDCFDF9_16               0xE66C3C30                  // Transmit/receive FIFO buffer access data field 9 register 16
#define RSCFD0CFDCFDF9_17               0xE66C3CB0                  // Transmit/receive FIFO buffer access data field 9 register 17
#define RSCFD0CFDCFDF10_0               0xE66C3434                  // Transmit/receive FIFO buffer access data field 10 register 0
#define RSCFD0CFDCFDF10_1               0xE66C34B4                  // Transmit/receive FIFO buffer access data field 10 register 1
#define RSCFD0CFDCFDF10_2               0xE66C3534                  // Transmit/receive FIFO buffer access data field 10 register 2
#define RSCFD0CFDCFDF10_3               0xE66C35B4                  // Transmit/receive FIFO buffer access data field 10 register 3
#define RSCFD0CFDCFDF10_4               0xE66C3634                  // Transmit/receive FIFO buffer access data field 10 register 4
#define RSCFD0CFDCFDF10_5               0xE66C36B4                  // Transmit/receive FIFO buffer access data field 10 register 5
#define RSCFD0CFDCFDF10_6               0xE66C3734                  // Transmit/receive FIFO buffer access data field 10 register 6
#define RSCFD0CFDCFDF10_7               0xE66C37B4                  // Transmit/receive FIFO buffer access data field 10 register 7
#define RSCFD0CFDCFDF10_8               0xE66C3834                  // Transmit/receive FIFO buffer access data field 10 register 8
#define RSCFD0CFDCFDF10_9               0xE66C38B4                  // Transmit/receive FIFO buffer access data field 10 register 9
#define RSCFD0CFDCFDF10_10              0xE66C3934                  // Transmit/receive FIFO buffer access data field 10 register 10
#define RSCFD0CFDCFDF10_11              0xE66C39B4                  // Transmit/receive FIFO buffer access data field 10 register 11
#define RSCFD0CFDCFDF10_12              0xE66C3A34                  // Transmit/receive FIFO buffer access data field 10 register 12
#define RSCFD0CFDCFDF10_13              0xE66C3AB4                  // Transmit/receive FIFO buffer access data field 10 register 13
#define RSCFD0CFDCFDF10_14              0xE66C3B34                  // Transmit/receive FIFO buffer access data field 10 register 14
#define RSCFD0CFDCFDF10_15              0xE66C3BB4                  // Transmit/receive FIFO buffer access data field 10 register 15
#define RSCFD0CFDCFDF10_16              0xE66C3C34                  // Transmit/receive FIFO buffer access data field 10 register 16
#define RSCFD0CFDCFDF10_17              0xE66C3CB4                  // Transmit/receive FIFO buffer access data field 10 register 17
#define RSCFD0CFDCFDF11_0               0xE66C3438                  // Transmit/receive FIFO buffer access data field 11 register 0
#define RSCFD0CFDCFDF11_1               0xE66C34B8                  // Transmit/receive FIFO buffer access data field 11 register 1
#define RSCFD0CFDCFDF11_2               0xE66C3538                  // Transmit/receive FIFO buffer access data field 11 register 2
#define RSCFD0CFDCFDF11_3               0xE66C35B8                  // Transmit/receive FIFO buffer access data field 11 register 3
#define RSCFD0CFDCFDF11_4               0xE66C3638                  // Transmit/receive FIFO buffer access data field 11 register 4
#define RSCFD0CFDCFDF11_5               0xE66C36B8                  // Transmit/receive FIFO buffer access data field 11 register 5
#define RSCFD0CFDCFDF11_6               0xE66C3738                  // Transmit/receive FIFO buffer access data field 11 register 6
#define RSCFD0CFDCFDF11_7               0xE66C37B8                  // Transmit/receive FIFO buffer access data field 11 register 7
#define RSCFD0CFDCFDF11_8               0xE66C3838                  // Transmit/receive FIFO buffer access data field 11 register 8
#define RSCFD0CFDCFDF11_9               0xE66C38B8                  // Transmit/receive FIFO buffer access data field 11 register 9
#define RSCFD0CFDCFDF11_10              0xE66C3938                  // Transmit/receive FIFO buffer access data field 11 register 10
#define RSCFD0CFDCFDF11_11              0xE66C39B8                  // Transmit/receive FIFO buffer access data field 11 register 11
#define RSCFD0CFDCFDF11_12              0xE66C3A38                  // Transmit/receive FIFO buffer access data field 11 register 12
#define RSCFD0CFDCFDF11_13              0xE66C3AB8                  // Transmit/receive FIFO buffer access data field 11 register 13
#define RSCFD0CFDCFDF11_14              0xE66C3B38                  // Transmit/receive FIFO buffer access data field 11 register 14
#define RSCFD0CFDCFDF11_15              0xE66C3BB8                  // Transmit/receive FIFO buffer access data field 11 register 15
#define RSCFD0CFDCFDF11_16              0xE66C3C38                  // Transmit/receive FIFO buffer access data field 11 register 16
#define RSCFD0CFDCFDF11_17              0xE66C3CB8                  // Transmit/receive FIFO buffer access data field 11 register 17
#define RSCFD0CFDCFDF12_0               0xE66C343C                  // Transmit/receive FIFO buffer access data field 12 register 0
#define RSCFD0CFDCFDF12_1               0xE66C34BC                  // Transmit/receive FIFO buffer access data field 12 register 1
#define RSCFD0CFDCFDF12_2               0xE66C353C                  // Transmit/receive FIFO buffer access data field 12 register 2
#define RSCFD0CFDCFDF12_3               0xE66C35BC                  // Transmit/receive FIFO buffer access data field 12 register 3
#define RSCFD0CFDCFDF12_4               0xE66C363C                  // Transmit/receive FIFO buffer access data field 12 register 4
#define RSCFD0CFDCFDF12_5               0xE66C36BC                  // Transmit/receive FIFO buffer access data field 12 register 5
#define RSCFD0CFDCFDF12_6               0xE66C373C                  // Transmit/receive FIFO buffer access data field 12 register 6
#define RSCFD0CFDCFDF12_7               0xE66C37BC                  // Transmit/receive FIFO buffer access data field 12 register 7
#define RSCFD0CFDCFDF12_8               0xE66C383C                  // Transmit/receive FIFO buffer access data field 12 register 8
#define RSCFD0CFDCFDF12_9               0xE66C38BC                  // Transmit/receive FIFO buffer access data field 12 register 9
#define RSCFD0CFDCFDF12_10              0xE66C393C                  // Transmit/receive FIFO buffer access data field 12 register 10
#define RSCFD0CFDCFDF12_11              0xE66C39BC                  // Transmit/receive FIFO buffer access data field 12 register 11
#define RSCFD0CFDCFDF12_12              0xE66C3A3C                  // Transmit/receive FIFO buffer access data field 12 register 12
#define RSCFD0CFDCFDF12_13              0xE66C3ABC                  // Transmit/receive FIFO buffer access data field 12 register 13
#define RSCFD0CFDCFDF12_14              0xE66C3B3C                  // Transmit/receive FIFO buffer access data field 12 register 14
#define RSCFD0CFDCFDF12_15              0xE66C3BBC                  // Transmit/receive FIFO buffer access data field 12 register 15
#define RSCFD0CFDCFDF12_16              0xE66C3C3C                  // Transmit/receive FIFO buffer access data field 12 register 16
#define RSCFD0CFDCFDF12_17              0xE66C3CBC                  // Transmit/receive FIFO buffer access data field 12 register 17
#define RSCFD0CFDCFDF13_0               0xE66C3440                  // Transmit/receive FIFO buffer access data field 13 register 0
#define RSCFD0CFDCFDF13_1               0xE66C34C0                  // Transmit/receive FIFO buffer access data field 13 register 1
#define RSCFD0CFDCFDF13_2               0xE66C3540                  // Transmit/receive FIFO buffer access data field 13 register 2
#define RSCFD0CFDCFDF13_3               0xE66C35C0                  // Transmit/receive FIFO buffer access data field 13 register 3
#define RSCFD0CFDCFDF13_4               0xE66C3640                  // Transmit/receive FIFO buffer access data field 13 register 4
#define RSCFD0CFDCFDF13_5               0xE66C36C0                  // Transmit/receive FIFO buffer access data field 13 register 5
#define RSCFD0CFDCFDF13_6               0xE66C3740                  // Transmit/receive FIFO buffer access data field 13 register 6
#define RSCFD0CFDCFDF13_7               0xE66C37C0                  // Transmit/receive FIFO buffer access data field 13 register 7
#define RSCFD0CFDCFDF13_8               0xE66C3840                  // Transmit/receive FIFO buffer access data field 13 register 8
#define RSCFD0CFDCFDF13_9               0xE66C38C0                  // Transmit/receive FIFO buffer access data field 13 register 9
#define RSCFD0CFDCFDF13_10              0xE66C3940                  // Transmit/receive FIFO buffer access data field 13 register 10
#define RSCFD0CFDCFDF13_11              0xE66C39C0                  // Transmit/receive FIFO buffer access data field 13 register 11
#define RSCFD0CFDCFDF13_12              0xE66C3A40                  // Transmit/receive FIFO buffer access data field 13 register 12
#define RSCFD0CFDCFDF13_13              0xE66C3AC0                  // Transmit/receive FIFO buffer access data field 13 register 13
#define RSCFD0CFDCFDF13_14              0xE66C3B40                  // Transmit/receive FIFO buffer access data field 13 register 14
#define RSCFD0CFDCFDF13_15              0xE66C3BC0                  // Transmit/receive FIFO buffer access data field 13 register 15
#define RSCFD0CFDCFDF13_16              0xE66C3C40                  // Transmit/receive FIFO buffer access data field 13 register 16
#define RSCFD0CFDCFDF13_17              0xE66C3CC0                  // Transmit/receive FIFO buffer access data field 13 register 17
#define RSCFD0CFDCFDF14_0               0xE66C3444                  // Transmit/receive FIFO buffer access data field 14 register 0
#define RSCFD0CFDCFDF14_1               0xE66C34C4                  // Transmit/receive FIFO buffer access data field 14 register 1
#define RSCFD0CFDCFDF14_2               0xE66C3544                  // Transmit/receive FIFO buffer access data field 14 register 2
#define RSCFD0CFDCFDF14_3               0xE66C35C4                  // Transmit/receive FIFO buffer access data field 14 register 3
#define RSCFD0CFDCFDF14_4               0xE66C3644                  // Transmit/receive FIFO buffer access data field 14 register 4
#define RSCFD0CFDCFDF14_5               0xE66C36C4                  // Transmit/receive FIFO buffer access data field 14 register 5
#define RSCFD0CFDCFDF14_6               0xE66C3744                  // Transmit/receive FIFO buffer access data field 14 register 6
#define RSCFD0CFDCFDF14_7               0xE66C37C4                  // Transmit/receive FIFO buffer access data field 14 register 7
#define RSCFD0CFDCFDF14_8               0xE66C3844                  // Transmit/receive FIFO buffer access data field 14 register 8
#define RSCFD0CFDCFDF14_9               0xE66C38C4                  // Transmit/receive FIFO buffer access data field 14 register 9
#define RSCFD0CFDCFDF14_10              0xE66C3944                  // Transmit/receive FIFO buffer access data field 14 register 10
#define RSCFD0CFDCFDF14_11              0xE66C39C4                  // Transmit/receive FIFO buffer access data field 14 register 11
#define RSCFD0CFDCFDF14_12              0xE66C3A44                  // Transmit/receive FIFO buffer access data field 14 register 12
#define RSCFD0CFDCFDF14_13              0xE66C3AC4                  // Transmit/receive FIFO buffer access data field 14 register 13
#define RSCFD0CFDCFDF14_14              0xE66C3B44                  // Transmit/receive FIFO buffer access data field 14 register 14
#define RSCFD0CFDCFDF14_15              0xE66C3BC4                  // Transmit/receive FIFO buffer access data field 14 register 15
#define RSCFD0CFDCFDF14_16              0xE66C3C44                  // Transmit/receive FIFO buffer access data field 14 register 16
#define RSCFD0CFDCFDF14_17              0xE66C3CC4                  // Transmit/receive FIFO buffer access data field 14 register 17
#define RSCFD0CFDCFDF15_0               0xE66C3448                  // Transmit/receive FIFO buffer access data field 15 register 0
#define RSCFD0CFDCFDF15_1               0xE66C34C8                  // Transmit/receive FIFO buffer access data field 15 register 1
#define RSCFD0CFDCFDF15_2               0xE66C3548                  // Transmit/receive FIFO buffer access data field 15 register 2
#define RSCFD0CFDCFDF15_3               0xE66C35C8                  // Transmit/receive FIFO buffer access data field 15 register 3
#define RSCFD0CFDCFDF15_4               0xE66C3648                  // Transmit/receive FIFO buffer access data field 15 register 4
#define RSCFD0CFDCFDF15_5               0xE66C36C8                  // Transmit/receive FIFO buffer access data field 15 register 5
#define RSCFD0CFDCFDF15_6               0xE66C3748                  // Transmit/receive FIFO buffer access data field 15 register 6
#define RSCFD0CFDCFDF15_7               0xE66C37C8                  // Transmit/receive FIFO buffer access data field 15 register 7
#define RSCFD0CFDCFDF15_8               0xE66C3848                  // Transmit/receive FIFO buffer access data field 15 register 8
#define RSCFD0CFDCFDF15_9               0xE66C38C8                  // Transmit/receive FIFO buffer access data field 15 register 9
#define RSCFD0CFDCFDF15_10              0xE66C3948                  // Transmit/receive FIFO buffer access data field 15 register 10
#define RSCFD0CFDCFDF15_11              0xE66C39C8                  // Transmit/receive FIFO buffer access data field 15 register 11
#define RSCFD0CFDCFDF15_12              0xE66C3A48                  // Transmit/receive FIFO buffer access data field 15 register 12
#define RSCFD0CFDCFDF15_13              0xE66C3AC8                  // Transmit/receive FIFO buffer access data field 15 register 13
#define RSCFD0CFDCFDF15_14              0xE66C3B48                  // Transmit/receive FIFO buffer access data field 15 register 14
#define RSCFD0CFDCFDF15_15              0xE66C3BC8                  // Transmit/receive FIFO buffer access data field 15 register 15
#define RSCFD0CFDCFDF15_16              0xE66C3C48                  // Transmit/receive FIFO buffer access data field 15 register 16
#define RSCFD0CFDCFDF15_17              0xE66C3CC8                  // Transmit/receive FIFO buffer access data field 15 register 17
#define RSCFD0CFDFESTS                  0xE66C0238                  // FIFO empty status register
#define RSCFD0CFDFFSTS                  0xE66C023C                  // FIFO full status register
#define RSCFD0CFDFMSTS                  0xE66C0240                  // FIFO Msg lost status register
#define RSCFD0CFDRFISTS                 0xE66C0244                  // Receive FIFO buffer interrupt flag status register
#define RSCFD0CFDCFRISTS                0xE66C0248                  // Transmit/receive FIFO buffer receive interrupt flag status register
#define RSCFD0CFDCFTISTS                0xE66C024C                  // Transmit/receive FIFO buffer transmit interrupt flag status register
#define RSCFD0CFDCDTCT                  0xE66C0490                  // DMA enable register
#define RSCFD0CFDCDTSTS                 0xE66C0494                  // DMA status register
#define RSCFD0CFDTMC0                   0xE66C0250                  // Transmit buffer control register 0
#define RSCFD0CFDTMC1                   0xE66C0251                  // Transmit buffer control register 1
#define RSCFD0CFDTMC2                   0xE66C0252                  // Transmit buffer control register 2
#define RSCFD0CFDTMC3                   0xE66C0253                  // Transmit buffer control register 3
#define RSCFD0CFDTMC4                   0xE66C0254                  // Transmit buffer control register 4
#define RSCFD0CFDTMC5                   0xE66C0255                  // Transmit buffer control register 5
#define RSCFD0CFDTMC6                   0xE66C0256                  // Transmit buffer control register 6
#define RSCFD0CFDTMC7                   0xE66C0257                  // Transmit buffer control register 7
#define RSCFD0CFDTMC8                   0xE66C0258                  // Transmit buffer control register 8
#define RSCFD0CFDTMC9                   0xE66C0259                  // Transmit buffer control register 9
#define RSCFD0CFDTMC10                  0xE66C025A                  // Transmit buffer control register 10
#define RSCFD0CFDTMC11                  0xE66C025B                  // Transmit buffer control register 11
#define RSCFD0CFDTMC12                  0xE66C025C                  // Transmit buffer control register 12
#define RSCFD0CFDTMC13                  0xE66C025D                  // Transmit buffer control register 13
#define RSCFD0CFDTMC14                  0xE66C025E                  // Transmit buffer control register 14
#define RSCFD0CFDTMC15                  0xE66C025F                  // Transmit buffer control register 15
#define RSCFD0CFDTMC16                  0xE66C0260                  // Transmit buffer control register 16
#define RSCFD0CFDTMC17                  0xE66C0261                  // Transmit buffer control register 17
#define RSCFD0CFDTMC18                  0xE66C0262                  // Transmit buffer control register 18
#define RSCFD0CFDTMC19                  0xE66C0263                  // Transmit buffer control register 19
#define RSCFD0CFDTMC20                  0xE66C0264                  // Transmit buffer control register 20
#define RSCFD0CFDTMC21                  0xE66C0265                  // Transmit buffer control register 21
#define RSCFD0CFDTMC22                  0xE66C0266                  // Transmit buffer control register 22
#define RSCFD0CFDTMC23                  0xE66C0267                  // Transmit buffer control register 23
#define RSCFD0CFDTMC24                  0xE66C0268                  // Transmit buffer control register 24
#define RSCFD0CFDTMC25                  0xE66C0269                  // Transmit buffer control register 25
#define RSCFD0CFDTMC26                  0xE66C026A                  // Transmit buffer control register 26
#define RSCFD0CFDTMC27                  0xE66C026B                  // Transmit buffer control register 27
#define RSCFD0CFDTMC28                  0xE66C026C                  // Transmit buffer control register 28
#define RSCFD0CFDTMC29                  0xE66C026D                  // Transmit buffer control register 29
#define RSCFD0CFDTMC30                  0xE66C026E                  // Transmit buffer control register 30
#define RSCFD0CFDTMC31                  0xE66C026F                  // Transmit buffer control register 31
#define RSCFD0CFDTMSTS0                 0xE66C02D0                  // Transmit buffer status register 0
#define RSCFD0CFDTMSTS1                 0xE66C02D1                  // Transmit buffer status register 1
#define RSCFD0CFDTMSTS2                 0xE66C02D2                  // Transmit buffer status register 2
#define RSCFD0CFDTMSTS3                 0xE66C02D3                  // Transmit buffer status register 3
#define RSCFD0CFDTMSTS4                 0xE66C02D4                  // Transmit buffer status register 4
#define RSCFD0CFDTMSTS5                 0xE66C02D5                  // Transmit buffer status register 5
#define RSCFD0CFDTMSTS6                 0xE66C02D6                  // Transmit buffer status register 6
#define RSCFD0CFDTMSTS7                 0xE66C02D7                  // Transmit buffer status register 7
#define RSCFD0CFDTMSTS8                 0xE66C02D8                  // Transmit buffer status register 8
#define RSCFD0CFDTMSTS9                 0xE66C02D9                  // Transmit buffer status register 9
#define RSCFD0CFDTMSTS10                0xE66C02DA                  // Transmit buffer status register 10
#define RSCFD0CFDTMSTS11                0xE66C02DB                  // Transmit buffer status register 11
#define RSCFD0CFDTMSTS12                0xE66C02DC                  // Transmit buffer status register 12
#define RSCFD0CFDTMSTS13                0xE66C02DD                  // Transmit buffer status register 13
#define RSCFD0CFDTMSTS14                0xE66C02DE                  // Transmit buffer status register 14
#define RSCFD0CFDTMSTS15                0xE66C02DF                  // Transmit buffer status register 15
#define RSCFD0CFDTMSTS16                0xE66C02E0                  // Transmit buffer status register 16
#define RSCFD0CFDTMSTS17                0xE66C02E1                  // Transmit buffer status register 17
#define RSCFD0CFDTMSTS18                0xE66C02E2                  // Transmit buffer status register 18
#define RSCFD0CFDTMSTS19                0xE66C02E3                  // Transmit buffer status register 19
#define RSCFD0CFDTMSTS20                0xE66C02E4                  // Transmit buffer status register 20
#define RSCFD0CFDTMSTS21                0xE66C02E5                  // Transmit buffer status register 21
#define RSCFD0CFDTMSTS22                0xE66C02E6                  // Transmit buffer status register 22
#define RSCFD0CFDTMSTS23                0xE66C02E7                  // Transmit buffer status register 23
#define RSCFD0CFDTMSTS24                0xE66C02E8                  // Transmit buffer status register 24
#define RSCFD0CFDTMSTS25                0xE66C02E9                  // Transmit buffer status register 25
#define RSCFD0CFDTMSTS26                0xE66C02EA                  // Transmit buffer status register 26
#define RSCFD0CFDTMSTS27                0xE66C02EB                  // Transmit buffer status register 27
#define RSCFD0CFDTMSTS28                0xE66C02EC                  // Transmit buffer status register 28
#define RSCFD0CFDTMSTS29                0xE66C02ED                  // Transmit buffer status register 29
#define RSCFD0CFDTMSTS30                0xE66C02EE                  // Transmit buffer status register 30
#define RSCFD0CFDTMSTS31                0xE66C02EF                  // Transmit buffer status register 31
#define RSCFD0CFDTMID0                  0xE66C4000                  // Transmit buffer ID register 0
#define RSCFD0CFDTMID1                  0xE66C4020                  // Transmit buffer ID register 1
#define RSCFD0CFDTMID2                  0xE66C4040                  // Transmit buffer ID register 2
#define RSCFD0CFDTMID3                  0xE66C4060                  // Transmit buffer ID register 3
#define RSCFD0CFDTMID4                  0xE66C4080                  // Transmit buffer ID register 4
#define RSCFD0CFDTMID5                  0xE66C40A0                  // Transmit buffer ID register 5
#define RSCFD0CFDTMID6                  0xE66C40C0                  // Transmit buffer ID register 6
#define RSCFD0CFDTMID7                  0xE66C40E0                  // Transmit buffer ID register 7
#define RSCFD0CFDTMID8                  0xE66C4100                  // Transmit buffer ID register 8
#define RSCFD0CFDTMID9                  0xE66C4120                  // Transmit buffer ID register 9
#define RSCFD0CFDTMID10                 0xE66C4140                  // Transmit buffer ID register 10
#define RSCFD0CFDTMID11                 0xE66C4160                  // Transmit buffer ID register 11
#define RSCFD0CFDTMID12                 0xE66C4180                  // Transmit buffer ID register 12
#define RSCFD0CFDTMID13                 0xE66C41A0                  // Transmit buffer ID register 13
#define RSCFD0CFDTMID14                 0xE66C41C0                  // Transmit buffer ID register 14
#define RSCFD0CFDTMID15                 0xE66C41E0                  // Transmit buffer ID register 15
#define RSCFD0CFDTMID16                 0xE66C4200                  // Transmit buffer ID register 16
#define RSCFD0CFDTMID17                 0xE66C4220                  // Transmit buffer ID register 17
#define RSCFD0CFDTMID18                 0xE66C4240                  // Transmit buffer ID register 18
#define RSCFD0CFDTMID19                 0xE66C4260                  // Transmit buffer ID register 19
#define RSCFD0CFDTMID20                 0xE66C4280                  // Transmit buffer ID register 20
#define RSCFD0CFDTMID21                 0xE66C42A0                  // Transmit buffer ID register 21
#define RSCFD0CFDTMID22                 0xE66C42C0                  // Transmit buffer ID register 22
#define RSCFD0CFDTMID23                 0xE66C42E0                  // Transmit buffer ID register 23
#define RSCFD0CFDTMID24                 0xE66C4300                  // Transmit buffer ID register 24
#define RSCFD0CFDTMID25                 0xE66C4320                  // Transmit buffer ID register 25
#define RSCFD0CFDTMID26                 0xE66C4340                  // Transmit buffer ID register 26
#define RSCFD0CFDTMID27                 0xE66C4360                  // Transmit buffer ID register 27
#define RSCFD0CFDTMID28                 0xE66C4380                  // Transmit buffer ID register 28
#define RSCFD0CFDTMID29                 0xE66C43A0                  // Transmit buffer ID register 29
#define RSCFD0CFDTMID30                 0xE66C43C0                  // Transmit buffer ID register 30
#define RSCFD0CFDTMID31                 0xE66C43E0                  // Transmit buffer ID register 31
#define RSCFD0CFDTMPTR0                 0xE66C4004                  // Transmit buffer pointer register 0
#define RSCFD0CFDTMPTR1                 0xE66C4024                  // Transmit buffer pointer register 1
#define RSCFD0CFDTMPTR2                 0xE66C4044                  // Transmit buffer pointer register 2
#define RSCFD0CFDTMPTR3                 0xE66C4064                  // Transmit buffer pointer register 3
#define RSCFD0CFDTMPTR4                 0xE66C4084                  // Transmit buffer pointer register 4
#define RSCFD0CFDTMPTR5                 0xE66C40A4                  // Transmit buffer pointer register 5
#define RSCFD0CFDTMPTR6                 0xE66C40C4                  // Transmit buffer pointer register 6
#define RSCFD0CFDTMPTR7                 0xE66C40E4                  // Transmit buffer pointer register 7
#define RSCFD0CFDTMPTR8                 0xE66C4104                  // Transmit buffer pointer register 8
#define RSCFD0CFDTMPTR9                 0xE66C4124                  // Transmit buffer pointer register 9
#define RSCFD0CFDTMPTR10                0xE66C4144                  // Transmit buffer pointer register 10
#define RSCFD0CFDTMPTR11                0xE66C4164                  // Transmit buffer pointer register 11
#define RSCFD0CFDTMPTR12                0xE66C4184                  // Transmit buffer pointer register 12
#define RSCFD0CFDTMPTR13                0xE66C41A4                  // Transmit buffer pointer register 13
#define RSCFD0CFDTMPTR14                0xE66C41C4                  // Transmit buffer pointer register 14
#define RSCFD0CFDTMPTR15                0xE66C41E4                  // Transmit buffer pointer register 15
#define RSCFD0CFDTMPTR16                0xE66C4204                  // Transmit buffer pointer register 16
#define RSCFD0CFDTMPTR17                0xE66C4224                  // Transmit buffer pointer register 17
#define RSCFD0CFDTMPTR18                0xE66C4244                  // Transmit buffer pointer register 18
#define RSCFD0CFDTMPTR19                0xE66C4264                  // Transmit buffer pointer register 19
#define RSCFD0CFDTMPTR20                0xE66C4284                  // Transmit buffer pointer register 20
#define RSCFD0CFDTMPTR21                0xE66C42A4                  // Transmit buffer pointer register 21
#define RSCFD0CFDTMPTR22                0xE66C42C4                  // Transmit buffer pointer register 22
#define RSCFD0CFDTMPTR23                0xE66C42E4                  // Transmit buffer pointer register 23
#define RSCFD0CFDTMPTR24                0xE66C4304                  // Transmit buffer pointer register 24
#define RSCFD0CFDTMPTR25                0xE66C4324                  // Transmit buffer pointer register 25
#define RSCFD0CFDTMPTR26                0xE66C4344                  // Transmit buffer pointer register 26
#define RSCFD0CFDTMPTR27                0xE66C4364                  // Transmit buffer pointer register 27
#define RSCFD0CFDTMPTR28                0xE66C4384                  // Transmit buffer pointer register 28
#define RSCFD0CFDTMPTR29                0xE66C43A4                  // Transmit buffer pointer register 29
#define RSCFD0CFDTMPTR30                0xE66C43C4                  // Transmit buffer pointer register 30
#define RSCFD0CFDTMPTR31                0xE66C43E4                  // Transmit buffer pointer register 31
#define RSCFD0CFDTMFDCTR0               0xE66C4008                  // Transmit buffer CAN FD configuration register 0
#define RSCFD0CFDTMFDCTR1               0xE66C4028                  // Transmit buffer CAN FD configuration register 1
#define RSCFD0CFDTMFDCTR2               0xE66C4048                  // Transmit buffer CAN FD configuration register 2
#define RSCFD0CFDTMFDCTR3               0xE66C4068                  // Transmit buffer CAN FD configuration register 3
#define RSCFD0CFDTMFDCTR4               0xE66C4088                  // Transmit buffer CAN FD configuration register 4
#define RSCFD0CFDTMFDCTR5               0xE66C40A8                  // Transmit buffer CAN FD configuration register 5
#define RSCFD0CFDTMFDCTR6               0xE66C40C8                  // Transmit buffer CAN FD configuration register 6
#define RSCFD0CFDTMFDCTR7               0xE66C40E8                  // Transmit buffer CAN FD configuration register 7
#define RSCFD0CFDTMFDCTR8               0xE66C4108                  // Transmit buffer CAN FD configuration register 8
#define RSCFD0CFDTMFDCTR9               0xE66C4128                  // Transmit buffer CAN FD configuration register 9
#define RSCFD0CFDTMFDCTR10              0xE66C4148                  // Transmit buffer CAN FD configuration register 10
#define RSCFD0CFDTMFDCTR11              0xE66C4168                  // Transmit buffer CAN FD configuration register 11
#define RSCFD0CFDTMFDCTR12              0xE66C4188                  // Transmit buffer CAN FD configuration register 12
#define RSCFD0CFDTMFDCTR13              0xE66C41A8                  // Transmit buffer CAN FD configuration register 13
#define RSCFD0CFDTMFDCTR14              0xE66C41C8                  // Transmit buffer CAN FD configuration register 14
#define RSCFD0CFDTMFDCTR15              0xE66C41E8                  // Transmit buffer CAN FD configuration register 15
#define RSCFD0CFDTMFDCTR16              0xE66C4208                  // Transmit buffer CAN FD configuration register 16
#define RSCFD0CFDTMFDCTR17              0xE66C4228                  // Transmit buffer CAN FD configuration register 17
#define RSCFD0CFDTMFDCTR18              0xE66C4248                  // Transmit buffer CAN FD configuration register 18
#define RSCFD0CFDTMFDCTR19              0xE66C4268                  // Transmit buffer CAN FD configuration register 19
#define RSCFD0CFDTMFDCTR20              0xE66C4288                  // Transmit buffer CAN FD configuration register 20
#define RSCFD0CFDTMFDCTR21              0xE66C42A8                  // Transmit buffer CAN FD configuration register 21
#define RSCFD0CFDTMFDCTR22              0xE66C42C8                  // Transmit buffer CAN FD configuration register 22
#define RSCFD0CFDTMFDCTR23              0xE66C42E8                  // Transmit buffer CAN FD configuration register 23
#define RSCFD0CFDTMFDCTR24              0xE66C4308                  // Transmit buffer CAN FD configuration register 24
#define RSCFD0CFDTMFDCTR25              0xE66C4328                  // Transmit buffer CAN FD configuration register 25
#define RSCFD0CFDTMFDCTR26              0xE66C4348                  // Transmit buffer CAN FD configuration register 26
#define RSCFD0CFDTMFDCTR27              0xE66C4368                  // Transmit buffer CAN FD configuration register 27
#define RSCFD0CFDTMFDCTR28              0xE66C4388                  // Transmit buffer CAN FD configuration register 28
#define RSCFD0CFDTMFDCTR29              0xE66C43A8                  // Transmit buffer CAN FD configuration register 29
#define RSCFD0CFDTMFDCTR30              0xE66C43C8                  // Transmit buffer CAN FD configuration register 30
#define RSCFD0CFDTMFDCTR31              0xE66C43E8                  // Transmit buffer CAN FD configuration register 31
#define RSCFD0CFDTMDF0_0                0xE66C400C                  // Transmit buffer data field 0 register 0
#define RSCFD0CFDTMDF0_1                0xE66C402C                  // Transmit buffer data field 0 register 1
#define RSCFD0CFDTMDF0_2                0xE66C404C                  // Transmit buffer data field 0 register 2
#define RSCFD0CFDTMDF0_3                0xE66C406C                  // Transmit buffer data field 0 register 3
#define RSCFD0CFDTMDF0_4                0xE66C408C                  // Transmit buffer data field 0 register 4
#define RSCFD0CFDTMDF0_5                0xE66C40AC                  // Transmit buffer data field 0 register 5
#define RSCFD0CFDTMDF0_6                0xE66C40CC                  // Transmit buffer data field 0 register 6
#define RSCFD0CFDTMDF0_7                0xE66C40EC                  // Transmit buffer data field 0 register 7
#define RSCFD0CFDTMDF0_8                0xE66C410C                  // Transmit buffer data field 0 register 8
#define RSCFD0CFDTMDF0_9                0xE66C412C                  // Transmit buffer data field 0 register 9
#define RSCFD0CFDTMDF0_10               0xE66C414C                  // Transmit buffer data field 0 register 10
#define RSCFD0CFDTMDF0_11               0xE66C416C                  // Transmit buffer data field 0 register 11
#define RSCFD0CFDTMDF0_12               0xE66C418C                  // Transmit buffer data field 0 register 12
#define RSCFD0CFDTMDF0_13               0xE66C41AC                  // Transmit buffer data field 0 register 13
#define RSCFD0CFDTMDF0_14               0xE66C41CC                  // Transmit buffer data field 0 register 14
#define RSCFD0CFDTMDF0_15               0xE66C41EC                  // Transmit buffer data field 0 register 15
#define RSCFD0CFDTMDF0_16               0xE66C420C                  // Transmit buffer data field 0 register 16
#define RSCFD0CFDTMDF0_17               0xE66C422C                  // Transmit buffer data field 0 register 17
#define RSCFD0CFDTMDF0_18               0xE66C424C                  // Transmit buffer data field 0 register 18
#define RSCFD0CFDTMDF0_19               0xE66C426C                  // Transmit buffer data field 0 register 19
#define RSCFD0CFDTMDF0_20               0xE66C428C                  // Transmit buffer data field 0 register 20
#define RSCFD0CFDTMDF0_21               0xE66C42AC                  // Transmit buffer data field 0 register 21
#define RSCFD0CFDTMDF0_22               0xE66C42CC                  // Transmit buffer data field 0 register 22
#define RSCFD0CFDTMDF0_23               0xE66C42EC                  // Transmit buffer data field 0 register 23
#define RSCFD0CFDTMDF0_24               0xE66C430C                  // Transmit buffer data field 0 register 24
#define RSCFD0CFDTMDF0_25               0xE66C432C                  // Transmit buffer data field 0 register 25
#define RSCFD0CFDTMDF0_26               0xE66C434C                  // Transmit buffer data field 0 register 26
#define RSCFD0CFDTMDF0_27               0xE66C436C                  // Transmit buffer data field 0 register 27
#define RSCFD0CFDTMDF0_28               0xE66C438C                  // Transmit buffer data field 0 register 28
#define RSCFD0CFDTMDF0_29               0xE66C43AC                  // Transmit buffer data field 0 register 29
#define RSCFD0CFDTMDF0_30               0xE66C43CC                  // Transmit buffer data field 0 register 30
#define RSCFD0CFDTMDF0_31               0xE66C43EC                  // Transmit buffer data field 0 register 31
#define RSCFD0CFDTMDF0_32               0xE66C440C                  // Transmit buffer data field 0 register 32
#define RSCFD0CFDTMDF0_33               0xE66C442C                  // Transmit buffer data field 0 register 33
#define RSCFD0CFDTMDF0_34               0xE66C444C                  // Transmit buffer data field 0 register 34
#define RSCFD0CFDTMDF0_35               0xE66C446C                  // Transmit buffer data field 0 register 35
#define RSCFD0CFDTMDF0_36               0xE66C448C                  // Transmit buffer data field 0 register 36
#define RSCFD0CFDTMDF0_37               0xE66C44AC                  // Transmit buffer data field 0 register 37
#define RSCFD0CFDTMDF0_38               0xE66C44CC                  // Transmit buffer data field 0 register 38
#define RSCFD0CFDTMDF0_39               0xE66C44EC                  // Transmit buffer data field 0 register 39
#define RSCFD0CFDTMDF0_40               0xE66C450C                  // Transmit buffer data field 0 register 40
#define RSCFD0CFDTMDF0_41               0xE66C452C                  // Transmit buffer data field 0 register 41
#define RSCFD0CFDTMDF0_42               0xE66C454C                  // Transmit buffer data field 0 register 42
#define RSCFD0CFDTMDF0_43               0xE66C456C                  // Transmit buffer data field 0 register 43
#define RSCFD0CFDTMDF0_44               0xE66C458C                  // Transmit buffer data field 0 register 44
#define RSCFD0CFDTMDF0_45               0xE66C45AC                  // Transmit buffer data field 0 register 45
#define RSCFD0CFDTMDF0_46               0xE66C45CC                  // Transmit buffer data field 0 register 46
#define RSCFD0CFDTMDF0_47               0xE66C45EC                  // Transmit buffer data field 0 register 47
#define RSCFD0CFDTMDF0_48               0xE66C460C                  // Transmit buffer data field 0 register 48
#define RSCFD0CFDTMDF0_49               0xE66C462C                  // Transmit buffer data field 0 register 49
#define RSCFD0CFDTMDF0_50               0xE66C464C                  // Transmit buffer data field 0 register 50
#define RSCFD0CFDTMDF0_51               0xE66C466C                  // Transmit buffer data field 0 register 51
#define RSCFD0CFDTMDF0_52               0xE66C468C                  // Transmit buffer data field 0 register 52
#define RSCFD0CFDTMDF0_53               0xE66C46AC                  // Transmit buffer data field 0 register 53
#define RSCFD0CFDTMDF0_54               0xE66C46CC                  // Transmit buffer data field 0 register 54
#define RSCFD0CFDTMDF0_55               0xE66C46EC                  // Transmit buffer data field 0 register 55
#define RSCFD0CFDTMDF0_56               0xE66C470C                  // Transmit buffer data field 0 register 56
#define RSCFD0CFDTMDF0_57               0xE66C472C                  // Transmit buffer data field 0 register 57
#define RSCFD0CFDTMDF0_58               0xE66C474C                  // Transmit buffer data field 0 register 58
#define RSCFD0CFDTMDF0_59               0xE66C476C                  // Transmit buffer data field 0 register 59
#define RSCFD0CFDTMDF0_60               0xE66C478C                  // Transmit buffer data field 0 register 60
#define RSCFD0CFDTMDF0_61               0xE66C47AC                  // Transmit buffer data field 0 register 61
#define RSCFD0CFDTMDF0_62               0xE66C47CC                  // Transmit buffer data field 0 register 62
#define RSCFD0CFDTMDF0_63               0xE66C47EC                  // Transmit buffer data field 0 register 63
#define RSCFD0CFDTMDF0_64               0xE66C480C                  // Transmit buffer data field 0 register 64
#define RSCFD0CFDTMDF0_65               0xE66C482C                  // Transmit buffer data field 0 register 65
#define RSCFD0CFDTMDF0_66               0xE66C484C                  // Transmit buffer data field 0 register 66
#define RSCFD0CFDTMDF0_67               0xE66C486C                  // Transmit buffer data field 0 register 67
#define RSCFD0CFDTMDF0_68               0xE66C488C                  // Transmit buffer data field 0 register 68
#define RSCFD0CFDTMDF0_69               0xE66C48AC                  // Transmit buffer data field 0 register 69
#define RSCFD0CFDTMDF0_70               0xE66C48CC                  // Transmit buffer data field 0 register 70
#define RSCFD0CFDTMDF0_71               0xE66C48EC                  // Transmit buffer data field 0 register 71
#define RSCFD0CFDTMDF0_72               0xE66C490C                  // Transmit buffer data field 0 register 72
#define RSCFD0CFDTMDF0_73               0xE66C492C                  // Transmit buffer data field 0 register 73
#define RSCFD0CFDTMDF0_74               0xE66C494C                  // Transmit buffer data field 0 register 74
#define RSCFD0CFDTMDF0_75               0xE66C496C                  // Transmit buffer data field 0 register 75
#define RSCFD0CFDTMDF0_76               0xE66C498C                  // Transmit buffer data field 0 register 76
#define RSCFD0CFDTMDF0_77               0xE66C49AC                  // Transmit buffer data field 0 register 77
#define RSCFD0CFDTMDF0_78               0xE66C49CC                  // Transmit buffer data field 0 register 78
#define RSCFD0CFDTMDF0_79               0xE66C49EC                  // Transmit buffer data field 0 register 79
#define RSCFD0CFDTMDF0_80               0xE66C4A0C                  // Transmit buffer data field 0 register 80
#define RSCFD0CFDTMDF0_81               0xE66C4A2C                  // Transmit buffer data field 0 register 81
#define RSCFD0CFDTMDF0_82               0xE66C4A4C                  // Transmit buffer data field 0 register 82
#define RSCFD0CFDTMDF0_83               0xE66C4A6C                  // Transmit buffer data field 0 register 83
#define RSCFD0CFDTMDF0_84               0xE66C4A8C                  // Transmit buffer data field 0 register 84
#define RSCFD0CFDTMDF0_85               0xE66C4AAC                  // Transmit buffer data field 0 register 85
#define RSCFD0CFDTMDF0_86               0xE66C4ACC                  // Transmit buffer data field 0 register 86
#define RSCFD0CFDTMDF0_87               0xE66C4AEC                  // Transmit buffer data field 0 register 87
#define RSCFD0CFDTMDF0_88               0xE66C4B0C                  // Transmit buffer data field 0 register 88
#define RSCFD0CFDTMDF0_89               0xE66C4B2C                  // Transmit buffer data field 0 register 89
#define RSCFD0CFDTMDF0_90               0xE66C4B4C                  // Transmit buffer data field 0 register 90
#define RSCFD0CFDTMDF0_91               0xE66C4B6C                  // Transmit buffer data field 0 register 91
#define RSCFD0CFDTMDF0_92               0xE66C4B8C                  // Transmit buffer data field 0 register 92
#define RSCFD0CFDTMDF0_93               0xE66C4BAC                  // Transmit buffer data field 0 register 93
#define RSCFD0CFDTMDF0_94               0xE66C4BCC                  // Transmit buffer data field 0 register 94
#define RSCFD0CFDTMDF0_95               0xE66C4BEC                  // Transmit buffer data field 0 register 95
#define RSCFD0CFDTMDF1_0                0xE66C4010                  // Transmit buffer data field 1 register 0
#define RSCFD0CFDTMDF1_1                0xE66C4030                  // Transmit buffer data field 1 register 1
#define RSCFD0CFDTMDF1_2                0xE66C4050                  // Transmit buffer data field 1 register 2
#define RSCFD0CFDTMDF1_3                0xE66C4070                  // Transmit buffer data field 1 register 3
#define RSCFD0CFDTMDF1_4                0xE66C4090                  // Transmit buffer data field 1 register 4
#define RSCFD0CFDTMDF1_5                0xE66C40B0                  // Transmit buffer data field 1 register 5
#define RSCFD0CFDTMDF1_6                0xE66C40D0                  // Transmit buffer data field 1 register 6
#define RSCFD0CFDTMDF1_7                0xE66C40F0                  // Transmit buffer data field 1 register 7
#define RSCFD0CFDTMDF1_8                0xE66C4110                  // Transmit buffer data field 1 register 8
#define RSCFD0CFDTMDF1_9                0xE66C4130                  // Transmit buffer data field 1 register 9
#define RSCFD0CFDTMDF1_10               0xE66C4150                  // Transmit buffer data field 1 register 10
#define RSCFD0CFDTMDF1_11               0xE66C4170                  // Transmit buffer data field 1 register 11
#define RSCFD0CFDTMDF1_12               0xE66C4190                  // Transmit buffer data field 1 register 12
#define RSCFD0CFDTMDF1_13               0xE66C41B0                  // Transmit buffer data field 1 register 13
#define RSCFD0CFDTMDF1_14               0xE66C41D0                  // Transmit buffer data field 1 register 14
#define RSCFD0CFDTMDF1_15               0xE66C41F0                  // Transmit buffer data field 1 register 15
#define RSCFD0CFDTMDF1_16               0xE66C4210                  // Transmit buffer data field 1 register 16
#define RSCFD0CFDTMDF1_17               0xE66C4230                  // Transmit buffer data field 1 register 17
#define RSCFD0CFDTMDF1_18               0xE66C4250                  // Transmit buffer data field 1 register 18
#define RSCFD0CFDTMDF1_19               0xE66C4270                  // Transmit buffer data field 1 register 19
#define RSCFD0CFDTMDF1_20               0xE66C4290                  // Transmit buffer data field 1 register 20
#define RSCFD0CFDTMDF1_21               0xE66C42B0                  // Transmit buffer data field 1 register 21
#define RSCFD0CFDTMDF1_22               0xE66C42D0                  // Transmit buffer data field 1 register 22
#define RSCFD0CFDTMDF1_23               0xE66C42F0                  // Transmit buffer data field 1 register 23
#define RSCFD0CFDTMDF1_24               0xE66C4310                  // Transmit buffer data field 1 register 24
#define RSCFD0CFDTMDF1_25               0xE66C4330                  // Transmit buffer data field 1 register 25
#define RSCFD0CFDTMDF1_26               0xE66C4350                  // Transmit buffer data field 1 register 26
#define RSCFD0CFDTMDF1_27               0xE66C4370                  // Transmit buffer data field 1 register 27
#define RSCFD0CFDTMDF1_28               0xE66C4390                  // Transmit buffer data field 1 register 28
#define RSCFD0CFDTMDF1_29               0xE66C43B0                  // Transmit buffer data field 1 register 29
#define RSCFD0CFDTMDF1_30               0xE66C43D0                  // Transmit buffer data field 1 register 30
#define RSCFD0CFDTMDF1_31               0xE66C43F0                  // Transmit buffer data field 1 register 31
#define RSCFD0CFDTMDF1_32               0xE66C4410                  // Transmit buffer data field 1 register 32
#define RSCFD0CFDTMDF1_33               0xE66C4430                  // Transmit buffer data field 1 register 33
#define RSCFD0CFDTMDF1_34               0xE66C4450                  // Transmit buffer data field 1 register 34
#define RSCFD0CFDTMDF1_35               0xE66C4470                  // Transmit buffer data field 1 register 35
#define RSCFD0CFDTMDF1_36               0xE66C4490                  // Transmit buffer data field 1 register 36
#define RSCFD0CFDTMDF1_37               0xE66C44B0                  // Transmit buffer data field 1 register 37
#define RSCFD0CFDTMDF1_38               0xE66C44D0                  // Transmit buffer data field 1 register 38
#define RSCFD0CFDTMDF1_39               0xE66C44F0                  // Transmit buffer data field 1 register 39
#define RSCFD0CFDTMDF1_40               0xE66C4510                  // Transmit buffer data field 1 register 40
#define RSCFD0CFDTMDF1_41               0xE66C4530                  // Transmit buffer data field 1 register 41
#define RSCFD0CFDTMDF1_42               0xE66C4550                  // Transmit buffer data field 1 register 42
#define RSCFD0CFDTMDF1_43               0xE66C4570                  // Transmit buffer data field 1 register 43
#define RSCFD0CFDTMDF1_44               0xE66C4590                  // Transmit buffer data field 1 register 44
#define RSCFD0CFDTMDF1_45               0xE66C45B0                  // Transmit buffer data field 1 register 45
#define RSCFD0CFDTMDF1_46               0xE66C45D0                  // Transmit buffer data field 1 register 46
#define RSCFD0CFDTMDF1_47               0xE66C45F0                  // Transmit buffer data field 1 register 47
#define RSCFD0CFDTMDF1_48               0xE66C4610                  // Transmit buffer data field 1 register 48
#define RSCFD0CFDTMDF1_49               0xE66C4630                  // Transmit buffer data field 1 register 49
#define RSCFD0CFDTMDF1_50               0xE66C4650                  // Transmit buffer data field 1 register 50
#define RSCFD0CFDTMDF1_51               0xE66C4670                  // Transmit buffer data field 1 register 51
#define RSCFD0CFDTMDF1_52               0xE66C4690                  // Transmit buffer data field 1 register 52
#define RSCFD0CFDTMDF1_53               0xE66C46B0                  // Transmit buffer data field 1 register 53
#define RSCFD0CFDTMDF1_54               0xE66C46D0                  // Transmit buffer data field 1 register 54
#define RSCFD0CFDTMDF1_55               0xE66C46F0                  // Transmit buffer data field 1 register 55
#define RSCFD0CFDTMDF1_56               0xE66C4710                  // Transmit buffer data field 1 register 56
#define RSCFD0CFDTMDF1_57               0xE66C4730                  // Transmit buffer data field 1 register 57
#define RSCFD0CFDTMDF1_58               0xE66C4750                  // Transmit buffer data field 1 register 58
#define RSCFD0CFDTMDF1_59               0xE66C4770                  // Transmit buffer data field 1 register 59
#define RSCFD0CFDTMDF1_60               0xE66C4790                  // Transmit buffer data field 1 register 60
#define RSCFD0CFDTMDF1_61               0xE66C47B0                  // Transmit buffer data field 1 register 61
#define RSCFD0CFDTMDF1_62               0xE66C47D0                  // Transmit buffer data field 1 register 62
#define RSCFD0CFDTMDF1_63               0xE66C47F0                  // Transmit buffer data field 1 register 63
#define RSCFD0CFDTMDF1_64               0xE66C4810                  // Transmit buffer data field 1 register 64
#define RSCFD0CFDTMDF1_65               0xE66C4830                  // Transmit buffer data field 1 register 65
#define RSCFD0CFDTMDF1_66               0xE66C4850                  // Transmit buffer data field 1 register 66
#define RSCFD0CFDTMDF1_67               0xE66C4870                  // Transmit buffer data field 1 register 67
#define RSCFD0CFDTMDF1_68               0xE66C4890                  // Transmit buffer data field 1 register 68
#define RSCFD0CFDTMDF1_69               0xE66C48B0                  // Transmit buffer data field 1 register 69
#define RSCFD0CFDTMDF1_70               0xE66C48D0                  // Transmit buffer data field 1 register 70
#define RSCFD0CFDTMDF1_71               0xE66C48F0                  // Transmit buffer data field 1 register 71
#define RSCFD0CFDTMDF1_72               0xE66C4910                  // Transmit buffer data field 1 register 72
#define RSCFD0CFDTMDF1_73               0xE66C4930                  // Transmit buffer data field 1 register 73
#define RSCFD0CFDTMDF1_74               0xE66C4950                  // Transmit buffer data field 1 register 74
#define RSCFD0CFDTMDF1_75               0xE66C4970                  // Transmit buffer data field 1 register 75
#define RSCFD0CFDTMDF1_76               0xE66C4990                  // Transmit buffer data field 1 register 76
#define RSCFD0CFDTMDF1_77               0xE66C49B0                  // Transmit buffer data field 1 register 77
#define RSCFD0CFDTMDF1_78               0xE66C49D0                  // Transmit buffer data field 1 register 78
#define RSCFD0CFDTMDF1_79               0xE66C49F0                  // Transmit buffer data field 1 register 79
#define RSCFD0CFDTMDF1_80               0xE66C4A10                  // Transmit buffer data field 1 register 80
#define RSCFD0CFDTMDF1_81               0xE66C4A30                  // Transmit buffer data field 1 register 81
#define RSCFD0CFDTMDF1_82               0xE66C4A50                  // Transmit buffer data field 1 register 82
#define RSCFD0CFDTMDF1_83               0xE66C4A70                  // Transmit buffer data field 1 register 83
#define RSCFD0CFDTMDF1_84               0xE66C4A90                  // Transmit buffer data field 1 register 84
#define RSCFD0CFDTMDF1_85               0xE66C4AB0                  // Transmit buffer data field 1 register 85
#define RSCFD0CFDTMDF1_86               0xE66C4AD0                  // Transmit buffer data field 1 register 86
#define RSCFD0CFDTMDF1_87               0xE66C4AF0                  // Transmit buffer data field 1 register 87
#define RSCFD0CFDTMDF1_88               0xE66C4B10                  // Transmit buffer data field 1 register 88
#define RSCFD0CFDTMDF1_89               0xE66C4B30                  // Transmit buffer data field 1 register 89
#define RSCFD0CFDTMDF1_90               0xE66C4B50                  // Transmit buffer data field 1 register 90
#define RSCFD0CFDTMDF1_91               0xE66C4B70                  // Transmit buffer data field 1 register 91
#define RSCFD0CFDTMDF1_92               0xE66C4B90                  // Transmit buffer data field 1 register 92
#define RSCFD0CFDTMDF1_93               0xE66C4BB0                  // Transmit buffer data field 1 register 93
#define RSCFD0CFDTMDF1_94               0xE66C4BD0                  // Transmit buffer data field 1 register 94
#define RSCFD0CFDTMDF1_95               0xE66C4BF0                  // Transmit buffer data field 1 register 95
#define RSCFD0CFDTMDF2_0                0xE66C4014                  // Transmit buffer data field 2 register 0
#define RSCFD0CFDTMDF2_1                0xE66C4034                  // Transmit buffer data field 2 register 1
#define RSCFD0CFDTMDF2_2                0xE66C4054                  // Transmit buffer data field 2 register 2
#define RSCFD0CFDTMDF2_3                0xE66C4074                  // Transmit buffer data field 2 register 3
#define RSCFD0CFDTMDF2_4                0xE66C4094                  // Transmit buffer data field 2 register 4
#define RSCFD0CFDTMDF2_5                0xE66C40B4                  // Transmit buffer data field 2 register 5
#define RSCFD0CFDTMDF2_6                0xE66C40D4                  // Transmit buffer data field 2 register 6
#define RSCFD0CFDTMDF2_7                0xE66C40F4                  // Transmit buffer data field 2 register 7
#define RSCFD0CFDTMDF2_8                0xE66C4114                  // Transmit buffer data field 2 register 8
#define RSCFD0CFDTMDF2_9                0xE66C4134                  // Transmit buffer data field 2 register 9
#define RSCFD0CFDTMDF2_10               0xE66C4154                  // Transmit buffer data field 2 register 10
#define RSCFD0CFDTMDF2_11               0xE66C4174                  // Transmit buffer data field 2 register 11
#define RSCFD0CFDTMDF2_12               0xE66C4194                  // Transmit buffer data field 2 register 12
#define RSCFD0CFDTMDF2_13               0xE66C41B4                  // Transmit buffer data field 2 register 13
#define RSCFD0CFDTMDF2_14               0xE66C41D4                  // Transmit buffer data field 2 register 14
#define RSCFD0CFDTMDF2_15               0xE66C41F4                  // Transmit buffer data field 2 register 15
#define RSCFD0CFDTMDF2_16               0xE66C4214                  // Transmit buffer data field 2 register 16
#define RSCFD0CFDTMDF2_17               0xE66C4234                  // Transmit buffer data field 2 register 17
#define RSCFD0CFDTMDF2_18               0xE66C4254                  // Transmit buffer data field 2 register 18
#define RSCFD0CFDTMDF2_19               0xE66C4274                  // Transmit buffer data field 2 register 19
#define RSCFD0CFDTMDF2_20               0xE66C4294                  // Transmit buffer data field 2 register 20
#define RSCFD0CFDTMDF2_21               0xE66C42B4                  // Transmit buffer data field 2 register 21
#define RSCFD0CFDTMDF2_22               0xE66C42D4                  // Transmit buffer data field 2 register 22
#define RSCFD0CFDTMDF2_23               0xE66C42F4                  // Transmit buffer data field 2 register 23
#define RSCFD0CFDTMDF2_24               0xE66C4314                  // Transmit buffer data field 2 register 24
#define RSCFD0CFDTMDF2_25               0xE66C4334                  // Transmit buffer data field 2 register 25
#define RSCFD0CFDTMDF2_26               0xE66C4354                  // Transmit buffer data field 2 register 26
#define RSCFD0CFDTMDF2_27               0xE66C4374                  // Transmit buffer data field 2 register 27
#define RSCFD0CFDTMDF2_28               0xE66C4394                  // Transmit buffer data field 2 register 28
#define RSCFD0CFDTMDF2_29               0xE66C43B4                  // Transmit buffer data field 2 register 29
#define RSCFD0CFDTMDF2_30               0xE66C43D4                  // Transmit buffer data field 2 register 30
#define RSCFD0CFDTMDF2_31               0xE66C43F4                  // Transmit buffer data field 2 register 31
#define RSCFD0CFDTMDF2_32               0xE66C4414                  // Transmit buffer data field 2 register 32
#define RSCFD0CFDTMDF2_33               0xE66C4434                  // Transmit buffer data field 2 register 33
#define RSCFD0CFDTMDF2_34               0xE66C4454                  // Transmit buffer data field 2 register 34
#define RSCFD0CFDTMDF2_35               0xE66C4474                  // Transmit buffer data field 2 register 35
#define RSCFD0CFDTMDF2_36               0xE66C4494                  // Transmit buffer data field 2 register 36
#define RSCFD0CFDTMDF2_37               0xE66C44B4                  // Transmit buffer data field 2 register 37
#define RSCFD0CFDTMDF2_38               0xE66C44D4                  // Transmit buffer data field 2 register 38
#define RSCFD0CFDTMDF2_39               0xE66C44F4                  // Transmit buffer data field 2 register 39
#define RSCFD0CFDTMDF2_40               0xE66C4514                  // Transmit buffer data field 2 register 40
#define RSCFD0CFDTMDF2_41               0xE66C4534                  // Transmit buffer data field 2 register 41
#define RSCFD0CFDTMDF2_42               0xE66C4554                  // Transmit buffer data field 2 register 42
#define RSCFD0CFDTMDF2_43               0xE66C4574                  // Transmit buffer data field 2 register 43
#define RSCFD0CFDTMDF2_44               0xE66C4594                  // Transmit buffer data field 2 register 44
#define RSCFD0CFDTMDF2_45               0xE66C45B4                  // Transmit buffer data field 2 register 45
#define RSCFD0CFDTMDF2_46               0xE66C45D4                  // Transmit buffer data field 2 register 46
#define RSCFD0CFDTMDF2_47               0xE66C45F4                  // Transmit buffer data field 2 register 47
#define RSCFD0CFDTMDF2_48               0xE66C4614                  // Transmit buffer data field 2 register 48
#define RSCFD0CFDTMDF2_49               0xE66C4634                  // Transmit buffer data field 2 register 49
#define RSCFD0CFDTMDF2_50               0xE66C4654                  // Transmit buffer data field 2 register 50
#define RSCFD0CFDTMDF2_51               0xE66C4674                  // Transmit buffer data field 2 register 51
#define RSCFD0CFDTMDF2_52               0xE66C4694                  // Transmit buffer data field 2 register 52
#define RSCFD0CFDTMDF2_53               0xE66C46B4                  // Transmit buffer data field 2 register 53
#define RSCFD0CFDTMDF2_54               0xE66C46D4                  // Transmit buffer data field 2 register 54
#define RSCFD0CFDTMDF2_55               0xE66C46F4                  // Transmit buffer data field 2 register 55
#define RSCFD0CFDTMDF2_56               0xE66C4714                  // Transmit buffer data field 2 register 56
#define RSCFD0CFDTMDF2_57               0xE66C4734                  // Transmit buffer data field 2 register 57
#define RSCFD0CFDTMDF2_58               0xE66C4754                  // Transmit buffer data field 2 register 58
#define RSCFD0CFDTMDF2_59               0xE66C4774                  // Transmit buffer data field 2 register 59
#define RSCFD0CFDTMDF2_60               0xE66C4794                  // Transmit buffer data field 2 register 60
#define RSCFD0CFDTMDF2_61               0xE66C47B4                  // Transmit buffer data field 2 register 61
#define RSCFD0CFDTMDF2_62               0xE66C47D4                  // Transmit buffer data field 2 register 62
#define RSCFD0CFDTMDF2_63               0xE66C47F4                  // Transmit buffer data field 2 register 63
#define RSCFD0CFDTMDF2_64               0xE66C4814                  // Transmit buffer data field 2 register 64
#define RSCFD0CFDTMDF2_65               0xE66C4834                  // Transmit buffer data field 2 register 65
#define RSCFD0CFDTMDF2_66               0xE66C4854                  // Transmit buffer data field 2 register 66
#define RSCFD0CFDTMDF2_67               0xE66C4874                  // Transmit buffer data field 2 register 67
#define RSCFD0CFDTMDF2_68               0xE66C4894                  // Transmit buffer data field 2 register 68
#define RSCFD0CFDTMDF2_69               0xE66C48B4                  // Transmit buffer data field 2 register 69
#define RSCFD0CFDTMDF2_70               0xE66C48D4                  // Transmit buffer data field 2 register 70
#define RSCFD0CFDTMDF2_71               0xE66C48F4                  // Transmit buffer data field 2 register 71
#define RSCFD0CFDTMDF2_72               0xE66C4914                  // Transmit buffer data field 2 register 72
#define RSCFD0CFDTMDF2_73               0xE66C4934                  // Transmit buffer data field 2 register 73
#define RSCFD0CFDTMDF2_74               0xE66C4954                  // Transmit buffer data field 2 register 74
#define RSCFD0CFDTMDF2_75               0xE66C4974                  // Transmit buffer data field 2 register 75
#define RSCFD0CFDTMDF2_76               0xE66C4994                  // Transmit buffer data field 2 register 76
#define RSCFD0CFDTMDF2_77               0xE66C49B4                  // Transmit buffer data field 2 register 77
#define RSCFD0CFDTMDF2_78               0xE66C49D4                  // Transmit buffer data field 2 register 78
#define RSCFD0CFDTMDF2_79               0xE66C49F4                  // Transmit buffer data field 2 register 79
#define RSCFD0CFDTMDF2_80               0xE66C4A14                  // Transmit buffer data field 2 register 80
#define RSCFD0CFDTMDF2_81               0xE66C4A34                  // Transmit buffer data field 2 register 81
#define RSCFD0CFDTMDF2_82               0xE66C4A54                  // Transmit buffer data field 2 register 82
#define RSCFD0CFDTMDF2_83               0xE66C4A74                  // Transmit buffer data field 2 register 83
#define RSCFD0CFDTMDF2_84               0xE66C4A94                  // Transmit buffer data field 2 register 84
#define RSCFD0CFDTMDF2_85               0xE66C4AB4                  // Transmit buffer data field 2 register 85
#define RSCFD0CFDTMDF2_86               0xE66C4AD4                  // Transmit buffer data field 2 register 86
#define RSCFD0CFDTMDF2_87               0xE66C4AF4                  // Transmit buffer data field 2 register 87
#define RSCFD0CFDTMDF2_88               0xE66C4B14                  // Transmit buffer data field 2 register 88
#define RSCFD0CFDTMDF2_89               0xE66C4B34                  // Transmit buffer data field 2 register 89
#define RSCFD0CFDTMDF2_90               0xE66C4B54                  // Transmit buffer data field 2 register 90
#define RSCFD0CFDTMDF2_91               0xE66C4B74                  // Transmit buffer data field 2 register 91
#define RSCFD0CFDTMDF2_92               0xE66C4B94                  // Transmit buffer data field 2 register 92
#define RSCFD0CFDTMDF2_93               0xE66C4BB4                  // Transmit buffer data field 2 register 93
#define RSCFD0CFDTMDF2_94               0xE66C4BD4                  // Transmit buffer data field 2 register 94
#define RSCFD0CFDTMDF2_95               0xE66C4BF4                  // Transmit buffer data field 2 register 95
#define RSCFD0CFDTMDF3_0                0xE66C4018                  // Transmit buffer data field 3 register 0
#define RSCFD0CFDTMDF3_1                0xE66C4038                  // Transmit buffer data field 3 register 1
#define RSCFD0CFDTMDF3_2                0xE66C4058                  // Transmit buffer data field 3 register 2
#define RSCFD0CFDTMDF3_3                0xE66C4078                  // Transmit buffer data field 3 register 3
#define RSCFD0CFDTMDF3_4                0xE66C4098                  // Transmit buffer data field 3 register 4
#define RSCFD0CFDTMDF3_5                0xE66C40B8                  // Transmit buffer data field 3 register 5
#define RSCFD0CFDTMDF3_6                0xE66C40D8                  // Transmit buffer data field 3 register 6
#define RSCFD0CFDTMDF3_7                0xE66C40F8                  // Transmit buffer data field 3 register 7
#define RSCFD0CFDTMDF3_8                0xE66C4118                  // Transmit buffer data field 3 register 8
#define RSCFD0CFDTMDF3_9                0xE66C4138                  // Transmit buffer data field 3 register 9
#define RSCFD0CFDTMDF3_10               0xE66C4158                  // Transmit buffer data field 3 register 10
#define RSCFD0CFDTMDF3_11               0xE66C4178                  // Transmit buffer data field 3 register 11
#define RSCFD0CFDTMDF3_12               0xE66C4198                  // Transmit buffer data field 3 register 12
#define RSCFD0CFDTMDF3_13               0xE66C41B8                  // Transmit buffer data field 3 register 13
#define RSCFD0CFDTMDF3_14               0xE66C41D8                  // Transmit buffer data field 3 register 14
#define RSCFD0CFDTMDF3_15               0xE66C41F8                  // Transmit buffer data field 3 register 15
#define RSCFD0CFDTMDF3_16               0xE66C4218                  // Transmit buffer data field 3 register 16
#define RSCFD0CFDTMDF3_17               0xE66C4238                  // Transmit buffer data field 3 register 17
#define RSCFD0CFDTMDF3_18               0xE66C4258                  // Transmit buffer data field 3 register 18
#define RSCFD0CFDTMDF3_19               0xE66C4278                  // Transmit buffer data field 3 register 19
#define RSCFD0CFDTMDF3_20               0xE66C4298                  // Transmit buffer data field 3 register 20
#define RSCFD0CFDTMDF3_21               0xE66C42B8                  // Transmit buffer data field 3 register 21
#define RSCFD0CFDTMDF3_22               0xE66C42D8                  // Transmit buffer data field 3 register 22
#define RSCFD0CFDTMDF3_23               0xE66C42F8                  // Transmit buffer data field 3 register 23
#define RSCFD0CFDTMDF3_24               0xE66C4318                  // Transmit buffer data field 3 register 24
#define RSCFD0CFDTMDF3_25               0xE66C4338                  // Transmit buffer data field 3 register 25
#define RSCFD0CFDTMDF3_26               0xE66C4358                  // Transmit buffer data field 3 register 26
#define RSCFD0CFDTMDF3_27               0xE66C4378                  // Transmit buffer data field 3 register 27
#define RSCFD0CFDTMDF3_28               0xE66C4398                  // Transmit buffer data field 3 register 28
#define RSCFD0CFDTMDF3_29               0xE66C43B8                  // Transmit buffer data field 3 register 29
#define RSCFD0CFDTMDF3_30               0xE66C43D8                  // Transmit buffer data field 3 register 30
#define RSCFD0CFDTMDF3_31               0xE66C43F8                  // Transmit buffer data field 3 register 31
#define RSCFD0CFDTMDF3_32               0xE66C4418                  // Transmit buffer data field 3 register 32
#define RSCFD0CFDTMDF3_33               0xE66C4438                  // Transmit buffer data field 3 register 33
#define RSCFD0CFDTMDF3_34               0xE66C4458                  // Transmit buffer data field 3 register 34
#define RSCFD0CFDTMDF3_35               0xE66C4478                  // Transmit buffer data field 3 register 35
#define RSCFD0CFDTMDF3_36               0xE66C4498                  // Transmit buffer data field 3 register 36
#define RSCFD0CFDTMDF3_37               0xE66C44B8                  // Transmit buffer data field 3 register 37
#define RSCFD0CFDTMDF3_38               0xE66C44D8                  // Transmit buffer data field 3 register 38
#define RSCFD0CFDTMDF3_39               0xE66C44F8                  // Transmit buffer data field 3 register 39
#define RSCFD0CFDTMDF3_40               0xE66C4518                  // Transmit buffer data field 3 register 40
#define RSCFD0CFDTMDF3_41               0xE66C4538                  // Transmit buffer data field 3 register 41
#define RSCFD0CFDTMDF3_42               0xE66C4558                  // Transmit buffer data field 3 register 42
#define RSCFD0CFDTMDF3_43               0xE66C4578                  // Transmit buffer data field 3 register 43
#define RSCFD0CFDTMDF3_44               0xE66C4598                  // Transmit buffer data field 3 register 44
#define RSCFD0CFDTMDF3_45               0xE66C45B8                  // Transmit buffer data field 3 register 45
#define RSCFD0CFDTMDF3_46               0xE66C45D8                  // Transmit buffer data field 3 register 46
#define RSCFD0CFDTMDF3_47               0xE66C45F8                  // Transmit buffer data field 3 register 47
#define RSCFD0CFDTMDF3_48               0xE66C4618                  // Transmit buffer data field 3 register 48
#define RSCFD0CFDTMDF3_49               0xE66C4638                  // Transmit buffer data field 3 register 49
#define RSCFD0CFDTMDF3_50               0xE66C4658                  // Transmit buffer data field 3 register 50
#define RSCFD0CFDTMDF3_51               0xE66C4678                  // Transmit buffer data field 3 register 51
#define RSCFD0CFDTMDF3_52               0xE66C4698                  // Transmit buffer data field 3 register 52
#define RSCFD0CFDTMDF3_53               0xE66C46B8                  // Transmit buffer data field 3 register 53
#define RSCFD0CFDTMDF3_54               0xE66C46D8                  // Transmit buffer data field 3 register 54
#define RSCFD0CFDTMDF3_55               0xE66C46F8                  // Transmit buffer data field 3 register 55
#define RSCFD0CFDTMDF3_56               0xE66C4718                  // Transmit buffer data field 3 register 56
#define RSCFD0CFDTMDF3_57               0xE66C4738                  // Transmit buffer data field 3 register 57
#define RSCFD0CFDTMDF3_58               0xE66C4758                  // Transmit buffer data field 3 register 58
#define RSCFD0CFDTMDF3_59               0xE66C4778                  // Transmit buffer data field 3 register 59
#define RSCFD0CFDTMDF3_60               0xE66C4798                  // Transmit buffer data field 3 register 60
#define RSCFD0CFDTMDF3_61               0xE66C47B8                  // Transmit buffer data field 3 register 61
#define RSCFD0CFDTMDF3_62               0xE66C47D8                  // Transmit buffer data field 3 register 62
#define RSCFD0CFDTMDF3_63               0xE66C47F8                  // Transmit buffer data field 3 register 63
#define RSCFD0CFDTMDF3_64               0xE66C4818                  // Transmit buffer data field 3 register 64
#define RSCFD0CFDTMDF3_65               0xE66C4838                  // Transmit buffer data field 3 register 65
#define RSCFD0CFDTMDF3_66               0xE66C4858                  // Transmit buffer data field 3 register 66
#define RSCFD0CFDTMDF3_67               0xE66C4878                  // Transmit buffer data field 3 register 67
#define RSCFD0CFDTMDF3_68               0xE66C4898                  // Transmit buffer data field 3 register 68
#define RSCFD0CFDTMDF3_69               0xE66C48B8                  // Transmit buffer data field 3 register 69
#define RSCFD0CFDTMDF3_70               0xE66C48D8                  // Transmit buffer data field 3 register 70
#define RSCFD0CFDTMDF3_71               0xE66C48F8                  // Transmit buffer data field 3 register 71
#define RSCFD0CFDTMDF3_72               0xE66C4918                  // Transmit buffer data field 3 register 72
#define RSCFD0CFDTMDF3_73               0xE66C4938                  // Transmit buffer data field 3 register 73
#define RSCFD0CFDTMDF3_74               0xE66C4958                  // Transmit buffer data field 3 register 74
#define RSCFD0CFDTMDF3_75               0xE66C4978                  // Transmit buffer data field 3 register 75
#define RSCFD0CFDTMDF3_76               0xE66C4998                  // Transmit buffer data field 3 register 76
#define RSCFD0CFDTMDF3_77               0xE66C49B8                  // Transmit buffer data field 3 register 77
#define RSCFD0CFDTMDF3_78               0xE66C49D8                  // Transmit buffer data field 3 register 78
#define RSCFD0CFDTMDF3_79               0xE66C49F8                  // Transmit buffer data field 3 register 79
#define RSCFD0CFDTMDF3_80               0xE66C4A18                  // Transmit buffer data field 3 register 80
#define RSCFD0CFDTMDF3_81               0xE66C4A38                  // Transmit buffer data field 3 register 81
#define RSCFD0CFDTMDF3_82               0xE66C4A58                  // Transmit buffer data field 3 register 82
#define RSCFD0CFDTMDF3_83               0xE66C4A78                  // Transmit buffer data field 3 register 83
#define RSCFD0CFDTMDF3_84               0xE66C4A98                  // Transmit buffer data field 3 register 84
#define RSCFD0CFDTMDF3_85               0xE66C4AB8                  // Transmit buffer data field 3 register 85
#define RSCFD0CFDTMDF3_86               0xE66C4AD8                  // Transmit buffer data field 3 register 86
#define RSCFD0CFDTMDF3_87               0xE66C4AF8                  // Transmit buffer data field 3 register 87
#define RSCFD0CFDTMDF3_88               0xE66C4B18                  // Transmit buffer data field 3 register 88
#define RSCFD0CFDTMDF3_89               0xE66C4B38                  // Transmit buffer data field 3 register 89
#define RSCFD0CFDTMDF3_90               0xE66C4B58                  // Transmit buffer data field 3 register 90
#define RSCFD0CFDTMDF3_91               0xE66C4B78                  // Transmit buffer data field 3 register 91
#define RSCFD0CFDTMDF3_92               0xE66C4B98                  // Transmit buffer data field 3 register 92
#define RSCFD0CFDTMDF3_93               0xE66C4BB8                  // Transmit buffer data field 3 register 93
#define RSCFD0CFDTMDF3_94               0xE66C4BD8                  // Transmit buffer data field 3 register 94
#define RSCFD0CFDTMDF3_95               0xE66C4BF8                  // Transmit buffer data field 3 register 95
#define RSCFD0CFDTMDF4_0                0xE66C401C                  // Transmit buffer data field 4 register 0
#define RSCFD0CFDTMDF4_1                0xE66C403C                  // Transmit buffer data field 4 register 1
#define RSCFD0CFDTMDF4_2                0xE66C405C                  // Transmit buffer data field 4 register 2
#define RSCFD0CFDTMDF4_3                0xE66C407C                  // Transmit buffer data field 4 register 3
#define RSCFD0CFDTMDF4_4                0xE66C409C                  // Transmit buffer data field 4 register 4
#define RSCFD0CFDTMDF4_5                0xE66C40BC                  // Transmit buffer data field 4 register 5
#define RSCFD0CFDTMDF4_6                0xE66C40DC                  // Transmit buffer data field 4 register 6
#define RSCFD0CFDTMDF4_7                0xE66C40FC                  // Transmit buffer data field 4 register 7
#define RSCFD0CFDTMDF4_8                0xE66C411C                  // Transmit buffer data field 4 register 8
#define RSCFD0CFDTMDF4_9                0xE66C413C                  // Transmit buffer data field 4 register 9
#define RSCFD0CFDTMDF4_10               0xE66C415C                  // Transmit buffer data field 4 register 10
#define RSCFD0CFDTMDF4_11               0xE66C417C                  // Transmit buffer data field 4 register 11
#define RSCFD0CFDTMDF4_12               0xE66C419C                  // Transmit buffer data field 4 register 12
#define RSCFD0CFDTMDF4_13               0xE66C41BC                  // Transmit buffer data field 4 register 13
#define RSCFD0CFDTMDF4_14               0xE66C41DC                  // Transmit buffer data field 4 register 14
#define RSCFD0CFDTMDF4_15               0xE66C41FC                  // Transmit buffer data field 4 register 15
#define RSCFD0CFDTMDF4_16               0xE66C421C                  // Transmit buffer data field 4 register 16
#define RSCFD0CFDTMDF4_17               0xE66C423C                  // Transmit buffer data field 4 register 17
#define RSCFD0CFDTMDF4_18               0xE66C425C                  // Transmit buffer data field 4 register 18
#define RSCFD0CFDTMDF4_19               0xE66C427C                  // Transmit buffer data field 4 register 19
#define RSCFD0CFDTMDF4_20               0xE66C429C                  // Transmit buffer data field 4 register 20
#define RSCFD0CFDTMDF4_21               0xE66C42BC                  // Transmit buffer data field 4 register 21
#define RSCFD0CFDTMDF4_22               0xE66C42DC                  // Transmit buffer data field 4 register 22
#define RSCFD0CFDTMDF4_23               0xE66C42FC                  // Transmit buffer data field 4 register 23
#define RSCFD0CFDTMDF4_24               0xE66C431C                  // Transmit buffer data field 4 register 24
#define RSCFD0CFDTMDF4_25               0xE66C433C                  // Transmit buffer data field 4 register 25
#define RSCFD0CFDTMDF4_26               0xE66C435C                  // Transmit buffer data field 4 register 26
#define RSCFD0CFDTMDF4_27               0xE66C437C                  // Transmit buffer data field 4 register 27
#define RSCFD0CFDTMDF4_28               0xE66C439C                  // Transmit buffer data field 4 register 28
#define RSCFD0CFDTMDF4_29               0xE66C43BC                  // Transmit buffer data field 4 register 29
#define RSCFD0CFDTMDF4_30               0xE66C43DC                  // Transmit buffer data field 4 register 30
#define RSCFD0CFDTMDF4_31               0xE66C43FC                  // Transmit buffer data field 4 register 31
#define RSCFD0CFDTMDF4_32               0xE66C441C                  // Transmit buffer data field 4 register 32
#define RSCFD0CFDTMDF4_33               0xE66C443C                  // Transmit buffer data field 4 register 33
#define RSCFD0CFDTMDF4_34               0xE66C445C                  // Transmit buffer data field 4 register 34
#define RSCFD0CFDTMDF4_35               0xE66C447C                  // Transmit buffer data field 4 register 35
#define RSCFD0CFDTMDF4_36               0xE66C449C                  // Transmit buffer data field 4 register 36
#define RSCFD0CFDTMDF4_37               0xE66C44BC                  // Transmit buffer data field 4 register 37
#define RSCFD0CFDTMDF4_38               0xE66C44DC                  // Transmit buffer data field 4 register 38
#define RSCFD0CFDTMDF4_39               0xE66C44FC                  // Transmit buffer data field 4 register 39
#define RSCFD0CFDTMDF4_40               0xE66C451C                  // Transmit buffer data field 4 register 40
#define RSCFD0CFDTMDF4_41               0xE66C453C                  // Transmit buffer data field 4 register 41
#define RSCFD0CFDTMDF4_42               0xE66C455C                  // Transmit buffer data field 4 register 42
#define RSCFD0CFDTMDF4_43               0xE66C457C                  // Transmit buffer data field 4 register 43
#define RSCFD0CFDTMDF4_44               0xE66C459C                  // Transmit buffer data field 4 register 44
#define RSCFD0CFDTMDF4_45               0xE66C45BC                  // Transmit buffer data field 4 register 45
#define RSCFD0CFDTMDF4_46               0xE66C45DC                  // Transmit buffer data field 4 register 46
#define RSCFD0CFDTMDF4_47               0xE66C45FC                  // Transmit buffer data field 4 register 47
#define RSCFD0CFDTMDF4_48               0xE66C461C                  // Transmit buffer data field 4 register 48
#define RSCFD0CFDTMDF4_49               0xE66C463C                  // Transmit buffer data field 4 register 49
#define RSCFD0CFDTMDF4_50               0xE66C465C                  // Transmit buffer data field 4 register 50
#define RSCFD0CFDTMDF4_51               0xE66C467C                  // Transmit buffer data field 4 register 51
#define RSCFD0CFDTMDF4_52               0xE66C469C                  // Transmit buffer data field 4 register 52
#define RSCFD0CFDTMDF4_53               0xE66C46BC                  // Transmit buffer data field 4 register 53
#define RSCFD0CFDTMDF4_54               0xE66C46DC                  // Transmit buffer data field 4 register 54
#define RSCFD0CFDTMDF4_55               0xE66C46FC                  // Transmit buffer data field 4 register 55
#define RSCFD0CFDTMDF4_56               0xE66C471C                  // Transmit buffer data field 4 register 56
#define RSCFD0CFDTMDF4_57               0xE66C473C                  // Transmit buffer data field 4 register 57
#define RSCFD0CFDTMDF4_58               0xE66C475C                  // Transmit buffer data field 4 register 58
#define RSCFD0CFDTMDF4_59               0xE66C477C                  // Transmit buffer data field 4 register 59
#define RSCFD0CFDTMDF4_60               0xE66C479C                  // Transmit buffer data field 4 register 60
#define RSCFD0CFDTMDF4_61               0xE66C47BC                  // Transmit buffer data field 4 register 61
#define RSCFD0CFDTMDF4_62               0xE66C47DC                  // Transmit buffer data field 4 register 62
#define RSCFD0CFDTMDF4_63               0xE66C47FC                  // Transmit buffer data field 4 register 63
#define RSCFD0CFDTMDF4_64               0xE66C481C                  // Transmit buffer data field 4 register 64
#define RSCFD0CFDTMDF4_65               0xE66C483C                  // Transmit buffer data field 4 register 65
#define RSCFD0CFDTMDF4_66               0xE66C485C                  // Transmit buffer data field 4 register 66
#define RSCFD0CFDTMDF4_67               0xE66C487C                  // Transmit buffer data field 4 register 67
#define RSCFD0CFDTMDF4_68               0xE66C489C                  // Transmit buffer data field 4 register 68
#define RSCFD0CFDTMDF4_69               0xE66C48BC                  // Transmit buffer data field 4 register 69
#define RSCFD0CFDTMDF4_70               0xE66C48DC                  // Transmit buffer data field 4 register 70
#define RSCFD0CFDTMDF4_71               0xE66C48FC                  // Transmit buffer data field 4 register 71
#define RSCFD0CFDTMDF4_72               0xE66C491C                  // Transmit buffer data field 4 register 72
#define RSCFD0CFDTMDF4_73               0xE66C493C                  // Transmit buffer data field 4 register 73
#define RSCFD0CFDTMDF4_74               0xE66C495C                  // Transmit buffer data field 4 register 74
#define RSCFD0CFDTMDF4_75               0xE66C497C                  // Transmit buffer data field 4 register 75
#define RSCFD0CFDTMDF4_76               0xE66C499C                  // Transmit buffer data field 4 register 76
#define RSCFD0CFDTMDF4_77               0xE66C49BC                  // Transmit buffer data field 4 register 77
#define RSCFD0CFDTMDF4_78               0xE66C49DC                  // Transmit buffer data field 4 register 78
#define RSCFD0CFDTMDF4_79               0xE66C49FC                  // Transmit buffer data field 4 register 79
#define RSCFD0CFDTMDF4_80               0xE66C4A1C                  // Transmit buffer data field 4 register 80
#define RSCFD0CFDTMDF4_81               0xE66C4A3C                  // Transmit buffer data field 4 register 81
#define RSCFD0CFDTMDF4_82               0xE66C4A5C                  // Transmit buffer data field 4 register 82
#define RSCFD0CFDTMDF4_83               0xE66C4A7C                  // Transmit buffer data field 4 register 83
#define RSCFD0CFDTMDF4_84               0xE66C4A9C                  // Transmit buffer data field 4 register 84
#define RSCFD0CFDTMDF4_85               0xE66C4ABC                  // Transmit buffer data field 4 register 85
#define RSCFD0CFDTMDF4_86               0xE66C4ADC                  // Transmit buffer data field 4 register 86
#define RSCFD0CFDTMDF4_87               0xE66C4AFC                  // Transmit buffer data field 4 register 87
#define RSCFD0CFDTMDF4_88               0xE66C4B1C                  // Transmit buffer data field 4 register 88
#define RSCFD0CFDTMDF4_89               0xE66C4B3C                  // Transmit buffer data field 4 register 89
#define RSCFD0CFDTMDF4_90               0xE66C4B5C                  // Transmit buffer data field 4 register 90
#define RSCFD0CFDTMDF4_91               0xE66C4B7C                  // Transmit buffer data field 4 register 91
#define RSCFD0CFDTMDF4_92               0xE66C4B9C                  // Transmit buffer data field 4 register 92
#define RSCFD0CFDTMDF4_93               0xE66C4BBC                  // Transmit buffer data field 4 register 93
#define RSCFD0CFDTMDF4_94               0xE66C4BDC                  // Transmit buffer data field 4 register 94
#define RSCFD0CFDTMDF4_95               0xE66C4BFC                  // Transmit buffer data field 4 register 95
#define RSCFD0CFDTMIEC0                 0xE66C0390                  // Transmit buffer interrupt enable configuration register 0
#define RSCFD0CFDTMIEC1                 0xE66C0394                  // Transmit buffer interrupt enable configuration register 1
#define RSCFD0CFDTMIEC2                 0xE66C0398                  // Transmit buffer interrupt enable configuration register 2
#define RSCFD0CFDTMTRSTS0               0xE66C0350                  // Transmit buffer transmit request status register 0
#define RSCFD0CFDTMTRSTS1               0xE66C0354                  // Transmit buffer transmit request status register 1
#define RSCFD0CFDTMTRSTS2               0xE66C0358                  // Transmit buffer transmit request status register 2
#define RSCFD0CFDTMTARSTS0              0xE66C0360                  // Transmit buffer transmit abort request status register 0
#define RSCFD0CFDTMTARSTS1              0xE66C0364                  // Transmit buffer transmit abort request status register 1
#define RSCFD0CFDTMTARSTS2              0xE66C0368                  // Transmit buffer transmit abort request status register 2
#define RSCFD0CFDTMTCSTS0               0xE66C0370                  // Transmit buffer transmit complete status register 0
#define RSCFD0CFDTMTCSTS1               0xE66C0374                  // Transmit buffer transmit complete status register 1
#define RSCFD0CFDTMTCSTS2               0xE66C0378                  // Transmit buffer transmit complete status register 2
#define RSCFD0CFDTMTASTS0               0xE66C0380                  // Transmit buffer transmit abort status register 0
#define RSCFD0CFDTMTASTS1               0xE66C0384                  // Transmit buffer transmit abort status register 1
#define RSCFD0CFDTMTASTS2               0xE66C0388                  // Transmit buffer transmit abort status register 2
#define RSCFD0CFDTXQCC0                 0xE66C03A0                  // Transmit queue configuration and control register 0
#define RSCFD0CFDTXQCC1                 0xE66C03A4                  // Transmit queue configuration and control register 1
#define RSCFD0CFDTXQSTS0                0xE66C03C0                  // Transmit queue status register 0
#define RSCFD0CFDTXQSTS1                0xE66C03C4                  // Transmit queue status register 1
#define RSCFD0CFDTXQPCTR0               0xE66C03E0                  // Transmit queue pointer control register 0
#define RSCFD0CFDTXQPCTR1               0xE66C03E4                  // Transmit queue pointer control register 1
#define RSCFD0CFDTHLCC0                 0xE66C0400                  // Transmit history configuration and control register 0
#define RSCFD0CFDTHLCC1                 0xE66C0404                  // Transmit history configuration and control register 1
#define RSCFD0CFDTHLSTS0                0xE66C0420                  // Transmit history status register 0
#define RSCFD0CFDTHLSTS1                0xE66C0424                  // Transmit history status register 1
#define RSCFD0CFDTHLPCTR0               0xE66C0440                  // Transmit history pointer control register 0
#define RSCFD0CFDTHLPCTR1               0xE66C0444                  // Transmit history pointer control register 1
#define RSCFD0CFDTHLACC0                0xE66C6000                  // Transmit history access register 0
#define RSCFD0CFDTHLACC1                0xE66C6004                  // Transmit history access register 1
#define RSCFD0CFDGTSTCFG                0xE66C0468                  // Global test configuration register
#define RSCFD0CFDGTSTCTR                0xE66C046C                  // Global test control register
#define RSCFD0CFDGLOCKK                 0xE66C047C                  // Global lock key register
#define RSCFD0CFDRPGACCz                0xE66C6400                  // RAM test page access register z
#define RSCFD0CFDC0NCFG                 0xE66C0000                  // Channel 0 normal bit rate configuration register
#define RSCFD0CFDC1NCFG                 0xE66C0010                  // Channel 1 normal bit rate configuration register
#define RSCFD0CFDC0CTR                  0xE66C0004                  // Channel 0 control register
#define RSCFD0CFDC1CTR                  0xE66C0014                  // Channel 1 control register
#define RSCFD0CFDC0STS                  0xE66C0008                  // Channel 0 status register
#define RSCFD0CFDC1STS                  0xE66C0018                  // Channel 1 status register
#define RSCFD0CFDC0ERFL                 0xE66C000C                  // Channel 0 error flag register
#define RSCFD0CFDC1ERFL                 0xE66C001C                  // Channel 1 error flag register
#define RSCFD0CFDC0DCFG                 0xE66C0500                  // Channel 0 data bit rate configuration register
#define RSCFD0CFDC1DCFG                 0xE66C0520                  // Channel 1 data bit rate configuration register
#define RSCFD0CFDC0FDCFG                0xE66C0504                  // Channel 0 CAN FD configuration register
#define RSCFD0CFDC1FDCFG                0xE66C0524                  // Channel 1 CAN FD configuration register
#define RSCFD0CFDC0FDCTR                0xE66C0508                  // Channel 0 CAN FD control register
#define RSCFD0CFDC1FDCTR                0xE66C0528                  // Channel 1 CAN FD control register
#define RSCFD0CFDC0FDSTS                0xE66C050C                  // Channel 0 CAN FD status register
#define RSCFD0CFDC1FDSTS                0xE66C052C                  // Channel 1 CAN FD status register
#define RSCFD0CFDC0FDCRC                0xE66C0510                  // Channel 0 CAN FD CRC register
#define RSCFD0CFDC1FDCRC                0xE66C0530                  // Channel 1 CAN FD CRC register
#define RSCFD0CFDGCFG                   0xE66C0084                  // Global configuration register
#define RSCFD0CFDGCTR                   0xE66C0088                  // Global control register
#define RSCFD0CFDGSTS                   0xE66C008C                  // Global status register
#define RSCFD0CFDGERFL                  0xE66C0090                  // Global error flag register
#define RSCFD0CFDGTSC                   0xE66C0094                  // Global timestamp counter register
#define RSCFD0CFDGTINTSTS0              0xE66C0460                  // Global TX interrupt status register 0
#define RSCFD0CFDGTINTSTS1              0xE66C0464                  // Global TX interrupt status register 1
#define RSCFD0CFDGAFLECTR               0xE66C0098                  // Receive rule entry control register
#define RSCFD0CFDGAFLCFG0               0xE66C009C                  // Receive rule configuration register 0
#define RSCFD0CFDGAFLCFG1               0xE66C00A0                  // Receive rule configuration register 1
#define RSCFD0CFDGAFLID0                0xE66C1000                  // Receive rule ID register 0
#define RSCFD0CFDGAFLID1                0xE66C1010                  // Receive rule ID register 1
#define RSCFD0CFDGAFLID2                0xE66C1020                  // Receive rule ID register 2
#define RSCFD0CFDGAFLID3                0xE66C1030                  // Receive rule ID register 3
#define RSCFD0CFDGAFLID4                0xE66C1040                  // Receive rule ID register 4
#define RSCFD0CFDGAFLID5                0xE66C1050                  // Receive rule ID register 5
#define RSCFD0CFDGAFLID6                0xE66C1060                  // Receive rule ID register 6
#define RSCFD0CFDGAFLID7                0xE66C1070                  // Receive rule ID register 7
#define RSCFD0CFDGAFLID8                0xE66C1080                  // Receive rule ID register 8
#define RSCFD0CFDGAFLID9                0xE66C1090                  // Receive rule ID register 9
#define RSCFD0CFDGAFLID10               0xE66C10A0                  // Receive rule ID register 10
#define RSCFD0CFDGAFLID11               0xE66C10B0                  // Receive rule ID register 11
#define RSCFD0CFDGAFLID12               0xE66C10C0                  // Receive rule ID register 12
#define RSCFD0CFDGAFLID13               0xE66C10D0                  // Receive rule ID register 13
#define RSCFD0CFDGAFLID14               0xE66C10E0                  // Receive rule ID register 14
#define RSCFD0CFDGAFLID15               0xE66C10F0                  // Receive rule ID register 15
#define RSCFD0CFDGAFLM0                 0xE66C1004                  // Receive rule mask register 0
#define RSCFD0CFDGAFLM1                 0xE66C1014                  // Receive rule mask register 1
#define RSCFD0CFDGAFLM2                 0xE66C1024                  // Receive rule mask register 2
#define RSCFD0CFDGAFLM3                 0xE66C1034                  // Receive rule mask register 3
#define RSCFD0CFDGAFLM4                 0xE66C1044                  // Receive rule mask register 4
#define RSCFD0CFDGAFLM5                 0xE66C1054                  // Receive rule mask register 5
#define RSCFD0CFDGAFLM6                 0xE66C1064                  // Receive rule mask register 6
#define RSCFD0CFDGAFLM7                 0xE66C1074                  // Receive rule mask register 7
#define RSCFD0CFDGAFLM8                 0xE66C1084                  // Receive rule mask register 8
#define RSCFD0CFDGAFLM9                 0xE66C1094                  // Receive rule mask register 9
#define RSCFD0CFDGAFLM10                0xE66C10A4                  // Receive rule mask register 10
#define RSCFD0CFDGAFLM11                0xE66C10B4                  // Receive rule mask register 11
#define RSCFD0CFDGAFLM12                0xE66C10C4                  // Receive rule mask register 12
#define RSCFD0CFDGAFLM13                0xE66C10D4                  // Receive rule mask register 13
#define RSCFD0CFDGAFLM14                0xE66C10E4                  // Receive rule mask register 14
#define RSCFD0CFDGAFLM15                0xE66C10F4                  // Receive rule mask register 15
#define RSCFD0CFDGAFLP0_0               0xE66C1008                  // Receive rule pointer 0 register 0
#define RSCFD0CFDGAFLP0_1               0xE66C1018                  // Receive rule pointer 0 register 1
#define RSCFD0CFDGAFLP0_2               0xE66C1028                  // Receive rule pointer 0 register 2
#define RSCFD0CFDGAFLP0_3               0xE66C1038                  // Receive rule pointer 0 register 3
#define RSCFD0CFDGAFLP0_4               0xE66C1048                  // Receive rule pointer 0 register 4
#define RSCFD0CFDGAFLP0_5               0xE66C1058                  // Receive rule pointer 0 register 5
#define RSCFD0CFDGAFLP0_6               0xE66C1068                  // Receive rule pointer 0 register 6
#define RSCFD0CFDGAFLP0_7               0xE66C1078                  // Receive rule pointer 0 register 7
#define RSCFD0CFDGAFLP0_8               0xE66C1088                  // Receive rule pointer 0 register 8
#define RSCFD0CFDGAFLP0_9               0xE66C1098                  // Receive rule pointer 0 register 9
#define RSCFD0CFDGAFLP0_10              0xE66C10A8                  // Receive rule pointer 0 register 10
#define RSCFD0CFDGAFLP0_11              0xE66C10B8                  // Receive rule pointer 0 register 11
#define RSCFD0CFDGAFLP0_12              0xE66C10C8                  // Receive rule pointer 0 register 12
#define RSCFD0CFDGAFLP0_13              0xE66C10D8                  // Receive rule pointer 0 register 13
#define RSCFD0CFDGAFLP0_14              0xE66C10E8                  // Receive rule pointer 0 register 14
#define RSCFD0CFDGAFLP0_15              0xE66C10F8                  // Receive rule pointer 0 register 15
#define RSCFD0CFDGAFLP1_0               0xE66C100C                  // Receive rule pointer 1 register 0
#define RSCFD0CFDGAFLP1_1               0xE66C101C                  // Receive rule pointer 1 register 1
#define RSCFD0CFDGAFLP1_2               0xE66C102C                  // Receive rule pointer 1 register 2
#define RSCFD0CFDGAFLP1_3               0xE66C103C                  // Receive rule pointer 1 register 3
#define RSCFD0CFDGAFLP1_4               0xE66C104C                  // Receive rule pointer 1 register 4
#define RSCFD0CFDGAFLP1_5               0xE66C105C                  // Receive rule pointer 1 register 5
#define RSCFD0CFDGAFLP1_6               0xE66C106C                  // Receive rule pointer 1 register 6
#define RSCFD0CFDGAFLP1_7               0xE66C107C                  // Receive rule pointer 1 register 7
#define RSCFD0CFDGAFLP1_8               0xE66C108C                  // Receive rule pointer 1 register 8
#define RSCFD0CFDGAFLP1_9               0xE66C109C                  // Receive rule pointer 1 register 9
#define RSCFD0CFDGAFLP1_10              0xE66C10AC                  // Receive rule pointer 1 register 10
#define RSCFD0CFDGAFLP1_11              0xE66C10BC                  // Receive rule pointer 1 register 11
#define RSCFD0CFDGAFLP1_12              0xE66C10CC                  // Receive rule pointer 1 register 12
#define RSCFD0CFDGAFLP1_13              0xE66C10DC                  // Receive rule pointer 1 register 13
#define RSCFD0CFDGAFLP1_14              0xE66C10EC                  // Receive rule pointer 1 register 14
#define RSCFD0CFDGAFLP1_15              0xE66C10FC                  // Receive rule pointer 1 register 15
#define RSCFD0CFDRMNB                   0xE66C00A4                  // Receive buffer number register
#define RSCFD0CFDRMND0                  0xE66C00A8                  // Receive buffer new data register 0
#define RSCFD0CFDRMND1                  0xE66C00AC                  // Receive buffer new data register 1
#define RSCFD0CFDRMND2                  0xE66C00B0                  // Receive buffer new data register 2
#define RSCFD0CFDRMID0                  0xE66C2000                  // Receive buffer ID register 0
#define RSCFD0CFDRMID1                  0xE66C2020                  // Receive buffer ID register 1
#define RSCFD0CFDRMID2                  0xE66C2040                  // Receive buffer ID register 2
#define RSCFD0CFDRMID3                  0xE66C2060                  // Receive buffer ID register 3
#define RSCFD0CFDRMID4                  0xE66C2080                  // Receive buffer ID register 4
#define RSCFD0CFDRMID5                  0xE66C20A0                  // Receive buffer ID register 5
#define RSCFD0CFDRMID6                  0xE66C20C0                  // Receive buffer ID register 6
#define RSCFD0CFDRMID7                  0xE66C20E0                  // Receive buffer ID register 7
#define RSCFD0CFDRMID8                  0xE66C2100                  // Receive buffer ID register 8
#define RSCFD0CFDRMID9                  0xE66C2120                  // Receive buffer ID register 9
#define RSCFD0CFDRMID10                 0xE66C2140                  // Receive buffer ID register 10
#define RSCFD0CFDRMID11                 0xE66C2160                  // Receive buffer ID register 11
#define RSCFD0CFDRMID12                 0xE66C2180                  // Receive buffer ID register 12
#define RSCFD0CFDRMID13                 0xE66C21A0                  // Receive buffer ID register 13
#define RSCFD0CFDRMID14                 0xE66C21C0                  // Receive buffer ID register 14
#define RSCFD0CFDRMID15                 0xE66C21E0                  // Receive buffer ID register 15
#define RSCFD0CFDRMID16                 0xE66C2200                  // Receive buffer ID register 16
#define RSCFD0CFDRMID17                 0xE66C2220                  // Receive buffer ID register 17
#define RSCFD0CFDRMID18                 0xE66C2240                  // Receive buffer ID register 18
#define RSCFD0CFDRMID19                 0xE66C2260                  // Receive buffer ID register 19
#define RSCFD0CFDRMID20                 0xE66C2280                  // Receive buffer ID register 20
#define RSCFD0CFDRMID21                 0xE66C22A0                  // Receive buffer ID register 21
#define RSCFD0CFDRMID22                 0xE66C22C0                  // Receive buffer ID register 22
#define RSCFD0CFDRMID23                 0xE66C22E0                  // Receive buffer ID register 23
#define RSCFD0CFDRMID24                 0xE66C2300                  // Receive buffer ID register 24
#define RSCFD0CFDRMID25                 0xE66C2320                  // Receive buffer ID register 25
#define RSCFD0CFDRMID26                 0xE66C2340                  // Receive buffer ID register 26
#define RSCFD0CFDRMID27                 0xE66C2360                  // Receive buffer ID register 27
#define RSCFD0CFDRMID28                 0xE66C2380                  // Receive buffer ID register 28
#define RSCFD0CFDRMID29                 0xE66C23A0                  // Receive buffer ID register 29
#define RSCFD0CFDRMID30                 0xE66C23C0                  // Receive buffer ID register 30
#define RSCFD0CFDRMID31                 0xE66C23E0                  // Receive buffer ID register 31
#define RSCFD0CFDRMPTR0                 0xE66C2004                  // Receive buffer pointer register 0
#define RSCFD0CFDRMPTR1                 0xE66C2024                  // Receive buffer pointer register 1
#define RSCFD0CFDRMPTR2                 0xE66C2044                  // Receive buffer pointer register 2
#define RSCFD0CFDRMPTR3                 0xE66C2064                  // Receive buffer pointer register 3
#define RSCFD0CFDRMPTR4                 0xE66C2084                  // Receive buffer pointer register 4
#define RSCFD0CFDRMPTR5                 0xE66C20A4                  // Receive buffer pointer register 5
#define RSCFD0CFDRMPTR6                 0xE66C20C4                  // Receive buffer pointer register 6
#define RSCFD0CFDRMPTR7                 0xE66C20E4                  // Receive buffer pointer register 7
#define RSCFD0CFDRMPTR8                 0xE66C2104                  // Receive buffer pointer register 8
#define RSCFD0CFDRMPTR9                 0xE66C2124                  // Receive buffer pointer register 9
#define RSCFD0CFDRMPTR10                0xE66C2144                  // Receive buffer pointer register 10
#define RSCFD0CFDRMPTR11                0xE66C2164                  // Receive buffer pointer register 11
#define RSCFD0CFDRMPTR12                0xE66C2184                  // Receive buffer pointer register 12
#define RSCFD0CFDRMPTR13                0xE66C21A4                  // Receive buffer pointer register 13
#define RSCFD0CFDRMPTR14                0xE66C21C4                  // Receive buffer pointer register 14
#define RSCFD0CFDRMPTR15                0xE66C21E4                  // Receive buffer pointer register 15
#define RSCFD0CFDRMPTR16                0xE66C2204                  // Receive buffer pointer register 16
#define RSCFD0CFDRMPTR17                0xE66C2224                  // Receive buffer pointer register 17
#define RSCFD0CFDRMPTR18                0xE66C2244                  // Receive buffer pointer register 18
#define RSCFD0CFDRMPTR19                0xE66C2264                  // Receive buffer pointer register 19
#define RSCFD0CFDRMPTR20                0xE66C2284                  // Receive buffer pointer register 20
#define RSCFD0CFDRMPTR21                0xE66C22A4                  // Receive buffer pointer register 21
#define RSCFD0CFDRMPTR22                0xE66C22C4                  // Receive buffer pointer register 22
#define RSCFD0CFDRMPTR23                0xE66C22E4                  // Receive buffer pointer register 23
#define RSCFD0CFDRMPTR24                0xE66C2304                  // Receive buffer pointer register 24
#define RSCFD0CFDRMPTR25                0xE66C2324                  // Receive buffer pointer register 25
#define RSCFD0CFDRMPTR26                0xE66C2344                  // Receive buffer pointer register 26
#define RSCFD0CFDRMPTR27                0xE66C2364                  // Receive buffer pointer register 27
#define RSCFD0CFDRMPTR28                0xE66C2384                  // Receive buffer pointer register 28
#define RSCFD0CFDRMPTR29                0xE66C23A4                  // Receive buffer pointer register 29
#define RSCFD0CFDRMPTR30                0xE66C23C4                  // Receive buffer pointer register 30
#define RSCFD0CFDRMPTR31                0xE66C23E4                  // Receive buffer pointer register 31
#define RSCFD0CFDRMFDSTS0               0xE66C2008                  // Receive buffer CAN FD status register 0
#define RSCFD0CFDRMFDSTS1               0xE66C2028                  // Receive buffer CAN FD status register 1
#define RSCFD0CFDRMFDSTS2               0xE66C2048                  // Receive buffer CAN FD status register 2
#define RSCFD0CFDRMFDSTS3               0xE66C2068                  // Receive buffer CAN FD status register 3
#define RSCFD0CFDRMFDSTS4               0xE66C2088                  // Receive buffer CAN FD status register 4
#define RSCFD0CFDRMFDSTS5               0xE66C20A8                  // Receive buffer CAN FD status register 5
#define RSCFD0CFDRMFDSTS6               0xE66C20C8                  // Receive buffer CAN FD status register 6
#define RSCFD0CFDRMFDSTS7               0xE66C20E8                  // Receive buffer CAN FD status register 7
#define RSCFD0CFDRMFDSTS8               0xE66C2108                  // Receive buffer CAN FD status register 8
#define RSCFD0CFDRMFDSTS9               0xE66C2128                  // Receive buffer CAN FD status register 9
#define RSCFD0CFDRMFDSTS10              0xE66C2148                  // Receive buffer CAN FD status register 10
#define RSCFD0CFDRMFDSTS11              0xE66C2168                  // Receive buffer CAN FD status register 11
#define RSCFD0CFDRMFDSTS12              0xE66C2188                  // Receive buffer CAN FD status register 12
#define RSCFD0CFDRMFDSTS13              0xE66C21A8                  // Receive buffer CAN FD status register 13
#define RSCFD0CFDRMFDSTS14              0xE66C21C8                  // Receive buffer CAN FD status register 14
#define RSCFD0CFDRMFDSTS15              0xE66C21E8                  // Receive buffer CAN FD status register 15
#define RSCFD0CFDRMFDSTS16              0xE66C2208                  // Receive buffer CAN FD status register 16
#define RSCFD0CFDRMFDSTS17              0xE66C2228                  // Receive buffer CAN FD status register 17
#define RSCFD0CFDRMFDSTS18              0xE66C2248                  // Receive buffer CAN FD status register 18
#define RSCFD0CFDRMFDSTS19              0xE66C2268                  // Receive buffer CAN FD status register 19
#define RSCFD0CFDRMFDSTS20              0xE66C2288                  // Receive buffer CAN FD status register 20
#define RSCFD0CFDRMFDSTS21              0xE66C22A8                  // Receive buffer CAN FD status register 21
#define RSCFD0CFDRMFDSTS22              0xE66C22C8                  // Receive buffer CAN FD status register 22
#define RSCFD0CFDRMFDSTS23              0xE66C22E8                  // Receive buffer CAN FD status register 23
#define RSCFD0CFDRMFDSTS24              0xE66C2308                  // Receive buffer CAN FD status register 24
#define RSCFD0CFDRMFDSTS25              0xE66C2328                  // Receive buffer CAN FD status register 25
#define RSCFD0CFDRMFDSTS26              0xE66C2348                  // Receive buffer CAN FD status register 26
#define RSCFD0CFDRMFDSTS27              0xE66C2368                  // Receive buffer CAN FD status register 27
#define RSCFD0CFDRMFDSTS28              0xE66C2388                  // Receive buffer CAN FD status register 28
#define RSCFD0CFDRMFDSTS29              0xE66C23A8                  // Receive buffer CAN FD status register 29
#define RSCFD0CFDRMFDSTS30              0xE66C23C8                  // Receive buffer CAN FD status register 30
#define RSCFD0CFDRMFDSTS31              0xE66C23E8                  // Receive buffer CAN FD status register 31
#define RSCFD0CFDRMDF0_0                0xE66C200C                  // Receive buffer data field 0 register 0
#define RSCFD0CFDRMDF0_1                0xE66C202C                  // Receive buffer data field 0 register 1
#define RSCFD0CFDRMDF0_2                0xE66C204C                  // Receive buffer data field 0 register 2
#define RSCFD0CFDRMDF0_3                0xE66C206C                  // Receive buffer data field 0 register 3
#define RSCFD0CFDRMDF0_4                0xE66C208C                  // Receive buffer data field 0 register 4
#define RSCFD0CFDRMDF0_5                0xE66C20AC                  // Receive buffer data field 0 register 5
#define RSCFD0CFDRMDF0_6                0xE66C20CC                  // Receive buffer data field 0 register 6
#define RSCFD0CFDRMDF0_7                0xE66C20EC                  // Receive buffer data field 0 register 7
#define RSCFD0CFDRMDF0_8                0xE66C210C                  // Receive buffer data field 0 register 8
#define RSCFD0CFDRMDF0_9                0xE66C212C                  // Receive buffer data field 0 register 9
#define RSCFD0CFDRMDF0_10               0xE66C214C                  // Receive buffer data field 0 register 10
#define RSCFD0CFDRMDF0_11               0xE66C216C                  // Receive buffer data field 0 register 11
#define RSCFD0CFDRMDF0_12               0xE66C218C                  // Receive buffer data field 0 register 12
#define RSCFD0CFDRMDF0_13               0xE66C21AC                  // Receive buffer data field 0 register 13
#define RSCFD0CFDRMDF0_14               0xE66C21CC                  // Receive buffer data field 0 register 14
#define RSCFD0CFDRMDF0_15               0xE66C21EC                  // Receive buffer data field 0 register 15
#define RSCFD0CFDRMDF0_16               0xE66C220C                  // Receive buffer data field 0 register 16
#define RSCFD0CFDRMDF0_17               0xE66C222C                  // Receive buffer data field 0 register 17
#define RSCFD0CFDRMDF0_18               0xE66C224C                  // Receive buffer data field 0 register 18
#define RSCFD0CFDRMDF0_19               0xE66C226C                  // Receive buffer data field 0 register 19
#define RSCFD0CFDRMDF0_20               0xE66C228C                  // Receive buffer data field 0 register 20
#define RSCFD0CFDRMDF0_21               0xE66C22AC                  // Receive buffer data field 0 register 21
#define RSCFD0CFDRMDF0_22               0xE66C22CC                  // Receive buffer data field 0 register 22
#define RSCFD0CFDRMDF0_23               0xE66C22EC                  // Receive buffer data field 0 register 23
#define RSCFD0CFDRMDF0_24               0xE66C230C                  // Receive buffer data field 0 register 24
#define RSCFD0CFDRMDF0_25               0xE66C232C                  // Receive buffer data field 0 register 25
#define RSCFD0CFDRMDF0_26               0xE66C234C                  // Receive buffer data field 0 register 26
#define RSCFD0CFDRMDF0_27               0xE66C236C                  // Receive buffer data field 0 register 27
#define RSCFD0CFDRMDF0_28               0xE66C238C                  // Receive buffer data field 0 register 28
#define RSCFD0CFDRMDF0_29               0xE66C23AC                  // Receive buffer data field 0 register 29
#define RSCFD0CFDRMDF0_30               0xE66C23CC                  // Receive buffer data field 0 register 30
#define RSCFD0CFDRMDF0_31               0xE66C23EC                  // Receive buffer data field 0 register 31
#define RSCFD0CFDRMDF0_32               0xE66C240C                  // Receive buffer data field 0 register 32
#define RSCFD0CFDRMDF0_33               0xE66C242C                  // Receive buffer data field 0 register 33
#define RSCFD0CFDRMDF0_34               0xE66C244C                  // Receive buffer data field 0 register 34
#define RSCFD0CFDRMDF0_35               0xE66C246C                  // Receive buffer data field 0 register 35
#define RSCFD0CFDRMDF0_36               0xE66C248C                  // Receive buffer data field 0 register 36
#define RSCFD0CFDRMDF0_37               0xE66C24AC                  // Receive buffer data field 0 register 37
#define RSCFD0CFDRMDF0_38               0xE66C24CC                  // Receive buffer data field 0 register 38
#define RSCFD0CFDRMDF0_39               0xE66C24EC                  // Receive buffer data field 0 register 39
#define RSCFD0CFDRMDF0_40               0xE66C250C                  // Receive buffer data field 0 register 40
#define RSCFD0CFDRMDF0_41               0xE66C252C                  // Receive buffer data field 0 register 41
#define RSCFD0CFDRMDF0_42               0xE66C254C                  // Receive buffer data field 0 register 42
#define RSCFD0CFDRMDF0_43               0xE66C256C                  // Receive buffer data field 0 register 43
#define RSCFD0CFDRMDF0_44               0xE66C258C                  // Receive buffer data field 0 register 44
#define RSCFD0CFDRMDF0_45               0xE66C25AC                  // Receive buffer data field 0 register 45
#define RSCFD0CFDRMDF0_46               0xE66C25CC                  // Receive buffer data field 0 register 46
#define RSCFD0CFDRMDF0_47               0xE66C25EC                  // Receive buffer data field 0 register 47
#define RSCFD0CFDRMDF0_48               0xE66C260C                  // Receive buffer data field 0 register 48
#define RSCFD0CFDRMDF0_49               0xE66C262C                  // Receive buffer data field 0 register 49
#define RSCFD0CFDRMDF0_50               0xE66C264C                  // Receive buffer data field 0 register 50
#define RSCFD0CFDRMDF0_51               0xE66C266C                  // Receive buffer data field 0 register 51
#define RSCFD0CFDRMDF0_52               0xE66C268C                  // Receive buffer data field 0 register 52
#define RSCFD0CFDRMDF0_53               0xE66C26AC                  // Receive buffer data field 0 register 53
#define RSCFD0CFDRMDF0_54               0xE66C26CC                  // Receive buffer data field 0 register 54
#define RSCFD0CFDRMDF0_55               0xE66C26EC                  // Receive buffer data field 0 register 55
#define RSCFD0CFDRMDF0_56               0xE66C270C                  // Receive buffer data field 0 register 56
#define RSCFD0CFDRMDF0_57               0xE66C272C                  // Receive buffer data field 0 register 57
#define RSCFD0CFDRMDF0_58               0xE66C274C                  // Receive buffer data field 0 register 58
#define RSCFD0CFDRMDF0_59               0xE66C276C                  // Receive buffer data field 0 register 59
#define RSCFD0CFDRMDF0_60               0xE66C278C                  // Receive buffer data field 0 register 60
#define RSCFD0CFDRMDF0_61               0xE66C27AC                  // Receive buffer data field 0 register 61
#define RSCFD0CFDRMDF0_62               0xE66C27CC                  // Receive buffer data field 0 register 62
#define RSCFD0CFDRMDF0_63               0xE66C27EC                  // Receive buffer data field 0 register 63
#define RSCFD0CFDRMDF0_64               0xE66C280C                  // Receive buffer data field 0 register 64
#define RSCFD0CFDRMDF0_65               0xE66C282C                  // Receive buffer data field 0 register 65
#define RSCFD0CFDRMDF0_66               0xE66C284C                  // Receive buffer data field 0 register 66
#define RSCFD0CFDRMDF0_67               0xE66C286C                  // Receive buffer data field 0 register 67
#define RSCFD0CFDRMDF0_68               0xE66C288C                  // Receive buffer data field 0 register 68
#define RSCFD0CFDRMDF0_69               0xE66C28AC                  // Receive buffer data field 0 register 69
#define RSCFD0CFDRMDF0_70               0xE66C28CC                  // Receive buffer data field 0 register 70
#define RSCFD0CFDRMDF0_71               0xE66C28EC                  // Receive buffer data field 0 register 71
#define RSCFD0CFDRMDF0_72               0xE66C290C                  // Receive buffer data field 0 register 72
#define RSCFD0CFDRMDF0_73               0xE66C292C                  // Receive buffer data field 0 register 73
#define RSCFD0CFDRMDF0_74               0xE66C294C                  // Receive buffer data field 0 register 74
#define RSCFD0CFDRMDF0_75               0xE66C296C                  // Receive buffer data field 0 register 75
#define RSCFD0CFDRMDF0_76               0xE66C298C                  // Receive buffer data field 0 register 76
#define RSCFD0CFDRMDF0_77               0xE66C29AC                  // Receive buffer data field 0 register 77
#define RSCFD0CFDRMDF0_78               0xE66C29CC                  // Receive buffer data field 0 register 78
#define RSCFD0CFDRMDF0_79               0xE66C29EC                  // Receive buffer data field 0 register 79
#define RSCFD0CFDRMDF0_80               0xE66C2A0C                  // Receive buffer data field 0 register 80
#define RSCFD0CFDRMDF0_81               0xE66C2A2C                  // Receive buffer data field 0 register 81
#define RSCFD0CFDRMDF0_82               0xE66C2A4C                  // Receive buffer data field 0 register 82
#define RSCFD0CFDRMDF0_83               0xE66C2A6C                  // Receive buffer data field 0 register 83
#define RSCFD0CFDRMDF0_84               0xE66C2A8C                  // Receive buffer data field 0 register 84
#define RSCFD0CFDRMDF0_85               0xE66C2AAC                  // Receive buffer data field 0 register 85
#define RSCFD0CFDRMDF0_86               0xE66C2ACC                  // Receive buffer data field 0 register 86
#define RSCFD0CFDRMDF0_87               0xE66C2AEC                  // Receive buffer data field 0 register 87
#define RSCFD0CFDRMDF0_88               0xE66C2B0C                  // Receive buffer data field 0 register 88
#define RSCFD0CFDRMDF0_89               0xE66C2B2C                  // Receive buffer data field 0 register 89
#define RSCFD0CFDRMDF0_90               0xE66C2B4C                  // Receive buffer data field 0 register 90
#define RSCFD0CFDRMDF0_91               0xE66C2B6C                  // Receive buffer data field 0 register 91
#define RSCFD0CFDRMDF0_92               0xE66C2B8C                  // Receive buffer data field 0 register 92
#define RSCFD0CFDRMDF0_93               0xE66C2BAC                  // Receive buffer data field 0 register 93
#define RSCFD0CFDRMDF0_94               0xE66C2BCC                  // Receive buffer data field 0 register 94
#define RSCFD0CFDRMDF0_95               0xE66C2BEC                  // Receive buffer data field 0 register 95
#define RSCFD0CFDRMDF1_0                0xE66C2010                  // Receive buffer data field 1 register 0
#define RSCFD0CFDRMDF1_1                0xE66C2030                  // Receive buffer data field 1 register 1
#define RSCFD0CFDRMDF1_2                0xE66C2050                  // Receive buffer data field 1 register 2
#define RSCFD0CFDRMDF1_3                0xE66C2070                  // Receive buffer data field 1 register 3
#define RSCFD0CFDRMDF1_4                0xE66C2090                  // Receive buffer data field 1 register 4
#define RSCFD0CFDRMDF1_5                0xE66C20B0                  // Receive buffer data field 1 register 5
#define RSCFD0CFDRMDF1_6                0xE66C20D0                  // Receive buffer data field 1 register 6
#define RSCFD0CFDRMDF1_7                0xE66C20F0                  // Receive buffer data field 1 register 7
#define RSCFD0CFDRMDF1_8                0xE66C2110                  // Receive buffer data field 1 register 8
#define RSCFD0CFDRMDF1_9                0xE66C2130                  // Receive buffer data field 1 register 9
#define RSCFD0CFDRMDF1_10               0xE66C2150                  // Receive buffer data field 1 register 10
#define RSCFD0CFDRMDF1_11               0xE66C2170                  // Receive buffer data field 1 register 11
#define RSCFD0CFDRMDF1_12               0xE66C2190                  // Receive buffer data field 1 register 12
#define RSCFD0CFDRMDF1_13               0xE66C21B0                  // Receive buffer data field 1 register 13
#define RSCFD0CFDRMDF1_14               0xE66C21D0                  // Receive buffer data field 1 register 14
#define RSCFD0CFDRMDF1_15               0xE66C21F0                  // Receive buffer data field 1 register 15
#define RSCFD0CFDRMDF1_16               0xE66C2210                  // Receive buffer data field 1 register 16
#define RSCFD0CFDRMDF1_17               0xE66C2230                  // Receive buffer data field 1 register 17
#define RSCFD0CFDRMDF1_18               0xE66C2250                  // Receive buffer data field 1 register 18
#define RSCFD0CFDRMDF1_19               0xE66C2270                  // Receive buffer data field 1 register 19
#define RSCFD0CFDRMDF1_20               0xE66C2290                  // Receive buffer data field 1 register 20
#define RSCFD0CFDRMDF1_21               0xE66C22B0                  // Receive buffer data field 1 register 21
#define RSCFD0CFDRMDF1_22               0xE66C22D0                  // Receive buffer data field 1 register 22
#define RSCFD0CFDRMDF1_23               0xE66C22F0                  // Receive buffer data field 1 register 23
#define RSCFD0CFDRMDF1_24               0xE66C2310                  // Receive buffer data field 1 register 24
#define RSCFD0CFDRMDF1_25               0xE66C2330                  // Receive buffer data field 1 register 25
#define RSCFD0CFDRMDF1_26               0xE66C2350                  // Receive buffer data field 1 register 26
#define RSCFD0CFDRMDF1_27               0xE66C2370                  // Receive buffer data field 1 register 27
#define RSCFD0CFDRMDF1_28               0xE66C2390                  // Receive buffer data field 1 register 28
#define RSCFD0CFDRMDF1_29               0xE66C23B0                  // Receive buffer data field 1 register 29
#define RSCFD0CFDRMDF1_30               0xE66C23D0                  // Receive buffer data field 1 register 30
#define RSCFD0CFDRMDF1_31               0xE66C23F0                  // Receive buffer data field 1 register 31
#define RSCFD0CFDRMDF1_32               0xE66C2410                  // Receive buffer data field 1 register 32
#define RSCFD0CFDRMDF1_33               0xE66C2430                  // Receive buffer data field 1 register 33
#define RSCFD0CFDRMDF1_34               0xE66C2450                  // Receive buffer data field 1 register 34
#define RSCFD0CFDRMDF1_35               0xE66C2470                  // Receive buffer data field 1 register 35
#define RSCFD0CFDRMDF1_36               0xE66C2490                  // Receive buffer data field 1 register 36
#define RSCFD0CFDRMDF1_37               0xE66C24B0                  // Receive buffer data field 1 register 37
#define RSCFD0CFDRMDF1_38               0xE66C24D0                  // Receive buffer data field 1 register 38
#define RSCFD0CFDRMDF1_39               0xE66C24F0                  // Receive buffer data field 1 register 39
#define RSCFD0CFDRMDF1_40               0xE66C2510                  // Receive buffer data field 1 register 40
#define RSCFD0CFDRMDF1_41               0xE66C2530                  // Receive buffer data field 1 register 41
#define RSCFD0CFDRMDF1_42               0xE66C2550                  // Receive buffer data field 1 register 42
#define RSCFD0CFDRMDF1_43               0xE66C2570                  // Receive buffer data field 1 register 43
#define RSCFD0CFDRMDF1_44               0xE66C2590                  // Receive buffer data field 1 register 44
#define RSCFD0CFDRMDF1_45               0xE66C25B0                  // Receive buffer data field 1 register 45
#define RSCFD0CFDRMDF1_46               0xE66C25D0                  // Receive buffer data field 1 register 46
#define RSCFD0CFDRMDF1_47               0xE66C25F0                  // Receive buffer data field 1 register 47
#define RSCFD0CFDRMDF1_48               0xE66C2610                  // Receive buffer data field 1 register 48
#define RSCFD0CFDRMDF1_49               0xE66C2630                  // Receive buffer data field 1 register 49
#define RSCFD0CFDRMDF1_50               0xE66C2650                  // Receive buffer data field 1 register 50
#define RSCFD0CFDRMDF1_51               0xE66C2670                  // Receive buffer data field 1 register 51
#define RSCFD0CFDRMDF1_52               0xE66C2690                  // Receive buffer data field 1 register 52
#define RSCFD0CFDRMDF1_53               0xE66C26B0                  // Receive buffer data field 1 register 53
#define RSCFD0CFDRMDF1_54               0xE66C26D0                  // Receive buffer data field 1 register 54
#define RSCFD0CFDRMDF1_55               0xE66C26F0                  // Receive buffer data field 1 register 55
#define RSCFD0CFDRMDF1_56               0xE66C2710                  // Receive buffer data field 1 register 56
#define RSCFD0CFDRMDF1_57               0xE66C2730                  // Receive buffer data field 1 register 57
#define RSCFD0CFDRMDF1_58               0xE66C2750                  // Receive buffer data field 1 register 58
#define RSCFD0CFDRMDF1_59               0xE66C2770                  // Receive buffer data field 1 register 59
#define RSCFD0CFDRMDF1_60               0xE66C2790                  // Receive buffer data field 1 register 60
#define RSCFD0CFDRMDF1_61               0xE66C27B0                  // Receive buffer data field 1 register 61
#define RSCFD0CFDRMDF1_62               0xE66C27D0                  // Receive buffer data field 1 register 62
#define RSCFD0CFDRMDF1_63               0xE66C27F0                  // Receive buffer data field 1 register 63
#define RSCFD0CFDRMDF1_64               0xE66C2810                  // Receive buffer data field 1 register 64
#define RSCFD0CFDRMDF1_65               0xE66C2830                  // Receive buffer data field 1 register 65
#define RSCFD0CFDRMDF1_66               0xE66C2850                  // Receive buffer data field 1 register 66
#define RSCFD0CFDRMDF1_67               0xE66C2870                  // Receive buffer data field 1 register 67
#define RSCFD0CFDRMDF1_68               0xE66C2890                  // Receive buffer data field 1 register 68
#define RSCFD0CFDRMDF1_69               0xE66C28B0                  // Receive buffer data field 1 register 69
#define RSCFD0CFDRMDF1_70               0xE66C28D0                  // Receive buffer data field 1 register 70
#define RSCFD0CFDRMDF1_71               0xE66C28F0                  // Receive buffer data field 1 register 71
#define RSCFD0CFDRMDF1_72               0xE66C2910                  // Receive buffer data field 1 register 72
#define RSCFD0CFDRMDF1_73               0xE66C2930                  // Receive buffer data field 1 register 73
#define RSCFD0CFDRMDF1_74               0xE66C2950                  // Receive buffer data field 1 register 74
#define RSCFD0CFDRMDF1_75               0xE66C2970                  // Receive buffer data field 1 register 75
#define RSCFD0CFDRMDF1_76               0xE66C2990                  // Receive buffer data field 1 register 76
#define RSCFD0CFDRMDF1_77               0xE66C29B0                  // Receive buffer data field 1 register 77
#define RSCFD0CFDRMDF1_78               0xE66C29D0                  // Receive buffer data field 1 register 78
#define RSCFD0CFDRMDF1_79               0xE66C29F0                  // Receive buffer data field 1 register 79
#define RSCFD0CFDRMDF1_80               0xE66C2A10                  // Receive buffer data field 1 register 80
#define RSCFD0CFDRMDF1_81               0xE66C2A30                  // Receive buffer data field 1 register 81
#define RSCFD0CFDRMDF1_82               0xE66C2A50                  // Receive buffer data field 1 register 82
#define RSCFD0CFDRMDF1_83               0xE66C2A70                  // Receive buffer data field 1 register 83
#define RSCFD0CFDRMDF1_84               0xE66C2A90                  // Receive buffer data field 1 register 84
#define RSCFD0CFDRMDF1_85               0xE66C2AB0                  // Receive buffer data field 1 register 85
#define RSCFD0CFDRMDF1_86               0xE66C2AD0                  // Receive buffer data field 1 register 86
#define RSCFD0CFDRMDF1_87               0xE66C2AF0                  // Receive buffer data field 1 register 87
#define RSCFD0CFDRMDF1_88               0xE66C2B10                  // Receive buffer data field 1 register 88
#define RSCFD0CFDRMDF1_89               0xE66C2B30                  // Receive buffer data field 1 register 89
#define RSCFD0CFDRMDF1_90               0xE66C2B50                  // Receive buffer data field 1 register 90
#define RSCFD0CFDRMDF1_91               0xE66C2B70                  // Receive buffer data field 1 register 91
#define RSCFD0CFDRMDF1_92               0xE66C2B90                  // Receive buffer data field 1 register 92
#define RSCFD0CFDRMDF1_93               0xE66C2BB0                  // Receive buffer data field 1 register 93
#define RSCFD0CFDRMDF1_94               0xE66C2BD0                  // Receive buffer data field 1 register 94
#define RSCFD0CFDRMDF1_95               0xE66C2BF0                  // Receive buffer data field 1 register 95
#define RSCFD0CFDRMDF2_0                0xE66C2014                  // Receive buffer data field 2 register 0
#define RSCFD0CFDRMDF2_1                0xE66C2034                  // Receive buffer data field 2 register 1
#define RSCFD0CFDRMDF2_2                0xE66C2054                  // Receive buffer data field 2 register 2
#define RSCFD0CFDRMDF2_3                0xE66C2074                  // Receive buffer data field 2 register 3
#define RSCFD0CFDRMDF2_4                0xE66C2094                  // Receive buffer data field 2 register 4
#define RSCFD0CFDRMDF2_5                0xE66C20B4                  // Receive buffer data field 2 register 5
#define RSCFD0CFDRMDF2_6                0xE66C20D4                  // Receive buffer data field 2 register 6
#define RSCFD0CFDRMDF2_7                0xE66C20F4                  // Receive buffer data field 2 register 7
#define RSCFD0CFDRMDF2_8                0xE66C2114                  // Receive buffer data field 2 register 8
#define RSCFD0CFDRMDF2_9                0xE66C2134                  // Receive buffer data field 2 register 9
#define RSCFD0CFDRMDF2_10               0xE66C2154                  // Receive buffer data field 2 register 10
#define RSCFD0CFDRMDF2_11               0xE66C2174                  // Receive buffer data field 2 register 11
#define RSCFD0CFDRMDF2_12               0xE66C2194                  // Receive buffer data field 2 register 12
#define RSCFD0CFDRMDF2_13               0xE66C21B4                  // Receive buffer data field 2 register 13
#define RSCFD0CFDRMDF2_14               0xE66C21D4                  // Receive buffer data field 2 register 14
#define RSCFD0CFDRMDF2_15               0xE66C21F4                  // Receive buffer data field 2 register 15
#define RSCFD0CFDRMDF2_16               0xE66C2214                  // Receive buffer data field 2 register 16
#define RSCFD0CFDRMDF2_17               0xE66C2234                  // Receive buffer data field 2 register 17
#define RSCFD0CFDRMDF2_18               0xE66C2254                  // Receive buffer data field 2 register 18
#define RSCFD0CFDRMDF2_19               0xE66C2274                  // Receive buffer data field 2 register 19
#define RSCFD0CFDRMDF2_20               0xE66C2294                  // Receive buffer data field 2 register 20
#define RSCFD0CFDRMDF2_21               0xE66C22B4                  // Receive buffer data field 2 register 21
#define RSCFD0CFDRMDF2_22               0xE66C22D4                  // Receive buffer data field 2 register 22
#define RSCFD0CFDRMDF2_23               0xE66C22F4                  // Receive buffer data field 2 register 23
#define RSCFD0CFDRMDF2_24               0xE66C2314                  // Receive buffer data field 2 register 24
#define RSCFD0CFDRMDF2_25               0xE66C2334                  // Receive buffer data field 2 register 25
#define RSCFD0CFDRMDF2_26               0xE66C2354                  // Receive buffer data field 2 register 26
#define RSCFD0CFDRMDF2_27               0xE66C2374                  // Receive buffer data field 2 register 27
#define RSCFD0CFDRMDF2_28               0xE66C2394                  // Receive buffer data field 2 register 28
#define RSCFD0CFDRMDF2_29               0xE66C23B4                  // Receive buffer data field 2 register 29
#define RSCFD0CFDRMDF2_30               0xE66C23D4                  // Receive buffer data field 2 register 30
#define RSCFD0CFDRMDF2_31               0xE66C23F4                  // Receive buffer data field 2 register 31
#define RSCFD0CFDRMDF2_32               0xE66C2414                  // Receive buffer data field 2 register 32
#define RSCFD0CFDRMDF2_33               0xE66C2434                  // Receive buffer data field 2 register 33
#define RSCFD0CFDRMDF2_34               0xE66C2454                  // Receive buffer data field 2 register 34
#define RSCFD0CFDRMDF2_35               0xE66C2474                  // Receive buffer data field 2 register 35
#define RSCFD0CFDRMDF2_36               0xE66C2494                  // Receive buffer data field 2 register 36
#define RSCFD0CFDRMDF2_37               0xE66C24B4                  // Receive buffer data field 2 register 37
#define RSCFD0CFDRMDF2_38               0xE66C24D4                  // Receive buffer data field 2 register 38
#define RSCFD0CFDRMDF2_39               0xE66C24F4                  // Receive buffer data field 2 register 39
#define RSCFD0CFDRMDF2_40               0xE66C2514                  // Receive buffer data field 2 register 40
#define RSCFD0CFDRMDF2_41               0xE66C2534                  // Receive buffer data field 2 register 41
#define RSCFD0CFDRMDF2_42               0xE66C2554                  // Receive buffer data field 2 register 42
#define RSCFD0CFDRMDF2_43               0xE66C2574                  // Receive buffer data field 2 register 43
#define RSCFD0CFDRMDF2_44               0xE66C2594                  // Receive buffer data field 2 register 44
#define RSCFD0CFDRMDF2_45               0xE66C25B4                  // Receive buffer data field 2 register 45
#define RSCFD0CFDRMDF2_46               0xE66C25D4                  // Receive buffer data field 2 register 46
#define RSCFD0CFDRMDF2_47               0xE66C25F4                  // Receive buffer data field 2 register 47
#define RSCFD0CFDRMDF2_48               0xE66C2614                  // Receive buffer data field 2 register 48
#define RSCFD0CFDRMDF2_49               0xE66C2634                  // Receive buffer data field 2 register 49
#define RSCFD0CFDRMDF2_50               0xE66C2654                  // Receive buffer data field 2 register 50
#define RSCFD0CFDRMDF2_51               0xE66C2674                  // Receive buffer data field 2 register 51
#define RSCFD0CFDRMDF2_52               0xE66C2694                  // Receive buffer data field 2 register 52
#define RSCFD0CFDRMDF2_53               0xE66C26B4                  // Receive buffer data field 2 register 53
#define RSCFD0CFDRMDF2_54               0xE66C26D4                  // Receive buffer data field 2 register 54
#define RSCFD0CFDRMDF2_55               0xE66C26F4                  // Receive buffer data field 2 register 55
#define RSCFD0CFDRMDF2_56               0xE66C2714                  // Receive buffer data field 2 register 56
#define RSCFD0CFDRMDF2_57               0xE66C2734                  // Receive buffer data field 2 register 57
#define RSCFD0CFDRMDF2_58               0xE66C2754                  // Receive buffer data field 2 register 58
#define RSCFD0CFDRMDF2_59               0xE66C2774                  // Receive buffer data field 2 register 59
#define RSCFD0CFDRMDF2_60               0xE66C2794                  // Receive buffer data field 2 register 60
#define RSCFD0CFDRMDF2_61               0xE66C27B4                  // Receive buffer data field 2 register 61
#define RSCFD0CFDRMDF2_62               0xE66C27D4                  // Receive buffer data field 2 register 62
#define RSCFD0CFDRMDF2_63               0xE66C27F4                  // Receive buffer data field 2 register 63
#define RSCFD0CFDRMDF2_64               0xE66C2814                  // Receive buffer data field 2 register 64
#define RSCFD0CFDRMDF2_65               0xE66C2834                  // Receive buffer data field 2 register 65
#define RSCFD0CFDRMDF2_66               0xE66C2854                  // Receive buffer data field 2 register 66
#define RSCFD0CFDRMDF2_67               0xE66C2874                  // Receive buffer data field 2 register 67
#define RSCFD0CFDRMDF2_68               0xE66C2894                  // Receive buffer data field 2 register 68
#define RSCFD0CFDRMDF2_69               0xE66C28B4                  // Receive buffer data field 2 register 69
#define RSCFD0CFDRMDF2_70               0xE66C28D4                  // Receive buffer data field 2 register 70
#define RSCFD0CFDRMDF2_71               0xE66C28F4                  // Receive buffer data field 2 register 71
#define RSCFD0CFDRMDF2_72               0xE66C2914                  // Receive buffer data field 2 register 72
#define RSCFD0CFDRMDF2_73               0xE66C2934                  // Receive buffer data field 2 register 73
#define RSCFD0CFDRMDF2_74               0xE66C2954                  // Receive buffer data field 2 register 74
#define RSCFD0CFDRMDF2_75               0xE66C2974                  // Receive buffer data field 2 register 75
#define RSCFD0CFDRMDF2_76               0xE66C2994                  // Receive buffer data field 2 register 76
#define RSCFD0CFDRMDF2_77               0xE66C29B4                  // Receive buffer data field 2 register 77
#define RSCFD0CFDRMDF2_78               0xE66C29D4                  // Receive buffer data field 2 register 78
#define RSCFD0CFDRMDF2_79               0xE66C29F4                  // Receive buffer data field 2 register 79
#define RSCFD0CFDRMDF2_80               0xE66C2A14                  // Receive buffer data field 2 register 80
#define RSCFD0CFDRMDF2_81               0xE66C2A34                  // Receive buffer data field 2 register 81
#define RSCFD0CFDRMDF2_82               0xE66C2A54                  // Receive buffer data field 2 register 82
#define RSCFD0CFDRMDF2_83               0xE66C2A74                  // Receive buffer data field 2 register 83
#define RSCFD0CFDRMDF2_84               0xE66C2A94                  // Receive buffer data field 2 register 84
#define RSCFD0CFDRMDF2_85               0xE66C2AB4                  // Receive buffer data field 2 register 85
#define RSCFD0CFDRMDF2_86               0xE66C2AD4                  // Receive buffer data field 2 register 86
#define RSCFD0CFDRMDF2_87               0xE66C2AF4                  // Receive buffer data field 2 register 87
#define RSCFD0CFDRMDF2_88               0xE66C2B14                  // Receive buffer data field 2 register 88
#define RSCFD0CFDRMDF2_89               0xE66C2B34                  // Receive buffer data field 2 register 89
#define RSCFD0CFDRMDF2_90               0xE66C2B54                  // Receive buffer data field 2 register 90
#define RSCFD0CFDRMDF2_91               0xE66C2B74                  // Receive buffer data field 2 register 91
#define RSCFD0CFDRMDF2_92               0xE66C2B94                  // Receive buffer data field 2 register 92
#define RSCFD0CFDRMDF2_93               0xE66C2BB4                  // Receive buffer data field 2 register 93
#define RSCFD0CFDRMDF2_94               0xE66C2BD4                  // Receive buffer data field 2 register 94
#define RSCFD0CFDRMDF2_95               0xE66C2BF4                  // Receive buffer data field 2 register 95
#define RSCFD0CFDRMDF3_0                0xE66C2018                  // Receive buffer data field 3 register 0
#define RSCFD0CFDRMDF3_1                0xE66C2038                  // Receive buffer data field 3 register 1
#define RSCFD0CFDRMDF3_2                0xE66C2058                  // Receive buffer data field 3 register 2
#define RSCFD0CFDRMDF3_3                0xE66C2078                  // Receive buffer data field 3 register 3
#define RSCFD0CFDRMDF3_4                0xE66C2098                  // Receive buffer data field 3 register 4
#define RSCFD0CFDRMDF3_5                0xE66C20B8                  // Receive buffer data field 3 register 5
#define RSCFD0CFDRMDF3_6                0xE66C20D8                  // Receive buffer data field 3 register 6
#define RSCFD0CFDRMDF3_7                0xE66C20F8                  // Receive buffer data field 3 register 7
#define RSCFD0CFDRMDF3_8                0xE66C2118                  // Receive buffer data field 3 register 8
#define RSCFD0CFDRMDF3_9                0xE66C2138                  // Receive buffer data field 3 register 9
#define RSCFD0CFDRMDF3_10               0xE66C2158                  // Receive buffer data field 3 register 10
#define RSCFD0CFDRMDF3_11               0xE66C2178                  // Receive buffer data field 3 register 11
#define RSCFD0CFDRMDF3_12               0xE66C2198                  // Receive buffer data field 3 register 12
#define RSCFD0CFDRMDF3_13               0xE66C21B8                  // Receive buffer data field 3 register 13
#define RSCFD0CFDRMDF3_14               0xE66C21D8                  // Receive buffer data field 3 register 14
#define RSCFD0CFDRMDF3_15               0xE66C21F8                  // Receive buffer data field 3 register 15
#define RSCFD0CFDRMDF3_16               0xE66C2218                  // Receive buffer data field 3 register 16
#define RSCFD0CFDRMDF3_17               0xE66C2238                  // Receive buffer data field 3 register 17
#define RSCFD0CFDRMDF3_18               0xE66C2258                  // Receive buffer data field 3 register 18
#define RSCFD0CFDRMDF3_19               0xE66C2278                  // Receive buffer data field 3 register 19
#define RSCFD0CFDRMDF3_20               0xE66C2298                  // Receive buffer data field 3 register 20
#define RSCFD0CFDRMDF3_21               0xE66C22B8                  // Receive buffer data field 3 register 21
#define RSCFD0CFDRMDF3_22               0xE66C22D8                  // Receive buffer data field 3 register 22
#define RSCFD0CFDRMDF3_23               0xE66C22F8                  // Receive buffer data field 3 register 23
#define RSCFD0CFDRMDF3_24               0xE66C2318                  // Receive buffer data field 3 register 24
#define RSCFD0CFDRMDF3_25               0xE66C2338                  // Receive buffer data field 3 register 25
#define RSCFD0CFDRMDF3_26               0xE66C2358                  // Receive buffer data field 3 register 26
#define RSCFD0CFDRMDF3_27               0xE66C2378                  // Receive buffer data field 3 register 27
#define RSCFD0CFDRMDF3_28               0xE66C2398                  // Receive buffer data field 3 register 28
#define RSCFD0CFDRMDF3_29               0xE66C23B8                  // Receive buffer data field 3 register 29
#define RSCFD0CFDRMDF3_30               0xE66C23D8                  // Receive buffer data field 3 register 30
#define RSCFD0CFDRMDF3_31               0xE66C23F8                  // Receive buffer data field 3 register 31
#define RSCFD0CFDRMDF3_32               0xE66C2418                  // Receive buffer data field 3 register 32
#define RSCFD0CFDRMDF3_33               0xE66C2438                  // Receive buffer data field 3 register 33
#define RSCFD0CFDRMDF3_34               0xE66C2458                  // Receive buffer data field 3 register 34
#define RSCFD0CFDRMDF3_35               0xE66C2478                  // Receive buffer data field 3 register 35
#define RSCFD0CFDRMDF3_36               0xE66C2498                  // Receive buffer data field 3 register 36
#define RSCFD0CFDRMDF3_37               0xE66C24B8                  // Receive buffer data field 3 register 37
#define RSCFD0CFDRMDF3_38               0xE66C24D8                  // Receive buffer data field 3 register 38
#define RSCFD0CFDRMDF3_39               0xE66C24F8                  // Receive buffer data field 3 register 39
#define RSCFD0CFDRMDF3_40               0xE66C2518                  // Receive buffer data field 3 register 40
#define RSCFD0CFDRMDF3_41               0xE66C2538                  // Receive buffer data field 3 register 41
#define RSCFD0CFDRMDF3_42               0xE66C2558                  // Receive buffer data field 3 register 42
#define RSCFD0CFDRMDF3_43               0xE66C2578                  // Receive buffer data field 3 register 43
#define RSCFD0CFDRMDF3_44               0xE66C2598                  // Receive buffer data field 3 register 44
#define RSCFD0CFDRMDF3_45               0xE66C25B8                  // Receive buffer data field 3 register 45
#define RSCFD0CFDRMDF3_46               0xE66C25D8                  // Receive buffer data field 3 register 46
#define RSCFD0CFDRMDF3_47               0xE66C25F8                  // Receive buffer data field 3 register 47
#define RSCFD0CFDRMDF3_48               0xE66C2618                  // Receive buffer data field 3 register 48
#define RSCFD0CFDRMDF3_49               0xE66C2638                  // Receive buffer data field 3 register 49
#define RSCFD0CFDRMDF3_50               0xE66C2658                  // Receive buffer data field 3 register 50
#define RSCFD0CFDRMDF3_51               0xE66C2678                  // Receive buffer data field 3 register 51
#define RSCFD0CFDRMDF3_52               0xE66C2698                  // Receive buffer data field 3 register 52
#define RSCFD0CFDRMDF3_53               0xE66C26B8                  // Receive buffer data field 3 register 53
#define RSCFD0CFDRMDF3_54               0xE66C26D8                  // Receive buffer data field 3 register 54
#define RSCFD0CFDRMDF3_55               0xE66C26F8                  // Receive buffer data field 3 register 55
#define RSCFD0CFDRMDF3_56               0xE66C2718                  // Receive buffer data field 3 register 56
#define RSCFD0CFDRMDF3_57               0xE66C2738                  // Receive buffer data field 3 register 57
#define RSCFD0CFDRMDF3_58               0xE66C2758                  // Receive buffer data field 3 register 58
#define RSCFD0CFDRMDF3_59               0xE66C2778                  // Receive buffer data field 3 register 59
#define RSCFD0CFDRMDF3_60               0xE66C2798                  // Receive buffer data field 3 register 60
#define RSCFD0CFDRMDF3_61               0xE66C27B8                  // Receive buffer data field 3 register 61
#define RSCFD0CFDRMDF3_62               0xE66C27D8                  // Receive buffer data field 3 register 62
#define RSCFD0CFDRMDF3_63               0xE66C27F8                  // Receive buffer data field 3 register 63
#define RSCFD0CFDRMDF3_64               0xE66C2818                  // Receive buffer data field 3 register 64
#define RSCFD0CFDRMDF3_65               0xE66C2838                  // Receive buffer data field 3 register 65
#define RSCFD0CFDRMDF3_66               0xE66C2858                  // Receive buffer data field 3 register 66
#define RSCFD0CFDRMDF3_67               0xE66C2878                  // Receive buffer data field 3 register 67
#define RSCFD0CFDRMDF3_68               0xE66C2898                  // Receive buffer data field 3 register 68
#define RSCFD0CFDRMDF3_69               0xE66C28B8                  // Receive buffer data field 3 register 69
#define RSCFD0CFDRMDF3_70               0xE66C28D8                  // Receive buffer data field 3 register 70
#define RSCFD0CFDRMDF3_71               0xE66C28F8                  // Receive buffer data field 3 register 71
#define RSCFD0CFDRMDF3_72               0xE66C2918                  // Receive buffer data field 3 register 72
#define RSCFD0CFDRMDF3_73               0xE66C2938                  // Receive buffer data field 3 register 73
#define RSCFD0CFDRMDF3_74               0xE66C2958                  // Receive buffer data field 3 register 74
#define RSCFD0CFDRMDF3_75               0xE66C2978                  // Receive buffer data field 3 register 75
#define RSCFD0CFDRMDF3_76               0xE66C2998                  // Receive buffer data field 3 register 76
#define RSCFD0CFDRMDF3_77               0xE66C29B8                  // Receive buffer data field 3 register 77
#define RSCFD0CFDRMDF3_78               0xE66C29D8                  // Receive buffer data field 3 register 78
#define RSCFD0CFDRMDF3_79               0xE66C29F8                  // Receive buffer data field 3 register 79
#define RSCFD0CFDRMDF3_80               0xE66C2A18                  // Receive buffer data field 3 register 80
#define RSCFD0CFDRMDF3_81               0xE66C2A38                  // Receive buffer data field 3 register 81
#define RSCFD0CFDRMDF3_82               0xE66C2A58                  // Receive buffer data field 3 register 82
#define RSCFD0CFDRMDF3_83               0xE66C2A78                  // Receive buffer data field 3 register 83
#define RSCFD0CFDRMDF3_84               0xE66C2A98                  // Receive buffer data field 3 register 84
#define RSCFD0CFDRMDF3_85               0xE66C2AB8                  // Receive buffer data field 3 register 85
#define RSCFD0CFDRMDF3_86               0xE66C2AD8                  // Receive buffer data field 3 register 86
#define RSCFD0CFDRMDF3_87               0xE66C2AF8                  // Receive buffer data field 3 register 87
#define RSCFD0CFDRMDF3_88               0xE66C2B18                  // Receive buffer data field 3 register 88
#define RSCFD0CFDRMDF3_89               0xE66C2B38                  // Receive buffer data field 3 register 89
#define RSCFD0CFDRMDF3_90               0xE66C2B58                  // Receive buffer data field 3 register 90
#define RSCFD0CFDRMDF3_91               0xE66C2B78                  // Receive buffer data field 3 register 91
#define RSCFD0CFDRMDF3_92               0xE66C2B98                  // Receive buffer data field 3 register 92
#define RSCFD0CFDRMDF3_93               0xE66C2BB8                  // Receive buffer data field 3 register 93
#define RSCFD0CFDRMDF3_94               0xE66C2BD8                  // Receive buffer data field 3 register 94
#define RSCFD0CFDRMDF3_95               0xE66C2BF8                  // Receive buffer data field 3 register 95
#define RSCFD0CFDRMDF4_0                0xE66C201C                  // Receive buffer data field 4 register 0
#define RSCFD0CFDRMDF4_1                0xE66C203C                  // Receive buffer data field 4 register 1
#define RSCFD0CFDRMDF4_2                0xE66C205C                  // Receive buffer data field 4 register 2
#define RSCFD0CFDRMDF4_3                0xE66C207C                  // Receive buffer data field 4 register 3
#define RSCFD0CFDRMDF4_4                0xE66C209C                  // Receive buffer data field 4 register 4
#define RSCFD0CFDRMDF4_5                0xE66C20BC                  // Receive buffer data field 4 register 5
#define RSCFD0CFDRMDF4_6                0xE66C20DC                  // Receive buffer data field 4 register 6
#define RSCFD0CFDRMDF4_7                0xE66C20FC                  // Receive buffer data field 4 register 7
#define RSCFD0CFDRMDF4_8                0xE66C211C                  // Receive buffer data field 4 register 8
#define RSCFD0CFDRMDF4_9                0xE66C213C                  // Receive buffer data field 4 register 9
#define RSCFD0CFDRMDF4_10               0xE66C215C                  // Receive buffer data field 4 register 10
#define RSCFD0CFDRMDF4_11               0xE66C217C                  // Receive buffer data field 4 register 11
#define RSCFD0CFDRMDF4_12               0xE66C219C                  // Receive buffer data field 4 register 12
#define RSCFD0CFDRMDF4_13               0xE66C21BC                  // Receive buffer data field 4 register 13
#define RSCFD0CFDRMDF4_14               0xE66C21DC                  // Receive buffer data field 4 register 14
#define RSCFD0CFDRMDF4_15               0xE66C21FC                  // Receive buffer data field 4 register 15
#define RSCFD0CFDRMDF4_16               0xE66C221C                  // Receive buffer data field 4 register 16
#define RSCFD0CFDRMDF4_17               0xE66C223C                  // Receive buffer data field 4 register 17
#define RSCFD0CFDRMDF4_18               0xE66C225C                  // Receive buffer data field 4 register 18
#define RSCFD0CFDRMDF4_19               0xE66C227C                  // Receive buffer data field 4 register 19
#define RSCFD0CFDRMDF4_20               0xE66C229C                  // Receive buffer data field 4 register 20
#define RSCFD0CFDRMDF4_21               0xE66C22BC                  // Receive buffer data field 4 register 21
#define RSCFD0CFDRMDF4_22               0xE66C22DC                  // Receive buffer data field 4 register 22
#define RSCFD0CFDRMDF4_23               0xE66C22FC                  // Receive buffer data field 4 register 23
#define RSCFD0CFDRMDF4_24               0xE66C231C                  // Receive buffer data field 4 register 24
#define RSCFD0CFDRMDF4_25               0xE66C233C                  // Receive buffer data field 4 register 25
#define RSCFD0CFDRMDF4_26               0xE66C235C                  // Receive buffer data field 4 register 26
#define RSCFD0CFDRMDF4_27               0xE66C237C                  // Receive buffer data field 4 register 27
#define RSCFD0CFDRMDF4_28               0xE66C239C                  // Receive buffer data field 4 register 28
#define RSCFD0CFDRMDF4_29               0xE66C23BC                  // Receive buffer data field 4 register 29
#define RSCFD0CFDRMDF4_30               0xE66C23DC                  // Receive buffer data field 4 register 30
#define RSCFD0CFDRMDF4_31               0xE66C23FC                  // Receive buffer data field 4 register 31
#define RSCFD0CFDRMDF4_32               0xE66C241C                  // Receive buffer data field 4 register 32
#define RSCFD0CFDRMDF4_33               0xE66C243C                  // Receive buffer data field 4 register 33
#define RSCFD0CFDRMDF4_34               0xE66C245C                  // Receive buffer data field 4 register 34
#define RSCFD0CFDRMDF4_35               0xE66C247C                  // Receive buffer data field 4 register 35
#define RSCFD0CFDRMDF4_36               0xE66C249C                  // Receive buffer data field 4 register 36
#define RSCFD0CFDRMDF4_37               0xE66C24BC                  // Receive buffer data field 4 register 37
#define RSCFD0CFDRMDF4_38               0xE66C24DC                  // Receive buffer data field 4 register 38
#define RSCFD0CFDRMDF4_39               0xE66C24FC                  // Receive buffer data field 4 register 39
#define RSCFD0CFDRMDF4_40               0xE66C251C                  // Receive buffer data field 4 register 40
#define RSCFD0CFDRMDF4_41               0xE66C253C                  // Receive buffer data field 4 register 41
#define RSCFD0CFDRMDF4_42               0xE66C255C                  // Receive buffer data field 4 register 42
#define RSCFD0CFDRMDF4_43               0xE66C257C                  // Receive buffer data field 4 register 43
#define RSCFD0CFDRMDF4_44               0xE66C259C                  // Receive buffer data field 4 register 44
#define RSCFD0CFDRMDF4_45               0xE66C25BC                  // Receive buffer data field 4 register 45
#define RSCFD0CFDRMDF4_46               0xE66C25DC                  // Receive buffer data field 4 register 46
#define RSCFD0CFDRMDF4_47               0xE66C25FC                  // Receive buffer data field 4 register 47
#define RSCFD0CFDRMDF4_48               0xE66C261C                  // Receive buffer data field 4 register 48
#define RSCFD0CFDRMDF4_49               0xE66C263C                  // Receive buffer data field 4 register 49
#define RSCFD0CFDRMDF4_50               0xE66C265C                  // Receive buffer data field 4 register 50
#define RSCFD0CFDRMDF4_51               0xE66C267C                  // Receive buffer data field 4 register 51
#define RSCFD0CFDRMDF4_52               0xE66C269C                  // Receive buffer data field 4 register 52
#define RSCFD0CFDRMDF4_53               0xE66C26BC                  // Receive buffer data field 4 register 53
#define RSCFD0CFDRMDF4_54               0xE66C26DC                  // Receive buffer data field 4 register 54
#define RSCFD0CFDRMDF4_55               0xE66C26FC                  // Receive buffer data field 4 register 55
#define RSCFD0CFDRMDF4_56               0xE66C271C                  // Receive buffer data field 4 register 56
#define RSCFD0CFDRMDF4_57               0xE66C273C                  // Receive buffer data field 4 register 57
#define RSCFD0CFDRMDF4_58               0xE66C275C                  // Receive buffer data field 4 register 58
#define RSCFD0CFDRMDF4_59               0xE66C277C                  // Receive buffer data field 4 register 59
#define RSCFD0CFDRMDF4_60               0xE66C279C                  // Receive buffer data field 4 register 60
#define RSCFD0CFDRMDF4_61               0xE66C27BC                  // Receive buffer data field 4 register 61
#define RSCFD0CFDRMDF4_62               0xE66C27DC                  // Receive buffer data field 4 register 62
#define RSCFD0CFDRMDF4_63               0xE66C27FC                  // Receive buffer data field 4 register 63
#define RSCFD0CFDRMDF4_64               0xE66C281C                  // Receive buffer data field 4 register 64
#define RSCFD0CFDRMDF4_65               0xE66C283C                  // Receive buffer data field 4 register 65
#define RSCFD0CFDRMDF4_66               0xE66C285C                  // Receive buffer data field 4 register 66
#define RSCFD0CFDRMDF4_67               0xE66C287C                  // Receive buffer data field 4 register 67
#define RSCFD0CFDRMDF4_68               0xE66C289C                  // Receive buffer data field 4 register 68
#define RSCFD0CFDRMDF4_69               0xE66C28BC                  // Receive buffer data field 4 register 69
#define RSCFD0CFDRMDF4_70               0xE66C28DC                  // Receive buffer data field 4 register 70
#define RSCFD0CFDRMDF4_71               0xE66C28FC                  // Receive buffer data field 4 register 71
#define RSCFD0CFDRMDF4_72               0xE66C291C                  // Receive buffer data field 4 register 72
#define RSCFD0CFDRMDF4_73               0xE66C293C                  // Receive buffer data field 4 register 73
#define RSCFD0CFDRMDF4_74               0xE66C295C                  // Receive buffer data field 4 register 74
#define RSCFD0CFDRMDF4_75               0xE66C297C                  // Receive buffer data field 4 register 75
#define RSCFD0CFDRMDF4_76               0xE66C299C                  // Receive buffer data field 4 register 76
#define RSCFD0CFDRMDF4_77               0xE66C29BC                  // Receive buffer data field 4 register 77
#define RSCFD0CFDRMDF4_78               0xE66C29DC                  // Receive buffer data field 4 register 78
#define RSCFD0CFDRMDF4_79               0xE66C29FC                  // Receive buffer data field 4 register 79
#define RSCFD0CFDRMDF4_80               0xE66C2A1C                  // Receive buffer data field 4 register 80
#define RSCFD0CFDRMDF4_81               0xE66C2A3C                  // Receive buffer data field 4 register 81
#define RSCFD0CFDRMDF4_82               0xE66C2A5C                  // Receive buffer data field 4 register 82
#define RSCFD0CFDRMDF4_83               0xE66C2A7C                  // Receive buffer data field 4 register 83
#define RSCFD0CFDRMDF4_84               0xE66C2A9C                  // Receive buffer data field 4 register 84
#define RSCFD0CFDRMDF4_85               0xE66C2ABC                  // Receive buffer data field 4 register 85
#define RSCFD0CFDRMDF4_86               0xE66C2ADC                  // Receive buffer data field 4 register 86
#define RSCFD0CFDRMDF4_87               0xE66C2AFC                  // Receive buffer data field 4 register 87
#define RSCFD0CFDRMDF4_88               0xE66C2B1C                  // Receive buffer data field 4 register 88
#define RSCFD0CFDRMDF4_89               0xE66C2B3C                  // Receive buffer data field 4 register 89
#define RSCFD0CFDRMDF4_90               0xE66C2B5C                  // Receive buffer data field 4 register 90
#define RSCFD0CFDRMDF4_91               0xE66C2B7C                  // Receive buffer data field 4 register 91
#define RSCFD0CFDRMDF4_92               0xE66C2B9C                  // Receive buffer data field 4 register 92
#define RSCFD0CFDRMDF4_93               0xE66C2BBC                  // Receive buffer data field 4 register 93
#define RSCFD0CFDRMDF4_94               0xE66C2BDC                  // Receive buffer data field 4 register 94
#define RSCFD0CFDRMDF4_95               0xE66C2BFC                  // Receive buffer data field 4 register 95
#define RSCFD0CFDRFCC0                  0xE66C00B8                  // Receive FIFO buffer configuration and control register 0
#define RSCFD0CFDRFCC1                  0xE66C00BC                  // Receive FIFO buffer configuration and control register 1
#define RSCFD0CFDRFCC2                  0xE66C00C0                  // Receive FIFO buffer configuration and control register 2
#define RSCFD0CFDRFCC3                  0xE66C00C4                  // Receive FIFO buffer configuration and control register 3
#define RSCFD0CFDRFCC4                  0xE66C00C8                  // Receive FIFO buffer configuration and control register 4
#define RSCFD0CFDRFCC5                  0xE66C00CC                  // Receive FIFO buffer configuration and control register 5
#define RSCFD0CFDRFCC6                  0xE66C00D0                  // Receive FIFO buffer configuration and control register 6
#define RSCFD0CFDRFCC7                  0xE66C00D4                  // Receive FIFO buffer configuration and control register 7
#define RSCFD0CFDRFSTS0                 0xE66C00D8                  // Receive FIFO buffer status register 0
#define RSCFD0CFDRFSTS1                 0xE66C00DC                  // Receive FIFO buffer status register 1
#define RSCFD0CFDRFSTS2                 0xE66C00E0                  // Receive FIFO buffer status register 2
#define RSCFD0CFDRFSTS3                 0xE66C00E4                  // Receive FIFO buffer status register 3
#define RSCFD0CFDRFSTS4                 0xE66C00E8                  // Receive FIFO buffer status register 4
#define RSCFD0CFDRFSTS5                 0xE66C00EC                  // Receive FIFO buffer status register 5
#define RSCFD0CFDRFSTS6                 0xE66C00F0                  // Receive FIFO buffer status register 6
#define RSCFD0CFDRFSTS7                 0xE66C00F4                  // Receive FIFO buffer status register 7
#define RSCFD0CFDRFPCTR0                0xE66C00F8                  // Receive FIFO buffer pointer control register 0
#define RSCFD0CFDRFPCTR1                0xE66C00FC                  // Receive FIFO buffer pointer control register 1
#define RSCFD0CFDRFPCTR2                0xE66C0100                  // Receive FIFO buffer pointer control register 2
#define RSCFD0CFDRFPCTR3                0xE66C0104                  // Receive FIFO buffer pointer control register 3
#define RSCFD0CFDRFPCTR4                0xE66C0108                  // Receive FIFO buffer pointer control register 4
#define RSCFD0CFDRFPCTR5                0xE66C010C                  // Receive FIFO buffer pointer control register 5
#define RSCFD0CFDRFPCTR6                0xE66C0110                  // Receive FIFO buffer pointer control register 6
#define RSCFD0CFDRFPCTR7                0xE66C0114                  // Receive FIFO buffer pointer control register 7
#define RSCFD0CFDRFID0                  0xE66C3000                  // Receive FIFO buffer access ID register 0
#define RSCFD0CFDRFID1                  0xE66C3080                  // Receive FIFO buffer access ID register 1
#define RSCFD0CFDRFID2                  0xE66C3100                  // Receive FIFO buffer access ID register 2
#define RSCFD0CFDRFID3                  0xE66C3180                  // Receive FIFO buffer access ID register 3
#define RSCFD0CFDRFID4                  0xE66C3200                  // Receive FIFO buffer access ID register 4
#define RSCFD0CFDRFID5                  0xE66C3280                  // Receive FIFO buffer access ID register 5
#define RSCFD0CFDRFID6                  0xE66C3300                  // Receive FIFO buffer access ID register 6
#define RSCFD0CFDRFID7                  0xE66C3380                  // Receive FIFO buffer access ID register 7
#define RSCFD0CFDRFPTR0                 0xE66C3004                  // Receive FIFO buffer access pointer register 0
#define RSCFD0CFDRFPTR1                 0xE66C3084                  // Receive FIFO buffer access pointer register 1
#define RSCFD0CFDRFPTR2                 0xE66C3104                  // Receive FIFO buffer access pointer register 2
#define RSCFD0CFDRFPTR3                 0xE66C3184                  // Receive FIFO buffer access pointer register 3
#define RSCFD0CFDRFPTR4                 0xE66C3204                  // Receive FIFO buffer access pointer register 4
#define RSCFD0CFDRFPTR5                 0xE66C3284                  // Receive FIFO buffer access pointer register 5
#define RSCFD0CFDRFPTR6                 0xE66C3304                  // Receive FIFO buffer access pointer register 6
#define RSCFD0CFDRFPTR7                 0xE66C3384                  // Receive FIFO buffer access pointer register 7
#define RSCFD0CFDRFFDSTS0               0xE66C3008                  // Receive FIFO buffer CAN FD status register 0
#define RSCFD0CFDRFFDSTS1               0xE66C3088                  // Receive FIFO buffer CAN FD status register 1
#define RSCFD0CFDRFFDSTS2               0xE66C3108                  // Receive FIFO buffer CAN FD status register 2
#define RSCFD0CFDRFFDSTS3               0xE66C3188                  // Receive FIFO buffer CAN FD status register 3
#define RSCFD0CFDRFFDSTS4               0xE66C3208                  // Receive FIFO buffer CAN FD status register 4
#define RSCFD0CFDRFFDSTS5               0xE66C3288                  // Receive FIFO buffer CAN FD status register 5
#define RSCFD0CFDRFFDSTS6               0xE66C3308                  // Receive FIFO buffer CAN FD status register 6
#define RSCFD0CFDRFFDSTS7               0xE66C3388                  // Receive FIFO buffer CAN FD status register 7
#define RSCFD0CFDRFDF0_0                0xE66C300C                  // Receive FIFO buffer access data field 0 register 0
#define RSCFD0CFDRFDF0_1                0xE66C308C                  // Receive FIFO buffer access data field 0 register 1
#define RSCFD0CFDRFDF0_2                0xE66C310C                  // Receive FIFO buffer access data field 0 register 2
#define RSCFD0CFDRFDF0_3                0xE66C318C                  // Receive FIFO buffer access data field 0 register 3
#define RSCFD0CFDRFDF0_4                0xE66C320C                  // Receive FIFO buffer access data field 0 register 4
#define RSCFD0CFDRFDF0_5                0xE66C328C                  // Receive FIFO buffer access data field 0 register 5
#define RSCFD0CFDRFDF0_6                0xE66C330C                  // Receive FIFO buffer access data field 0 register 6
#define RSCFD0CFDRFDF0_7                0xE66C338C                  // Receive FIFO buffer access data field 0 register 7
#define RSCFD0CFDRFDF1_0                0xE66C3010                  // Receive FIFO buffer access data field 1 register 0
#define RSCFD0CFDRFDF1_1                0xE66C3090                  // Receive FIFO buffer access data field 1 register 1
#define RSCFD0CFDRFDF1_2                0xE66C3110                  // Receive FIFO buffer access data field 1 register 2
#define RSCFD0CFDRFDF1_3                0xE66C3190                  // Receive FIFO buffer access data field 1 register 3
#define RSCFD0CFDRFDF1_4                0xE66C3210                  // Receive FIFO buffer access data field 1 register 4
#define RSCFD0CFDRFDF1_5                0xE66C3290                  // Receive FIFO buffer access data field 1 register 5
#define RSCFD0CFDRFDF1_6                0xE66C3310                  // Receive FIFO buffer access data field 1 register 6
#define RSCFD0CFDRFDF1_7                0xE66C3390                  // Receive FIFO buffer access data field 1 register 7
#define RSCFD0CFDRFDF2_0                0xE66C3014                  // Receive FIFO buffer access data field 2 register 0
#define RSCFD0CFDRFDF2_1                0xE66C3094                  // Receive FIFO buffer access data field 2 register 1
#define RSCFD0CFDRFDF2_2                0xE66C3114                  // Receive FIFO buffer access data field 2 register 2
#define RSCFD0CFDRFDF2_3                0xE66C3194                  // Receive FIFO buffer access data field 2 register 3
#define RSCFD0CFDRFDF2_4                0xE66C3214                  // Receive FIFO buffer access data field 2 register 4
#define RSCFD0CFDRFDF2_5                0xE66C3294                  // Receive FIFO buffer access data field 2 register 5
#define RSCFD0CFDRFDF2_6                0xE66C3314                  // Receive FIFO buffer access data field 2 register 6
#define RSCFD0CFDRFDF2_7                0xE66C3394                  // Receive FIFO buffer access data field 2 register 7
#define RSCFD0CFDRFDF3_0                0xE66C3018                  // Receive FIFO buffer access data field 3 register 0
#define RSCFD0CFDRFDF3_1                0xE66C3098                  // Receive FIFO buffer access data field 3 register 1
#define RSCFD0CFDRFDF3_2                0xE66C3118                  // Receive FIFO buffer access data field 3 register 2
#define RSCFD0CFDRFDF3_3                0xE66C3198                  // Receive FIFO buffer access data field 3 register 3
#define RSCFD0CFDRFDF3_4                0xE66C3218                  // Receive FIFO buffer access data field 3 register 4
#define RSCFD0CFDRFDF3_5                0xE66C3298                  // Receive FIFO buffer access data field 3 register 5
#define RSCFD0CFDRFDF3_6                0xE66C3318                  // Receive FIFO buffer access data field 3 register 6
#define RSCFD0CFDRFDF3_7                0xE66C3398                  // Receive FIFO buffer access data field 3 register 7
#define RSCFD0CFDRFDF4_0                0xE66C301C                  // Receive FIFO buffer access data field 4 register 0
#define RSCFD0CFDRFDF4_1                0xE66C309C                  // Receive FIFO buffer access data field 4 register 1
#define RSCFD0CFDRFDF4_2                0xE66C311C                  // Receive FIFO buffer access data field 4 register 2
#define RSCFD0CFDRFDF4_3                0xE66C319C                  // Receive FIFO buffer access data field 4 register 3
#define RSCFD0CFDRFDF4_4                0xE66C321C                  // Receive FIFO buffer access data field 4 register 4
#define RSCFD0CFDRFDF4_5                0xE66C329C                  // Receive FIFO buffer access data field 4 register 5
#define RSCFD0CFDRFDF4_6                0xE66C331C                  // Receive FIFO buffer access data field 4 register 6
#define RSCFD0CFDRFDF4_7                0xE66C339C                  // Receive FIFO buffer access data field 4 register 7
#define RSCFD0CFDRFDF5_0                0xE66C3020                  // Receive FIFO buffer access data field 5 register 0
#define RSCFD0CFDRFDF5_1                0xE66C30A0                  // Receive FIFO buffer access data field 5 register 1
#define RSCFD0CFDRFDF5_2                0xE66C3120                  // Receive FIFO buffer access data field 5 register 2
#define RSCFD0CFDRFDF5_3                0xE66C31A0                  // Receive FIFO buffer access data field 5 register 3
#define RSCFD0CFDRFDF5_4                0xE66C3220                  // Receive FIFO buffer access data field 5 register 4
#define RSCFD0CFDRFDF5_5                0xE66C32A0                  // Receive FIFO buffer access data field 5 register 5
#define RSCFD0CFDRFDF5_6                0xE66C3320                  // Receive FIFO buffer access data field 5 register 6
#define RSCFD0CFDRFDF5_7                0xE66C33A0                  // Receive FIFO buffer access data field 5 register 7
#define RSCFD0CFDRFDF6_0                0xE66C3024                  // Receive FIFO buffer access data field 6 register 0
#define RSCFD0CFDRFDF6_1                0xE66C30A4                  // Receive FIFO buffer access data field 6 register 1
#define RSCFD0CFDRFDF6_2                0xE66C3124                  // Receive FIFO buffer access data field 6 register 2
#define RSCFD0CFDRFDF6_3                0xE66C31A4                  // Receive FIFO buffer access data field 6 register 3
#define RSCFD0CFDRFDF6_4                0xE66C3224                  // Receive FIFO buffer access data field 6 register 4
#define RSCFD0CFDRFDF6_5                0xE66C32A4                  // Receive FIFO buffer access data field 6 register 5
#define RSCFD0CFDRFDF6_6                0xE66C3324                  // Receive FIFO buffer access data field 6 register 6
#define RSCFD0CFDRFDF6_7                0xE66C33A4                  // Receive FIFO buffer access data field 6 register 7
#define RSCFD0CFDRFDF7_0                0xE66C3028                  // Receive FIFO buffer access data field 7 register 0
#define RSCFD0CFDRFDF7_1                0xE66C30A8                  // Receive FIFO buffer access data field 7 register 1
#define RSCFD0CFDRFDF7_2                0xE66C3128                  // Receive FIFO buffer access data field 7 register 2
#define RSCFD0CFDRFDF7_3                0xE66C31A8                  // Receive FIFO buffer access data field 7 register 3
#define RSCFD0CFDRFDF7_4                0xE66C3228                  // Receive FIFO buffer access data field 7 register 4
#define RSCFD0CFDRFDF7_5                0xE66C32A8                  // Receive FIFO buffer access data field 7 register 5
#define RSCFD0CFDRFDF7_6                0xE66C3328                  // Receive FIFO buffer access data field 7 register 6
#define RSCFD0CFDRFDF7_7                0xE66C33A8                  // Receive FIFO buffer access data field 7 register 7
#define RSCFD0CFDRFDF8_0                0xE66C302C                  // Receive FIFO buffer access data field 8 register 0
#define RSCFD0CFDRFDF8_1                0xE66C30AC                  // Receive FIFO buffer access data field 8 register 1
#define RSCFD0CFDRFDF8_2                0xE66C312C                  // Receive FIFO buffer access data field 8 register 2
#define RSCFD0CFDRFDF8_3                0xE66C31AC                  // Receive FIFO buffer access data field 8 register 3
#define RSCFD0CFDRFDF8_4                0xE66C322C                  // Receive FIFO buffer access data field 8 register 4
#define RSCFD0CFDRFDF8_5                0xE66C32AC                  // Receive FIFO buffer access data field 8 register 5
#define RSCFD0CFDRFDF8_6                0xE66C332C                  // Receive FIFO buffer access data field 8 register 6
#define RSCFD0CFDRFDF8_7                0xE66C33AC                  // Receive FIFO buffer access data field 8 register 7
#define RSCFD0CFDRFDF9_0                0xE66C3030                  // Receive FIFO buffer access data field 9 register 0
#define RSCFD0CFDRFDF9_1                0xE66C30B0                  // Receive FIFO buffer access data field 9 register 1
#define RSCFD0CFDRFDF9_2                0xE66C3130                  // Receive FIFO buffer access data field 9 register 2
#define RSCFD0CFDRFDF9_3                0xE66C31B0                  // Receive FIFO buffer access data field 9 register 3
#define RSCFD0CFDRFDF9_4                0xE66C3230                  // Receive FIFO buffer access data field 9 register 4
#define RSCFD0CFDRFDF9_5                0xE66C32B0                  // Receive FIFO buffer access data field 9 register 5
#define RSCFD0CFDRFDF9_6                0xE66C3330                  // Receive FIFO buffer access data field 9 register 6
#define RSCFD0CFDRFDF9_7                0xE66C33B0                  // Receive FIFO buffer access data field 9 register 7
#define RSCFD0CFDRFDF10_0               0xE66C3034                  // Receive FIFO buffer access data field 10 register 0
#define RSCFD0CFDRFDF10_1               0xE66C30B4                  // Receive FIFO buffer access data field 10 register 1
#define RSCFD0CFDRFDF10_2               0xE66C3134                  // Receive FIFO buffer access data field 10 register 2
#define RSCFD0CFDRFDF10_3               0xE66C31B4                  // Receive FIFO buffer access data field 10 register 3
#define RSCFD0CFDRFDF10_4               0xE66C3234                  // Receive FIFO buffer access data field 10 register 4
#define RSCFD0CFDRFDF10_5               0xE66C32B4                  // Receive FIFO buffer access data field 10 register 5
#define RSCFD0CFDRFDF10_6               0xE66C3334                  // Receive FIFO buffer access data field 10 register 6
#define RSCFD0CFDRFDF10_7               0xE66C33B4                  // Receive FIFO buffer access data field 10 register 7
#define RSCFD0CFDRFDF11_0               0xE66C3038                  // Receive FIFO buffer access data field 11 register 0
#define RSCFD0CFDRFDF11_1               0xE66C30B8                  // Receive FIFO buffer access data field 11 register 1
#define RSCFD0CFDRFDF11_2               0xE66C3138                  // Receive FIFO buffer access data field 11 register 2
#define RSCFD0CFDRFDF11_3               0xE66C31B8                  // Receive FIFO buffer access data field 11 register 3
#define RSCFD0CFDRFDF11_4               0xE66C3238                  // Receive FIFO buffer access data field 11 register 4
#define RSCFD0CFDRFDF11_5               0xE66C32B8                  // Receive FIFO buffer access data field 11 register 5
#define RSCFD0CFDRFDF11_6               0xE66C3338                  // Receive FIFO buffer access data field 11 register 6
#define RSCFD0CFDRFDF11_7               0xE66C33B8                  // Receive FIFO buffer access data field 11 register 7
#define RSCFD0CFDRFDF12_0               0xE66C303C                  // Receive FIFO buffer access data field 12 register 0
#define RSCFD0CFDRFDF12_1               0xE66C30BC                  // Receive FIFO buffer access data field 12 register 1
#define RSCFD0CFDRFDF12_2               0xE66C313C                  // Receive FIFO buffer access data field 12 register 2
#define RSCFD0CFDRFDF12_3               0xE66C31BC                  // Receive FIFO buffer access data field 12 register 3
#define RSCFD0CFDRFDF12_4               0xE66C323C                  // Receive FIFO buffer access data field 12 register 4
#define RSCFD0CFDRFDF12_5               0xE66C32BC                  // Receive FIFO buffer access data field 12 register 5
#define RSCFD0CFDRFDF12_6               0xE66C333C                  // Receive FIFO buffer access data field 12 register 6
#define RSCFD0CFDRFDF12_7               0xE66C33BC                  // Receive FIFO buffer access data field 12 register 7
#define RSCFD0CFDRFDF13_0               0xE66C3040                  // Receive FIFO buffer access data field 13 register 0
#define RSCFD0CFDRFDF13_1               0xE66C30C0                  // Receive FIFO buffer access data field 13 register 1
#define RSCFD0CFDRFDF13_2               0xE66C3140                  // Receive FIFO buffer access data field 13 register 2
#define RSCFD0CFDRFDF13_3               0xE66C31C0                  // Receive FIFO buffer access data field 13 register 3
#define RSCFD0CFDRFDF13_4               0xE66C3240                  // Receive FIFO buffer access data field 13 register 4
#define RSCFD0CFDRFDF13_5               0xE66C32C0                  // Receive FIFO buffer access data field 13 register 5
#define RSCFD0CFDRFDF13_6               0xE66C3340                  // Receive FIFO buffer access data field 13 register 6
#define RSCFD0CFDRFDF13_7               0xE66C33C0                  // Receive FIFO buffer access data field 13 register 7
#define RSCFD0CFDRFDF14_0               0xE66C3044                  // Receive FIFO buffer access data field 14 register 0
#define RSCFD0CFDRFDF14_1               0xE66C30C4                  // Receive FIFO buffer access data field 14 register 1
#define RSCFD0CFDRFDF14_2               0xE66C3144                  // Receive FIFO buffer access data field 14 register 2
#define RSCFD0CFDRFDF14_3               0xE66C31C4                  // Receive FIFO buffer access data field 14 register 3
#define RSCFD0CFDRFDF14_4               0xE66C3244                  // Receive FIFO buffer access data field 14 register 4
#define RSCFD0CFDRFDF14_5               0xE66C32C4                  // Receive FIFO buffer access data field 14 register 5
#define RSCFD0CFDRFDF14_6               0xE66C3344                  // Receive FIFO buffer access data field 14 register 6
#define RSCFD0CFDRFDF14_7               0xE66C33C4                  // Receive FIFO buffer access data field 14 register 7
#define RSCFD0CFDRFDF15_0               0xE66C3048                  // Receive FIFO buffer access data field 15 register 0
#define RSCFD0CFDRFDF15_1               0xE66C30C8                  // Receive FIFO buffer access data field 15 register 1
#define RSCFD0CFDRFDF15_2               0xE66C3148                  // Receive FIFO buffer access data field 15 register 2
#define RSCFD0CFDRFDF15_3               0xE66C31C8                  // Receive FIFO buffer access data field 15 register 3
#define RSCFD0CFDRFDF15_4               0xE66C3248                  // Receive FIFO buffer access data field 15 register 4
#define RSCFD0CFDRFDF15_5               0xE66C32C8                  // Receive FIFO buffer access data field 15 register 5
#define RSCFD0CFDRFDF15_6               0xE66C3348                  // Receive FIFO buffer access data field 15 register 6
#define RSCFD0CFDRFDF15_7               0xE66C33C8                  // Receive FIFO buffer access data field 15 register 7
#define RSCFD0CFDCFCC0                  0xE66C0118                  // Transmit/receive FIFO buffer configuration and control register 0
#define RSCFD0CFDCFCC1                  0xE66C011C                  // Transmit/receive FIFO buffer configuration and control register 1
#define RSCFD0CFDCFCC2                  0xE66C0120                  // Transmit/receive FIFO buffer configuration and control register 2
#define RSCFD0CFDCFCC3                  0xE66C0124                  // Transmit/receive FIFO buffer configuration and control register 3
#define RSCFD0CFDCFCC4                  0xE66C0128                  // Transmit/receive FIFO buffer configuration and control register 4
#define RSCFD0CFDCFCC5                  0xE66C012C                  // Transmit/receive FIFO buffer configuration and control register 5
#define RSCFD0CFDCFSTS0                 0xE66C0178                  // Transmit/receive FIFO buffer status register 0
#define RSCFD0CFDCFSTS1                 0xE66C017C                  // Transmit/receive FIFO buffer status register 1
#define RSCFD0CFDCFSTS2                 0xE66C0180                  // Transmit/receive FIFO buffer status register 2
#define RSCFD0CFDCFSTS3                 0xE66C0184                  // Transmit/receive FIFO buffer status register 3
#define RSCFD0CFDCFSTS4                 0xE66C0188                  // Transmit/receive FIFO buffer status register 4
#define RSCFD0CFDCFSTS5                 0xE66C018C                  // Transmit/receive FIFO buffer status register 5
#define RSCFD0CFDCFPCTR0                0xE66C01D8                  // Transmit/receive FIFO buffer pointer control register 0
#define RSCFD0CFDCFPCTR1                0xE66C01DC                  // Transmit/receive FIFO buffer pointer control register 1
#define RSCFD0CFDCFPCTR2                0xE66C01E0                  // Transmit/receive FIFO buffer pointer control register 2
#define RSCFD0CFDCFPCTR3                0xE66C01E4                  // Transmit/receive FIFO buffer pointer control register 3
#define RSCFD0CFDCFPCTR4                0xE66C01E8                  // Transmit/receive FIFO buffer pointer control register 4
#define RSCFD0CFDCFPCTR5                0xE66C01EC                  // Transmit/receive FIFO buffer pointer control register 5
#define RSCFD0CFDCFID0                  0xE66C3400                  // Transmit/receive FIFO buffer access ID register 0
#define RSCFD0CFDCFID1                  0xE66C3480                  // Transmit/receive FIFO buffer access ID register 1
#define RSCFD0CFDCFID2                  0xE66C3500                  // Transmit/receive FIFO buffer access ID register 2
#define RSCFD0CFDCFID3                  0xE66C3580                  // Transmit/receive FIFO buffer access ID register 3
#define RSCFD0CFDCFID4                  0xE66C3600                  // Transmit/receive FIFO buffer access ID register 4
#define RSCFD0CFDCFID5                  0xE66C3680                  // Transmit/receive FIFO buffer access ID register 5
#define RSCFD0CFDCFPTR0                 0xE66C3404                  // Transmit/receive FIFO buffer access pointer register 0
#define RSCFD0CFDCFPTR1                 0xE66C3484                  // Transmit/receive FIFO buffer access pointer register 1
#define RSCFD0CFDCFPTR2                 0xE66C3504                  // Transmit/receive FIFO buffer access pointer register 2
#define RSCFD0CFDCFPTR3                 0xE66C3584                  // Transmit/receive FIFO buffer access pointer register 3
#define RSCFD0CFDCFPTR4                 0xE66C3604                  // Transmit/receive FIFO buffer access pointer register 4
#define RSCFD0CFDCFPTR5                 0xE66C3684                  // Transmit/receive FIFO buffer access pointer register 5
#define RSCFD0CFDCFFDCSTS0              0xE66C3408                  // Transmit/receive FIFO CAN FD configuration and status register 0
#define RSCFD0CFDCFFDCSTS1              0xE66C3488                  // Transmit/receive FIFO CAN FD configuration and status register 1
#define RSCFD0CFDCFFDCSTS2              0xE66C3508                  // Transmit/receive FIFO CAN FD configuration and status register 2
#define RSCFD0CFDCFFDCSTS3              0xE66C3588                  // Transmit/receive FIFO CAN FD configuration and status register 3
#define RSCFD0CFDCFFDCSTS4              0xE66C3608                  // Transmit/receive FIFO CAN FD configuration and status register 4
#define RSCFD0CFDCFFDCSTS5              0xE66C3688                  // Transmit/receive FIFO CAN FD configuration and status register 5
#define RSCFD0CFDCFDF0_0                0xE66C340C                  // Transmit/receive FIFO buffer access data field 0 register 0
#define RSCFD0CFDCFDF0_1                0xE66C348C                  // Transmit/receive FIFO buffer access data field 0 register 1
#define RSCFD0CFDCFDF0_2                0xE66C350C                  // Transmit/receive FIFO buffer access data field 0 register 2
#define RSCFD0CFDCFDF0_3                0xE66C358C                  // Transmit/receive FIFO buffer access data field 0 register 3
#define RSCFD0CFDCFDF0_4                0xE66C360C                  // Transmit/receive FIFO buffer access data field 0 register 4
#define RSCFD0CFDCFDF0_5                0xE66C368C                  // Transmit/receive FIFO buffer access data field 0 register 5
#define RSCFD0CFDCFDF0_6                0xE66C370C                  // Transmit/receive FIFO buffer access data field 0 register 6
#define RSCFD0CFDCFDF0_7                0xE66C378C                  // Transmit/receive FIFO buffer access data field 0 register 7
#define RSCFD0CFDCFDF0_8                0xE66C380C                  // Transmit/receive FIFO buffer access data field 0 register 8
#define RSCFD0CFDCFDF0_9                0xE66C388C                  // Transmit/receive FIFO buffer access data field 0 register 9
#define RSCFD0CFDCFDF0_10               0xE66C390C                  // Transmit/receive FIFO buffer access data field 0 register 10
#define RSCFD0CFDCFDF0_11               0xE66C398C                  // Transmit/receive FIFO buffer access data field 0 register 11
#define RSCFD0CFDCFDF0_12               0xE66C3A0C                  // Transmit/receive FIFO buffer access data field 0 register 12
#define RSCFD0CFDCFDF0_13               0xE66C3A8C                  // Transmit/receive FIFO buffer access data field 0 register 13
#define RSCFD0CFDCFDF0_14               0xE66C3B0C                  // Transmit/receive FIFO buffer access data field 0 register 14
#define RSCFD0CFDCFDF0_15               0xE66C3B8C                  // Transmit/receive FIFO buffer access data field 0 register 15
#define RSCFD0CFDCFDF0_16               0xE66C3C0C                  // Transmit/receive FIFO buffer access data field 0 register 16
#define RSCFD0CFDCFDF0_17               0xE66C3C8C                  // Transmit/receive FIFO buffer access data field 0 register 17
#define RSCFD0CFDCFDF1_0                0xE66C3410                  // Transmit/receive FIFO buffer access data field 1 register 0
#define RSCFD0CFDCFDF1_1                0xE66C3490                  // Transmit/receive FIFO buffer access data field 1 register 1
#define RSCFD0CFDCFDF1_2                0xE66C3510                  // Transmit/receive FIFO buffer access data field 1 register 2
#define RSCFD0CFDCFDF1_3                0xE66C3590                  // Transmit/receive FIFO buffer access data field 1 register 3
#define RSCFD0CFDCFDF1_4                0xE66C3610                  // Transmit/receive FIFO buffer access data field 1 register 4
#define RSCFD0CFDCFDF1_5                0xE66C3690                  // Transmit/receive FIFO buffer access data field 1 register 5
#define RSCFD0CFDCFDF1_6                0xE66C3710                  // Transmit/receive FIFO buffer access data field 1 register 6
#define RSCFD0CFDCFDF1_7                0xE66C3790                  // Transmit/receive FIFO buffer access data field 1 register 7
#define RSCFD0CFDCFDF1_8                0xE66C3810                  // Transmit/receive FIFO buffer access data field 1 register 8
#define RSCFD0CFDCFDF1_9                0xE66C3890                  // Transmit/receive FIFO buffer access data field 1 register 9
#define RSCFD0CFDCFDF1_10               0xE66C3910                  // Transmit/receive FIFO buffer access data field 1 register 10
#define RSCFD0CFDCFDF1_11               0xE66C3990                  // Transmit/receive FIFO buffer access data field 1 register 11
#define RSCFD0CFDCFDF1_12               0xE66C3A10                  // Transmit/receive FIFO buffer access data field 1 register 12
#define RSCFD0CFDCFDF1_13               0xE66C3A90                  // Transmit/receive FIFO buffer access data field 1 register 13
#define RSCFD0CFDCFDF1_14               0xE66C3B10                  // Transmit/receive FIFO buffer access data field 1 register 14
#define RSCFD0CFDCFDF1_15               0xE66C3B90                  // Transmit/receive FIFO buffer access data field 1 register 15
#define RSCFD0CFDCFDF1_16               0xE66C3C10                  // Transmit/receive FIFO buffer access data field 1 register 16
#define RSCFD0CFDCFDF1_17               0xE66C3C90                  // Transmit/receive FIFO buffer access data field 1 register 17
#define RSCFD0CFDCFDF2_0                0xE66C3414                  // Transmit/receive FIFO buffer access data field 2 register 0
#define RSCFD0CFDCFDF2_1                0xE66C3494                  // Transmit/receive FIFO buffer access data field 2 register 1
#define RSCFD0CFDCFDF2_2                0xE66C3514                  // Transmit/receive FIFO buffer access data field 2 register 2
#define RSCFD0CFDCFDF2_3                0xE66C3594                  // Transmit/receive FIFO buffer access data field 2 register 3
#define RSCFD0CFDCFDF2_4                0xE66C3614                  // Transmit/receive FIFO buffer access data field 2 register 4
#define RSCFD0CFDCFDF2_5                0xE66C3694                  // Transmit/receive FIFO buffer access data field 2 register 5
#define RSCFD0CFDCFDF2_6                0xE66C3714                  // Transmit/receive FIFO buffer access data field 2 register 6
#define RSCFD0CFDCFDF2_7                0xE66C3794                  // Transmit/receive FIFO buffer access data field 2 register 7
#define RSCFD0CFDCFDF2_8                0xE66C3814                  // Transmit/receive FIFO buffer access data field 2 register 8
#define RSCFD0CFDCFDF2_9                0xE66C3894                  // Transmit/receive FIFO buffer access data field 2 register 9
#define RSCFD0CFDCFDF2_10               0xE66C3914                  // Transmit/receive FIFO buffer access data field 2 register 10
#define RSCFD0CFDCFDF2_11               0xE66C3994                  // Transmit/receive FIFO buffer access data field 2 register 11
#define RSCFD0CFDCFDF2_12               0xE66C3A14                  // Transmit/receive FIFO buffer access data field 2 register 12
#define RSCFD0CFDCFDF2_13               0xE66C3A94                  // Transmit/receive FIFO buffer access data field 2 register 13
#define RSCFD0CFDCFDF2_14               0xE66C3B14                  // Transmit/receive FIFO buffer access data field 2 register 14
#define RSCFD0CFDCFDF2_15               0xE66C3B94                  // Transmit/receive FIFO buffer access data field 2 register 15
#define RSCFD0CFDCFDF2_16               0xE66C3C14                  // Transmit/receive FIFO buffer access data field 2 register 16
#define RSCFD0CFDCFDF2_17               0xE66C3C94                  // Transmit/receive FIFO buffer access data field 2 register 17
#define RSCFD0CFDCFDF3_0                0xE66C3418                  // Transmit/receive FIFO buffer access data field 3 register 0
#define RSCFD0CFDCFDF3_1                0xE66C3498                  // Transmit/receive FIFO buffer access data field 3 register 1
#define RSCFD0CFDCFDF3_2                0xE66C3518                  // Transmit/receive FIFO buffer access data field 3 register 2
#define RSCFD0CFDCFDF3_3                0xE66C3598                  // Transmit/receive FIFO buffer access data field 3 register 3
#define RSCFD0CFDCFDF3_4                0xE66C3618                  // Transmit/receive FIFO buffer access data field 3 register 4
#define RSCFD0CFDCFDF3_5                0xE66C3698                  // Transmit/receive FIFO buffer access data field 3 register 5
#define RSCFD0CFDCFDF3_6                0xE66C3718                  // Transmit/receive FIFO buffer access data field 3 register 6
#define RSCFD0CFDCFDF3_7                0xE66C3798                  // Transmit/receive FIFO buffer access data field 3 register 7
#define RSCFD0CFDCFDF3_8                0xE66C3818                  // Transmit/receive FIFO buffer access data field 3 register 8
#define RSCFD0CFDCFDF3_9                0xE66C3898                  // Transmit/receive FIFO buffer access data field 3 register 9
#define RSCFD0CFDCFDF3_10               0xE66C3918                  // Transmit/receive FIFO buffer access data field 3 register 10
#define RSCFD0CFDCFDF3_11               0xE66C3998                  // Transmit/receive FIFO buffer access data field 3 register 11
#define RSCFD0CFDCFDF3_12               0xE66C3A18                  // Transmit/receive FIFO buffer access data field 3 register 12
#define RSCFD0CFDCFDF3_13               0xE66C3A98                  // Transmit/receive FIFO buffer access data field 3 register 13
#define RSCFD0CFDCFDF3_14               0xE66C3B18                  // Transmit/receive FIFO buffer access data field 3 register 14
#define RSCFD0CFDCFDF3_15               0xE66C3B98                  // Transmit/receive FIFO buffer access data field 3 register 15
#define RSCFD0CFDCFDF3_16               0xE66C3C18                  // Transmit/receive FIFO buffer access data field 3 register 16
#define RSCFD0CFDCFDF3_17               0xE66C3C98                  // Transmit/receive FIFO buffer access data field 3 register 17
#define RSCFD0CFDCFDF4_0                0xE66C341C                  // Transmit/receive FIFO buffer access data field 4 register 0
#define RSCFD0CFDCFDF4_1                0xE66C349C                  // Transmit/receive FIFO buffer access data field 4 register 1
#define RSCFD0CFDCFDF4_2                0xE66C351C                  // Transmit/receive FIFO buffer access data field 4 register 2
#define RSCFD0CFDCFDF4_3                0xE66C359C                  // Transmit/receive FIFO buffer access data field 4 register 3
#define RSCFD0CFDCFDF4_4                0xE66C361C                  // Transmit/receive FIFO buffer access data field 4 register 4
#define RSCFD0CFDCFDF4_5                0xE66C369C                  // Transmit/receive FIFO buffer access data field 4 register 5
#define RSCFD0CFDCFDF4_6                0xE66C371C                  // Transmit/receive FIFO buffer access data field 4 register 6
#define RSCFD0CFDCFDF4_7                0xE66C379C                  // Transmit/receive FIFO buffer access data field 4 register 7
#define RSCFD0CFDCFDF4_8                0xE66C381C                  // Transmit/receive FIFO buffer access data field 4 register 8
#define RSCFD0CFDCFDF4_9                0xE66C389C                  // Transmit/receive FIFO buffer access data field 4 register 9
#define RSCFD0CFDCFDF4_10               0xE66C391C                  // Transmit/receive FIFO buffer access data field 4 register 10
#define RSCFD0CFDCFDF4_11               0xE66C399C                  // Transmit/receive FIFO buffer access data field 4 register 11
#define RSCFD0CFDCFDF4_12               0xE66C3A1C                  // Transmit/receive FIFO buffer access data field 4 register 12
#define RSCFD0CFDCFDF4_13               0xE66C3A9C                  // Transmit/receive FIFO buffer access data field 4 register 13
#define RSCFD0CFDCFDF4_14               0xE66C3B1C                  // Transmit/receive FIFO buffer access data field 4 register 14
#define RSCFD0CFDCFDF4_15               0xE66C3B9C                  // Transmit/receive FIFO buffer access data field 4 register 15
#define RSCFD0CFDCFDF4_16               0xE66C3C1C                  // Transmit/receive FIFO buffer access data field 4 register 16
#define RSCFD0CFDCFDF4_17               0xE66C3C9C                  // Transmit/receive FIFO buffer access data field 4 register 17
#define RSCFD0CFDCFDF5_0                0xE66C3420                  // Transmit/receive FIFO buffer access data field 5 register 0
#define RSCFD0CFDCFDF5_1                0xE66C34A0                  // Transmit/receive FIFO buffer access data field 5 register 1
#define RSCFD0CFDCFDF5_2                0xE66C3520                  // Transmit/receive FIFO buffer access data field 5 register 2
#define RSCFD0CFDCFDF5_3                0xE66C35A0                  // Transmit/receive FIFO buffer access data field 5 register 3
#define RSCFD0CFDCFDF5_4                0xE66C3620                  // Transmit/receive FIFO buffer access data field 5 register 4
#define RSCFD0CFDCFDF5_5                0xE66C36A0                  // Transmit/receive FIFO buffer access data field 5 register 5
#define RSCFD0CFDCFDF5_6                0xE66C3720                  // Transmit/receive FIFO buffer access data field 5 register 6
#define RSCFD0CFDCFDF5_7                0xE66C37A0                  // Transmit/receive FIFO buffer access data field 5 register 7
#define RSCFD0CFDCFDF5_8                0xE66C3820                  // Transmit/receive FIFO buffer access data field 5 register 8
#define RSCFD0CFDCFDF5_9                0xE66C38A0                  // Transmit/receive FIFO buffer access data field 5 register 9
#define RSCFD0CFDCFDF5_10               0xE66C3920                  // Transmit/receive FIFO buffer access data field 5 register 10
#define RSCFD0CFDCFDF5_11               0xE66C39A0                  // Transmit/receive FIFO buffer access data field 5 register 11
#define RSCFD0CFDCFDF5_12               0xE66C3A20                  // Transmit/receive FIFO buffer access data field 5 register 12
#define RSCFD0CFDCFDF5_13               0xE66C3AA0                  // Transmit/receive FIFO buffer access data field 5 register 13
#define RSCFD0CFDCFDF5_14               0xE66C3B20                  // Transmit/receive FIFO buffer access data field 5 register 14
#define RSCFD0CFDCFDF5_15               0xE66C3BA0                  // Transmit/receive FIFO buffer access data field 5 register 15
#define RSCFD0CFDCFDF5_16               0xE66C3C20                  // Transmit/receive FIFO buffer access data field 5 register 16
#define RSCFD0CFDCFDF5_17               0xE66C3CA0                  // Transmit/receive FIFO buffer access data field 5 register 17
#define RSCFD0CFDCFDF6_0                0xE66C3424                  // Transmit/receive FIFO buffer access data field 6 register 0
#define RSCFD0CFDCFDF6_1                0xE66C34A4                  // Transmit/receive FIFO buffer access data field 6 register 1
#define RSCFD0CFDCFDF6_2                0xE66C3524                  // Transmit/receive FIFO buffer access data field 6 register 2
#define RSCFD0CFDCFDF6_3                0xE66C35A4                  // Transmit/receive FIFO buffer access data field 6 register 3
#define RSCFD0CFDCFDF6_4                0xE66C3624                  // Transmit/receive FIFO buffer access data field 6 register 4
#define RSCFD0CFDCFDF6_5                0xE66C36A4                  // Transmit/receive FIFO buffer access data field 6 register 5
#define RSCFD0CFDCFDF6_6                0xE66C3724                  // Transmit/receive FIFO buffer access data field 6 register 6
#define RSCFD0CFDCFDF6_7                0xE66C37A4                  // Transmit/receive FIFO buffer access data field 6 register 7
#define RSCFD0CFDCFDF6_8                0xE66C3824                  // Transmit/receive FIFO buffer access data field 6 register 8
#define RSCFD0CFDCFDF6_9                0xE66C38A4                  // Transmit/receive FIFO buffer access data field 6 register 9
#define RSCFD0CFDCFDF6_10               0xE66C3924                  // Transmit/receive FIFO buffer access data field 6 register 10
#define RSCFD0CFDCFDF6_11               0xE66C39A4                  // Transmit/receive FIFO buffer access data field 6 register 11
#define RSCFD0CFDCFDF6_12               0xE66C3A24                  // Transmit/receive FIFO buffer access data field 6 register 12
#define RSCFD0CFDCFDF6_13               0xE66C3AA4                  // Transmit/receive FIFO buffer access data field 6 register 13
#define RSCFD0CFDCFDF6_14               0xE66C3B24                  // Transmit/receive FIFO buffer access data field 6 register 14
#define RSCFD0CFDCFDF6_15               0xE66C3BA4                  // Transmit/receive FIFO buffer access data field 6 register 15
#define RSCFD0CFDCFDF6_16               0xE66C3C24                  // Transmit/receive FIFO buffer access data field 6 register 16
#define RSCFD0CFDCFDF6_17               0xE66C3CA4                  // Transmit/receive FIFO buffer access data field 6 register 17
#define RSCFD0CFDCFDF7_0                0xE66C3428                  // Transmit/receive FIFO buffer access data field 7 register 0
#define RSCFD0CFDCFDF7_1                0xE66C34A8                  // Transmit/receive FIFO buffer access data field 7 register 1
#define RSCFD0CFDCFDF7_2                0xE66C3528                  // Transmit/receive FIFO buffer access data field 7 register 2
#define RSCFD0CFDCFDF7_3                0xE66C35A8                  // Transmit/receive FIFO buffer access data field 7 register 3
#define RSCFD0CFDCFDF7_4                0xE66C3628                  // Transmit/receive FIFO buffer access data field 7 register 4
#define RSCFD0CFDCFDF7_5                0xE66C36A8                  // Transmit/receive FIFO buffer access data field 7 register 5
#define RSCFD0CFDCFDF7_6                0xE66C3728                  // Transmit/receive FIFO buffer access data field 7 register 6
#define RSCFD0CFDCFDF7_7                0xE66C37A8                  // Transmit/receive FIFO buffer access data field 7 register 7
#define RSCFD0CFDCFDF7_8                0xE66C3828                  // Transmit/receive FIFO buffer access data field 7 register 8
#define RSCFD0CFDCFDF7_9                0xE66C38A8                  // Transmit/receive FIFO buffer access data field 7 register 9
#define RSCFD0CFDCFDF7_10               0xE66C3928                  // Transmit/receive FIFO buffer access data field 7 register 10
#define RSCFD0CFDCFDF7_11               0xE66C39A8                  // Transmit/receive FIFO buffer access data field 7 register 11
#define RSCFD0CFDCFDF7_12               0xE66C3A28                  // Transmit/receive FIFO buffer access data field 7 register 12
#define RSCFD0CFDCFDF7_13               0xE66C3AA8                  // Transmit/receive FIFO buffer access data field 7 register 13
#define RSCFD0CFDCFDF7_14               0xE66C3B28                  // Transmit/receive FIFO buffer access data field 7 register 14
#define RSCFD0CFDCFDF7_15               0xE66C3BA8                  // Transmit/receive FIFO buffer access data field 7 register 15
#define RSCFD0CFDCFDF7_16               0xE66C3C28                  // Transmit/receive FIFO buffer access data field 7 register 16
#define RSCFD0CFDCFDF7_17               0xE66C3CA8                  // Transmit/receive FIFO buffer access data field 7 register 17
#define RSCFD0CFDCFDF8_0                0xE66C342C                  // Transmit/receive FIFO buffer access data field 8 register 0
#define RSCFD0CFDCFDF8_1                0xE66C34AC                  // Transmit/receive FIFO buffer access data field 8 register 1
#define RSCFD0CFDCFDF8_2                0xE66C352C                  // Transmit/receive FIFO buffer access data field 8 register 2
#define RSCFD0CFDCFDF8_3                0xE66C35AC                  // Transmit/receive FIFO buffer access data field 8 register 3
#define RSCFD0CFDCFDF8_4                0xE66C362C                  // Transmit/receive FIFO buffer access data field 8 register 4
#define RSCFD0CFDCFDF8_5                0xE66C36AC                  // Transmit/receive FIFO buffer access data field 8 register 5
#define RSCFD0CFDCFDF8_6                0xE66C372C                  // Transmit/receive FIFO buffer access data field 8 register 6
#define RSCFD0CFDCFDF8_7                0xE66C37AC                  // Transmit/receive FIFO buffer access data field 8 register 7
#define RSCFD0CFDCFDF8_8                0xE66C382C                  // Transmit/receive FIFO buffer access data field 8 register 8
#define RSCFD0CFDCFDF8_9                0xE66C38AC                  // Transmit/receive FIFO buffer access data field 8 register 9
#define RSCFD0CFDCFDF8_10               0xE66C392C                  // Transmit/receive FIFO buffer access data field 8 register 10
#define RSCFD0CFDCFDF8_11               0xE66C39AC                  // Transmit/receive FIFO buffer access data field 8 register 11
#define RSCFD0CFDCFDF8_12               0xE66C3A2C                  // Transmit/receive FIFO buffer access data field 8 register 12
#define RSCFD0CFDCFDF8_13               0xE66C3AAC                  // Transmit/receive FIFO buffer access data field 8 register 13
#define RSCFD0CFDCFDF8_14               0xE66C3B2C                  // Transmit/receive FIFO buffer access data field 8 register 14
#define RSCFD0CFDCFDF8_15               0xE66C3BAC                  // Transmit/receive FIFO buffer access data field 8 register 15
#define RSCFD0CFDCFDF8_16               0xE66C3C2C                  // Transmit/receive FIFO buffer access data field 8 register 16
#define RSCFD0CFDCFDF8_17               0xE66C3CAC                  // Transmit/receive FIFO buffer access data field 8 register 17
#define RSCFD0CFDCFDF9_0                0xE66C3430                  // Transmit/receive FIFO buffer access data field 9 register 0
#define RSCFD0CFDCFDF9_1                0xE66C34B0                  // Transmit/receive FIFO buffer access data field 9 register 1
#define RSCFD0CFDCFDF9_2                0xE66C3530                  // Transmit/receive FIFO buffer access data field 9 register 2
#define RSCFD0CFDCFDF9_3                0xE66C35B0                  // Transmit/receive FIFO buffer access data field 9 register 3
#define RSCFD0CFDCFDF9_4                0xE66C3630                  // Transmit/receive FIFO buffer access data field 9 register 4
#define RSCFD0CFDCFDF9_5                0xE66C36B0                  // Transmit/receive FIFO buffer access data field 9 register 5
#define RSCFD0CFDCFDF9_6                0xE66C3730                  // Transmit/receive FIFO buffer access data field 9 register 6
#define RSCFD0CFDCFDF9_7                0xE66C37B0                  // Transmit/receive FIFO buffer access data field 9 register 7
#define RSCFD0CFDCFDF9_8                0xE66C3830                  // Transmit/receive FIFO buffer access data field 9 register 8
#define RSCFD0CFDCFDF9_9                0xE66C38B0                  // Transmit/receive FIFO buffer access data field 9 register 9
#define RSCFD0CFDCFDF9_10               0xE66C3930                  // Transmit/receive FIFO buffer access data field 9 register 10
#define RSCFD0CFDCFDF9_11               0xE66C39B0                  // Transmit/receive FIFO buffer access data field 9 register 11
#define RSCFD0CFDCFDF9_12               0xE66C3A30                  // Transmit/receive FIFO buffer access data field 9 register 12
#define RSCFD0CFDCFDF9_13               0xE66C3AB0                  // Transmit/receive FIFO buffer access data field 9 register 13
#define RSCFD0CFDCFDF9_14               0xE66C3B30                  // Transmit/receive FIFO buffer access data field 9 register 14
#define RSCFD0CFDCFDF9_15               0xE66C3BB0                  // Transmit/receive FIFO buffer access data field 9 register 15
#define RSCFD0CFDCFDF9_16               0xE66C3C30                  // Transmit/receive FIFO buffer access data field 9 register 16
#define RSCFD0CFDCFDF9_17               0xE66C3CB0                  // Transmit/receive FIFO buffer access data field 9 register 17
#define RSCFD0CFDCFDF10_0               0xE66C3434                  // Transmit/receive FIFO buffer access data field 10 register 0
#define RSCFD0CFDCFDF10_1               0xE66C34B4                  // Transmit/receive FIFO buffer access data field 10 register 1
#define RSCFD0CFDCFDF10_2               0xE66C3534                  // Transmit/receive FIFO buffer access data field 10 register 2
#define RSCFD0CFDCFDF10_3               0xE66C35B4                  // Transmit/receive FIFO buffer access data field 10 register 3
#define RSCFD0CFDCFDF10_4               0xE66C3634                  // Transmit/receive FIFO buffer access data field 10 register 4
#define RSCFD0CFDCFDF10_5               0xE66C36B4                  // Transmit/receive FIFO buffer access data field 10 register 5
#define RSCFD0CFDCFDF10_6               0xE66C3734                  // Transmit/receive FIFO buffer access data field 10 register 6
#define RSCFD0CFDCFDF10_7               0xE66C37B4                  // Transmit/receive FIFO buffer access data field 10 register 7
#define RSCFD0CFDCFDF10_8               0xE66C3834                  // Transmit/receive FIFO buffer access data field 10 register 8
#define RSCFD0CFDCFDF10_9               0xE66C38B4                  // Transmit/receive FIFO buffer access data field 10 register 9
#define RSCFD0CFDCFDF10_10              0xE66C3934                  // Transmit/receive FIFO buffer access data field 10 register 10
#define RSCFD0CFDCFDF10_11              0xE66C39B4                  // Transmit/receive FIFO buffer access data field 10 register 11
#define RSCFD0CFDCFDF10_12              0xE66C3A34                  // Transmit/receive FIFO buffer access data field 10 register 12
#define RSCFD0CFDCFDF10_13              0xE66C3AB4                  // Transmit/receive FIFO buffer access data field 10 register 13
#define RSCFD0CFDCFDF10_14              0xE66C3B34                  // Transmit/receive FIFO buffer access data field 10 register 14
#define RSCFD0CFDCFDF10_15              0xE66C3BB4                  // Transmit/receive FIFO buffer access data field 10 register 15
#define RSCFD0CFDCFDF10_16              0xE66C3C34                  // Transmit/receive FIFO buffer access data field 10 register 16
#define RSCFD0CFDCFDF10_17              0xE66C3CB4                  // Transmit/receive FIFO buffer access data field 10 register 17
#define RSCFD0CFDCFDF11_0               0xE66C3438                  // Transmit/receive FIFO buffer access data field 11 register 0
#define RSCFD0CFDCFDF11_1               0xE66C34B8                  // Transmit/receive FIFO buffer access data field 11 register 1
#define RSCFD0CFDCFDF11_2               0xE66C3538                  // Transmit/receive FIFO buffer access data field 11 register 2
#define RSCFD0CFDCFDF11_3               0xE66C35B8                  // Transmit/receive FIFO buffer access data field 11 register 3
#define RSCFD0CFDCFDF11_4               0xE66C3638                  // Transmit/receive FIFO buffer access data field 11 register 4
#define RSCFD0CFDCFDF11_5               0xE66C36B8                  // Transmit/receive FIFO buffer access data field 11 register 5
#define RSCFD0CFDCFDF11_6               0xE66C3738                  // Transmit/receive FIFO buffer access data field 11 register 6
#define RSCFD0CFDCFDF11_7               0xE66C37B8                  // Transmit/receive FIFO buffer access data field 11 register 7
#define RSCFD0CFDCFDF11_8               0xE66C3838                  // Transmit/receive FIFO buffer access data field 11 register 8
#define RSCFD0CFDCFDF11_9               0xE66C38B8                  // Transmit/receive FIFO buffer access data field 11 register 9
#define RSCFD0CFDCFDF11_10              0xE66C3938                  // Transmit/receive FIFO buffer access data field 11 register 10
#define RSCFD0CFDCFDF11_11              0xE66C39B8                  // Transmit/receive FIFO buffer access data field 11 register 11
#define RSCFD0CFDCFDF11_12              0xE66C3A38                  // Transmit/receive FIFO buffer access data field 11 register 12
#define RSCFD0CFDCFDF11_13              0xE66C3AB8                  // Transmit/receive FIFO buffer access data field 11 register 13
#define RSCFD0CFDCFDF11_14              0xE66C3B38                  // Transmit/receive FIFO buffer access data field 11 register 14
#define RSCFD0CFDCFDF11_15              0xE66C3BB8                  // Transmit/receive FIFO buffer access data field 11 register 15
#define RSCFD0CFDCFDF11_16              0xE66C3C38                  // Transmit/receive FIFO buffer access data field 11 register 16
#define RSCFD0CFDCFDF11_17              0xE66C3CB8                  // Transmit/receive FIFO buffer access data field 11 register 17
#define RSCFD0CFDCFDF12_0               0xE66C343C                  // Transmit/receive FIFO buffer access data field 12 register 0
#define RSCFD0CFDCFDF12_1               0xE66C34BC                  // Transmit/receive FIFO buffer access data field 12 register 1
#define RSCFD0CFDCFDF12_2               0xE66C353C                  // Transmit/receive FIFO buffer access data field 12 register 2
#define RSCFD0CFDCFDF12_3               0xE66C35BC                  // Transmit/receive FIFO buffer access data field 12 register 3
#define RSCFD0CFDCFDF12_4               0xE66C363C                  // Transmit/receive FIFO buffer access data field 12 register 4
#define RSCFD0CFDCFDF12_5               0xE66C36BC                  // Transmit/receive FIFO buffer access data field 12 register 5
#define RSCFD0CFDCFDF12_6               0xE66C373C                  // Transmit/receive FIFO buffer access data field 12 register 6
#define RSCFD0CFDCFDF12_7               0xE66C37BC                  // Transmit/receive FIFO buffer access data field 12 register 7
#define RSCFD0CFDCFDF12_8               0xE66C383C                  // Transmit/receive FIFO buffer access data field 12 register 8
#define RSCFD0CFDCFDF12_9               0xE66C38BC                  // Transmit/receive FIFO buffer access data field 12 register 9
#define RSCFD0CFDCFDF12_10              0xE66C393C                  // Transmit/receive FIFO buffer access data field 12 register 10
#define RSCFD0CFDCFDF12_11              0xE66C39BC                  // Transmit/receive FIFO buffer access data field 12 register 11
#define RSCFD0CFDCFDF12_12              0xE66C3A3C                  // Transmit/receive FIFO buffer access data field 12 register 12
#define RSCFD0CFDCFDF12_13              0xE66C3ABC                  // Transmit/receive FIFO buffer access data field 12 register 13
#define RSCFD0CFDCFDF12_14              0xE66C3B3C                  // Transmit/receive FIFO buffer access data field 12 register 14
#define RSCFD0CFDCFDF12_15              0xE66C3BBC                  // Transmit/receive FIFO buffer access data field 12 register 15
#define RSCFD0CFDCFDF12_16              0xE66C3C3C                  // Transmit/receive FIFO buffer access data field 12 register 16
#define RSCFD0CFDCFDF12_17              0xE66C3CBC                  // Transmit/receive FIFO buffer access data field 12 register 17
#define RSCFD0CFDCFDF13_0               0xE66C3440                  // Transmit/receive FIFO buffer access data field 13 register 0
#define RSCFD0CFDCFDF13_1               0xE66C34C0                  // Transmit/receive FIFO buffer access data field 13 register 1
#define RSCFD0CFDCFDF13_2               0xE66C3540                  // Transmit/receive FIFO buffer access data field 13 register 2
#define RSCFD0CFDCFDF13_3               0xE66C35C0                  // Transmit/receive FIFO buffer access data field 13 register 3
#define RSCFD0CFDCFDF13_4               0xE66C3640                  // Transmit/receive FIFO buffer access data field 13 register 4
#define RSCFD0CFDCFDF13_5               0xE66C36C0                  // Transmit/receive FIFO buffer access data field 13 register 5
#define RSCFD0CFDCFDF13_6               0xE66C3740                  // Transmit/receive FIFO buffer access data field 13 register 6
#define RSCFD0CFDCFDF13_7               0xE66C37C0                  // Transmit/receive FIFO buffer access data field 13 register 7
#define RSCFD0CFDCFDF13_8               0xE66C3840                  // Transmit/receive FIFO buffer access data field 13 register 8
#define RSCFD0CFDCFDF13_9               0xE66C38C0                  // Transmit/receive FIFO buffer access data field 13 register 9
#define RSCFD0CFDCFDF13_10              0xE66C3940                  // Transmit/receive FIFO buffer access data field 13 register 10
#define RSCFD0CFDCFDF13_11              0xE66C39C0                  // Transmit/receive FIFO buffer access data field 13 register 11
#define RSCFD0CFDCFDF13_12              0xE66C3A40                  // Transmit/receive FIFO buffer access data field 13 register 12
#define RSCFD0CFDCFDF13_13              0xE66C3AC0                  // Transmit/receive FIFO buffer access data field 13 register 13
#define RSCFD0CFDCFDF13_14              0xE66C3B40                  // Transmit/receive FIFO buffer access data field 13 register 14
#define RSCFD0CFDCFDF13_15              0xE66C3BC0                  // Transmit/receive FIFO buffer access data field 13 register 15
#define RSCFD0CFDCFDF13_16              0xE66C3C40                  // Transmit/receive FIFO buffer access data field 13 register 16
#define RSCFD0CFDCFDF13_17              0xE66C3CC0                  // Transmit/receive FIFO buffer access data field 13 register 17
#define RSCFD0CFDCFDF14_0               0xE66C3444                  // Transmit/receive FIFO buffer access data field 14 register 0
#define RSCFD0CFDCFDF14_1               0xE66C34C4                  // Transmit/receive FIFO buffer access data field 14 register 1
#define RSCFD0CFDCFDF14_2               0xE66C3544                  // Transmit/receive FIFO buffer access data field 14 register 2
#define RSCFD0CFDCFDF14_3               0xE66C35C4                  // Transmit/receive FIFO buffer access data field 14 register 3
#define RSCFD0CFDCFDF14_4               0xE66C3644                  // Transmit/receive FIFO buffer access data field 14 register 4
#define RSCFD0CFDCFDF14_5               0xE66C36C4                  // Transmit/receive FIFO buffer access data field 14 register 5
#define RSCFD0CFDCFDF14_6               0xE66C3744                  // Transmit/receive FIFO buffer access data field 14 register 6
#define RSCFD0CFDCFDF14_7               0xE66C37C4                  // Transmit/receive FIFO buffer access data field 14 register 7
#define RSCFD0CFDCFDF14_8               0xE66C3844                  // Transmit/receive FIFO buffer access data field 14 register 8
#define RSCFD0CFDCFDF14_9               0xE66C38C4                  // Transmit/receive FIFO buffer access data field 14 register 9
#define RSCFD0CFDCFDF14_10              0xE66C3944                  // Transmit/receive FIFO buffer access data field 14 register 10
#define RSCFD0CFDCFDF14_11              0xE66C39C4                  // Transmit/receive FIFO buffer access data field 14 register 11
#define RSCFD0CFDCFDF14_12              0xE66C3A44                  // Transmit/receive FIFO buffer access data field 14 register 12
#define RSCFD0CFDCFDF14_13              0xE66C3AC4                  // Transmit/receive FIFO buffer access data field 14 register 13
#define RSCFD0CFDCFDF14_14              0xE66C3B44                  // Transmit/receive FIFO buffer access data field 14 register 14
#define RSCFD0CFDCFDF14_15              0xE66C3BC4                  // Transmit/receive FIFO buffer access data field 14 register 15
#define RSCFD0CFDCFDF14_16              0xE66C3C44                  // Transmit/receive FIFO buffer access data field 14 register 16
#define RSCFD0CFDCFDF14_17              0xE66C3CC4                  // Transmit/receive FIFO buffer access data field 14 register 17
#define RSCFD0CFDCFDF15_0               0xE66C3448                  // Transmit/receive FIFO buffer access data field 15 register 0
#define RSCFD0CFDCFDF15_1               0xE66C34C8                  // Transmit/receive FIFO buffer access data field 15 register 1
#define RSCFD0CFDCFDF15_2               0xE66C3548                  // Transmit/receive FIFO buffer access data field 15 register 2
#define RSCFD0CFDCFDF15_3               0xE66C35C8                  // Transmit/receive FIFO buffer access data field 15 register 3
#define RSCFD0CFDCFDF15_4               0xE66C3648                  // Transmit/receive FIFO buffer access data field 15 register 4
#define RSCFD0CFDCFDF15_5               0xE66C36C8                  // Transmit/receive FIFO buffer access data field 15 register 5
#define RSCFD0CFDCFDF15_6               0xE66C3748                  // Transmit/receive FIFO buffer access data field 15 register 6
#define RSCFD0CFDCFDF15_7               0xE66C37C8                  // Transmit/receive FIFO buffer access data field 15 register 7
#define RSCFD0CFDCFDF15_8               0xE66C3848                  // Transmit/receive FIFO buffer access data field 15 register 8
#define RSCFD0CFDCFDF15_9               0xE66C38C8                  // Transmit/receive FIFO buffer access data field 15 register 9
#define RSCFD0CFDCFDF15_10              0xE66C3948                  // Transmit/receive FIFO buffer access data field 15 register 10
#define RSCFD0CFDCFDF15_11              0xE66C39C8                  // Transmit/receive FIFO buffer access data field 15 register 11
#define RSCFD0CFDCFDF15_12              0xE66C3A48                  // Transmit/receive FIFO buffer access data field 15 register 12
#define RSCFD0CFDCFDF15_13              0xE66C3AC8                  // Transmit/receive FIFO buffer access data field 15 register 13
#define RSCFD0CFDCFDF15_14              0xE66C3B48                  // Transmit/receive FIFO buffer access data field 15 register 14
#define RSCFD0CFDCFDF15_15              0xE66C3BC8                  // Transmit/receive FIFO buffer access data field 15 register 15
#define RSCFD0CFDCFDF15_16              0xE66C3C48                  // Transmit/receive FIFO buffer access data field 15 register 16
#define RSCFD0CFDCFDF15_17              0xE66C3CC8                  // Transmit/receive FIFO buffer access data field 15 register 17
#define RSCFD0CFDFESTS                  0xE66C0238                  // FIFO empty status register
#define RSCFD0CFDFFSTS                  0xE66C023C                  // FIFO full status register
#define RSCFD0CFDFMSTS                  0xE66C0240                  // FIFO Msg lost status register
#define RSCFD0CFDRFISTS                 0xE66C0244                  // Receive FIFO buffer interrupt flag status register
#define RSCFD0CFDCFRISTS                0xE66C0248                  // Transmit/receive FIFO buffer receive interrupt flag status register
#define RSCFD0CFDCFTISTS                0xE66C024C                  // Transmit/receive FIFO buffer transmit interrupt flag status register
#define RSCFD0CFDCDTCT                  0xE66C0490                  // DMA enable register
#define RSCFD0CFDCDTSTS                 0xE66C0494                  // DMA status register
#define RSCFD0CFDTMC0                   0xE66C0250                  // Transmit buffer control register 0
#define RSCFD0CFDTMC1                   0xE66C0251                  // Transmit buffer control register 1
#define RSCFD0CFDTMC2                   0xE66C0252                  // Transmit buffer control register 2
#define RSCFD0CFDTMC3                   0xE66C0253                  // Transmit buffer control register 3
#define RSCFD0CFDTMC4                   0xE66C0254                  // Transmit buffer control register 4
#define RSCFD0CFDTMC5                   0xE66C0255                  // Transmit buffer control register 5
#define RSCFD0CFDTMC6                   0xE66C0256                  // Transmit buffer control register 6
#define RSCFD0CFDTMC7                   0xE66C0257                  // Transmit buffer control register 7
#define RSCFD0CFDTMC8                   0xE66C0258                  // Transmit buffer control register 8
#define RSCFD0CFDTMC9                   0xE66C0259                  // Transmit buffer control register 9
#define RSCFD0CFDTMC10                  0xE66C025A                  // Transmit buffer control register 10
#define RSCFD0CFDTMC11                  0xE66C025B                  // Transmit buffer control register 11
#define RSCFD0CFDTMC12                  0xE66C025C                  // Transmit buffer control register 12
#define RSCFD0CFDTMC13                  0xE66C025D                  // Transmit buffer control register 13
#define RSCFD0CFDTMC14                  0xE66C025E                  // Transmit buffer control register 14
#define RSCFD0CFDTMC15                  0xE66C025F                  // Transmit buffer control register 15
#define RSCFD0CFDTMC16                  0xE66C0260                  // Transmit buffer control register 16
#define RSCFD0CFDTMC17                  0xE66C0261                  // Transmit buffer control register 17
#define RSCFD0CFDTMC18                  0xE66C0262                  // Transmit buffer control register 18
#define RSCFD0CFDTMC19                  0xE66C0263                  // Transmit buffer control register 19
#define RSCFD0CFDTMC20                  0xE66C0264                  // Transmit buffer control register 20
#define RSCFD0CFDTMC21                  0xE66C0265                  // Transmit buffer control register 21
#define RSCFD0CFDTMC22                  0xE66C0266                  // Transmit buffer control register 22
#define RSCFD0CFDTMC23                  0xE66C0267                  // Transmit buffer control register 23
#define RSCFD0CFDTMC24                  0xE66C0268                  // Transmit buffer control register 24
#define RSCFD0CFDTMC25                  0xE66C0269                  // Transmit buffer control register 25
#define RSCFD0CFDTMC26                  0xE66C026A                  // Transmit buffer control register 26
#define RSCFD0CFDTMC27                  0xE66C026B                  // Transmit buffer control register 27
#define RSCFD0CFDTMC28                  0xE66C026C                  // Transmit buffer control register 28
#define RSCFD0CFDTMC29                  0xE66C026D                  // Transmit buffer control register 29
#define RSCFD0CFDTMC30                  0xE66C026E                  // Transmit buffer control register 30
#define RSCFD0CFDTMC31                  0xE66C026F                  // Transmit buffer control register 31
#define RSCFD0CFDTMSTS0                 0xE66C02D0                  // Transmit buffer status register 0
#define RSCFD0CFDTMSTS1                 0xE66C02D1                  // Transmit buffer status register 1
#define RSCFD0CFDTMSTS2                 0xE66C02D2                  // Transmit buffer status register 2
#define RSCFD0CFDTMSTS3                 0xE66C02D3                  // Transmit buffer status register 3
#define RSCFD0CFDTMSTS4                 0xE66C02D4                  // Transmit buffer status register 4
#define RSCFD0CFDTMSTS5                 0xE66C02D5                  // Transmit buffer status register 5
#define RSCFD0CFDTMSTS6                 0xE66C02D6                  // Transmit buffer status register 6
#define RSCFD0CFDTMSTS7                 0xE66C02D7                  // Transmit buffer status register 7
#define RSCFD0CFDTMSTS8                 0xE66C02D8                  // Transmit buffer status register 8
#define RSCFD0CFDTMSTS9                 0xE66C02D9                  // Transmit buffer status register 9
#define RSCFD0CFDTMSTS10                0xE66C02DA                  // Transmit buffer status register 10
#define RSCFD0CFDTMSTS11                0xE66C02DB                  // Transmit buffer status register 11
#define RSCFD0CFDTMSTS12                0xE66C02DC                  // Transmit buffer status register 12
#define RSCFD0CFDTMSTS13                0xE66C02DD                  // Transmit buffer status register 13
#define RSCFD0CFDTMSTS14                0xE66C02DE                  // Transmit buffer status register 14
#define RSCFD0CFDTMSTS15                0xE66C02DF                  // Transmit buffer status register 15
#define RSCFD0CFDTMSTS16                0xE66C02E0                  // Transmit buffer status register 16
#define RSCFD0CFDTMSTS17                0xE66C02E1                  // Transmit buffer status register 17
#define RSCFD0CFDTMSTS18                0xE66C02E2                  // Transmit buffer status register 18
#define RSCFD0CFDTMSTS19                0xE66C02E3                  // Transmit buffer status register 19
#define RSCFD0CFDTMSTS20                0xE66C02E4                  // Transmit buffer status register 20
#define RSCFD0CFDTMSTS21                0xE66C02E5                  // Transmit buffer status register 21
#define RSCFD0CFDTMSTS22                0xE66C02E6                  // Transmit buffer status register 22
#define RSCFD0CFDTMSTS23                0xE66C02E7                  // Transmit buffer status register 23
#define RSCFD0CFDTMSTS24                0xE66C02E8                  // Transmit buffer status register 24
#define RSCFD0CFDTMSTS25                0xE66C02E9                  // Transmit buffer status register 25
#define RSCFD0CFDTMSTS26                0xE66C02EA                  // Transmit buffer status register 26
#define RSCFD0CFDTMSTS27                0xE66C02EB                  // Transmit buffer status register 27
#define RSCFD0CFDTMSTS28                0xE66C02EC                  // Transmit buffer status register 28
#define RSCFD0CFDTMSTS29                0xE66C02ED                  // Transmit buffer status register 29
#define RSCFD0CFDTMSTS30                0xE66C02EE                  // Transmit buffer status register 30
#define RSCFD0CFDTMSTS31                0xE66C02EF                  // Transmit buffer status register 31
#define RSCFD0CFDTMID0                  0xE66C4000                  // Transmit buffer ID register 0
#define RSCFD0CFDTMID1                  0xE66C4020                  // Transmit buffer ID register 1
#define RSCFD0CFDTMID2                  0xE66C4040                  // Transmit buffer ID register 2
#define RSCFD0CFDTMID3                  0xE66C4060                  // Transmit buffer ID register 3
#define RSCFD0CFDTMID4                  0xE66C4080                  // Transmit buffer ID register 4
#define RSCFD0CFDTMID5                  0xE66C40A0                  // Transmit buffer ID register 5
#define RSCFD0CFDTMID6                  0xE66C40C0                  // Transmit buffer ID register 6
#define RSCFD0CFDTMID7                  0xE66C40E0                  // Transmit buffer ID register 7
#define RSCFD0CFDTMID8                  0xE66C4100                  // Transmit buffer ID register 8
#define RSCFD0CFDTMID9                  0xE66C4120                  // Transmit buffer ID register 9
#define RSCFD0CFDTMID10                 0xE66C4140                  // Transmit buffer ID register 10
#define RSCFD0CFDTMID11                 0xE66C4160                  // Transmit buffer ID register 11
#define RSCFD0CFDTMID12                 0xE66C4180                  // Transmit buffer ID register 12
#define RSCFD0CFDTMID13                 0xE66C41A0                  // Transmit buffer ID register 13
#define RSCFD0CFDTMID14                 0xE66C41C0                  // Transmit buffer ID register 14
#define RSCFD0CFDTMID15                 0xE66C41E0                  // Transmit buffer ID register 15
#define RSCFD0CFDTMID16                 0xE66C4200                  // Transmit buffer ID register 16
#define RSCFD0CFDTMID17                 0xE66C4220                  // Transmit buffer ID register 17
#define RSCFD0CFDTMID18                 0xE66C4240                  // Transmit buffer ID register 18
#define RSCFD0CFDTMID19                 0xE66C4260                  // Transmit buffer ID register 19
#define RSCFD0CFDTMID20                 0xE66C4280                  // Transmit buffer ID register 20
#define RSCFD0CFDTMID21                 0xE66C42A0                  // Transmit buffer ID register 21
#define RSCFD0CFDTMID22                 0xE66C42C0                  // Transmit buffer ID register 22
#define RSCFD0CFDTMID23                 0xE66C42E0                  // Transmit buffer ID register 23
#define RSCFD0CFDTMID24                 0xE66C4300                  // Transmit buffer ID register 24
#define RSCFD0CFDTMID25                 0xE66C4320                  // Transmit buffer ID register 25
#define RSCFD0CFDTMID26                 0xE66C4340                  // Transmit buffer ID register 26
#define RSCFD0CFDTMID27                 0xE66C4360                  // Transmit buffer ID register 27
#define RSCFD0CFDTMID28                 0xE66C4380                  // Transmit buffer ID register 28
#define RSCFD0CFDTMID29                 0xE66C43A0                  // Transmit buffer ID register 29
#define RSCFD0CFDTMID30                 0xE66C43C0                  // Transmit buffer ID register 30
#define RSCFD0CFDTMID31                 0xE66C43E0                  // Transmit buffer ID register 31
#define RSCFD0CFDTMPTR0                 0xE66C4004                  // Transmit buffer pointer register 0
#define RSCFD0CFDTMPTR1                 0xE66C4024                  // Transmit buffer pointer register 1
#define RSCFD0CFDTMPTR2                 0xE66C4044                  // Transmit buffer pointer register 2
#define RSCFD0CFDTMPTR3                 0xE66C4064                  // Transmit buffer pointer register 3
#define RSCFD0CFDTMPTR4                 0xE66C4084                  // Transmit buffer pointer register 4
#define RSCFD0CFDTMPTR5                 0xE66C40A4                  // Transmit buffer pointer register 5
#define RSCFD0CFDTMPTR6                 0xE66C40C4                  // Transmit buffer pointer register 6
#define RSCFD0CFDTMPTR7                 0xE66C40E4                  // Transmit buffer pointer register 7
#define RSCFD0CFDTMPTR8                 0xE66C4104                  // Transmit buffer pointer register 8
#define RSCFD0CFDTMPTR9                 0xE66C4124                  // Transmit buffer pointer register 9
#define RSCFD0CFDTMPTR10                0xE66C4144                  // Transmit buffer pointer register 10
#define RSCFD0CFDTMPTR11                0xE66C4164                  // Transmit buffer pointer register 11
#define RSCFD0CFDTMPTR12                0xE66C4184                  // Transmit buffer pointer register 12
#define RSCFD0CFDTMPTR13                0xE66C41A4                  // Transmit buffer pointer register 13
#define RSCFD0CFDTMPTR14                0xE66C41C4                  // Transmit buffer pointer register 14
#define RSCFD0CFDTMPTR15                0xE66C41E4                  // Transmit buffer pointer register 15
#define RSCFD0CFDTMPTR16                0xE66C4204                  // Transmit buffer pointer register 16
#define RSCFD0CFDTMPTR17                0xE66C4224                  // Transmit buffer pointer register 17
#define RSCFD0CFDTMPTR18                0xE66C4244                  // Transmit buffer pointer register 18
#define RSCFD0CFDTMPTR19                0xE66C4264                  // Transmit buffer pointer register 19
#define RSCFD0CFDTMPTR20                0xE66C4284                  // Transmit buffer pointer register 20
#define RSCFD0CFDTMPTR21                0xE66C42A4                  // Transmit buffer pointer register 21
#define RSCFD0CFDTMPTR22                0xE66C42C4                  // Transmit buffer pointer register 22
#define RSCFD0CFDTMPTR23                0xE66C42E4                  // Transmit buffer pointer register 23
#define RSCFD0CFDTMPTR24                0xE66C4304                  // Transmit buffer pointer register 24
#define RSCFD0CFDTMPTR25                0xE66C4324                  // Transmit buffer pointer register 25
#define RSCFD0CFDTMPTR26                0xE66C4344                  // Transmit buffer pointer register 26
#define RSCFD0CFDTMPTR27                0xE66C4364                  // Transmit buffer pointer register 27
#define RSCFD0CFDTMPTR28                0xE66C4384                  // Transmit buffer pointer register 28
#define RSCFD0CFDTMPTR29                0xE66C43A4                  // Transmit buffer pointer register 29
#define RSCFD0CFDTMPTR30                0xE66C43C4                  // Transmit buffer pointer register 30
#define RSCFD0CFDTMPTR31                0xE66C43E4                  // Transmit buffer pointer register 31
#define RSCFD0CFDTMFDCTR0               0xE66C4008                  // Transmit buffer CAN FD configuration register 0
#define RSCFD0CFDTMFDCTR1               0xE66C4028                  // Transmit buffer CAN FD configuration register 1
#define RSCFD0CFDTMFDCTR2               0xE66C4048                  // Transmit buffer CAN FD configuration register 2
#define RSCFD0CFDTMFDCTR3               0xE66C4068                  // Transmit buffer CAN FD configuration register 3
#define RSCFD0CFDTMFDCTR4               0xE66C4088                  // Transmit buffer CAN FD configuration register 4
#define RSCFD0CFDTMFDCTR5               0xE66C40A8                  // Transmit buffer CAN FD configuration register 5
#define RSCFD0CFDTMFDCTR6               0xE66C40C8                  // Transmit buffer CAN FD configuration register 6
#define RSCFD0CFDTMFDCTR7               0xE66C40E8                  // Transmit buffer CAN FD configuration register 7
#define RSCFD0CFDTMFDCTR8               0xE66C4108                  // Transmit buffer CAN FD configuration register 8
#define RSCFD0CFDTMFDCTR9               0xE66C4128                  // Transmit buffer CAN FD configuration register 9
#define RSCFD0CFDTMFDCTR10              0xE66C4148                  // Transmit buffer CAN FD configuration register 10
#define RSCFD0CFDTMFDCTR11              0xE66C4168                  // Transmit buffer CAN FD configuration register 11
#define RSCFD0CFDTMFDCTR12              0xE66C4188                  // Transmit buffer CAN FD configuration register 12
#define RSCFD0CFDTMFDCTR13              0xE66C41A8                  // Transmit buffer CAN FD configuration register 13
#define RSCFD0CFDTMFDCTR14              0xE66C41C8                  // Transmit buffer CAN FD configuration register 14
#define RSCFD0CFDTMFDCTR15              0xE66C41E8                  // Transmit buffer CAN FD configuration register 15
#define RSCFD0CFDTMFDCTR16              0xE66C4208                  // Transmit buffer CAN FD configuration register 16
#define RSCFD0CFDTMFDCTR17              0xE66C4228                  // Transmit buffer CAN FD configuration register 17
#define RSCFD0CFDTMFDCTR18              0xE66C4248                  // Transmit buffer CAN FD configuration register 18
#define RSCFD0CFDTMFDCTR19              0xE66C4268                  // Transmit buffer CAN FD configuration register 19
#define RSCFD0CFDTMFDCTR20              0xE66C4288                  // Transmit buffer CAN FD configuration register 20
#define RSCFD0CFDTMFDCTR21              0xE66C42A8                  // Transmit buffer CAN FD configuration register 21
#define RSCFD0CFDTMFDCTR22              0xE66C42C8                  // Transmit buffer CAN FD configuration register 22
#define RSCFD0CFDTMFDCTR23              0xE66C42E8                  // Transmit buffer CAN FD configuration register 23
#define RSCFD0CFDTMFDCTR24              0xE66C4308                  // Transmit buffer CAN FD configuration register 24
#define RSCFD0CFDTMFDCTR25              0xE66C4328                  // Transmit buffer CAN FD configuration register 25
#define RSCFD0CFDTMFDCTR26              0xE66C4348                  // Transmit buffer CAN FD configuration register 26
#define RSCFD0CFDTMFDCTR27              0xE66C4368                  // Transmit buffer CAN FD configuration register 27
#define RSCFD0CFDTMFDCTR28              0xE66C4388                  // Transmit buffer CAN FD configuration register 28
#define RSCFD0CFDTMFDCTR29              0xE66C43A8                  // Transmit buffer CAN FD configuration register 29
#define RSCFD0CFDTMFDCTR30              0xE66C43C8                  // Transmit buffer CAN FD configuration register 30
#define RSCFD0CFDTMFDCTR31              0xE66C43E8                  // Transmit buffer CAN FD configuration register 31
#define RSCFD0CFDTMDF0_0                0xE66C400C                  // Transmit buffer data field 0 register 0
#define RSCFD0CFDTMDF0_1                0xE66C402C                  // Transmit buffer data field 0 register 1
#define RSCFD0CFDTMDF0_2                0xE66C404C                  // Transmit buffer data field 0 register 2
#define RSCFD0CFDTMDF0_3                0xE66C406C                  // Transmit buffer data field 0 register 3
#define RSCFD0CFDTMDF0_4                0xE66C408C                  // Transmit buffer data field 0 register 4
#define RSCFD0CFDTMDF0_5                0xE66C40AC                  // Transmit buffer data field 0 register 5
#define RSCFD0CFDTMDF0_6                0xE66C40CC                  // Transmit buffer data field 0 register 6
#define RSCFD0CFDTMDF0_7                0xE66C40EC                  // Transmit buffer data field 0 register 7
#define RSCFD0CFDTMDF0_8                0xE66C410C                  // Transmit buffer data field 0 register 8
#define RSCFD0CFDTMDF0_9                0xE66C412C                  // Transmit buffer data field 0 register 9
#define RSCFD0CFDTMDF0_10               0xE66C414C                  // Transmit buffer data field 0 register 10
#define RSCFD0CFDTMDF0_11               0xE66C416C                  // Transmit buffer data field 0 register 11
#define RSCFD0CFDTMDF0_12               0xE66C418C                  // Transmit buffer data field 0 register 12
#define RSCFD0CFDTMDF0_13               0xE66C41AC                  // Transmit buffer data field 0 register 13
#define RSCFD0CFDTMDF0_14               0xE66C41CC                  // Transmit buffer data field 0 register 14
#define RSCFD0CFDTMDF0_15               0xE66C41EC                  // Transmit buffer data field 0 register 15
#define RSCFD0CFDTMDF0_16               0xE66C420C                  // Transmit buffer data field 0 register 16
#define RSCFD0CFDTMDF0_17               0xE66C422C                  // Transmit buffer data field 0 register 17
#define RSCFD0CFDTMDF0_18               0xE66C424C                  // Transmit buffer data field 0 register 18
#define RSCFD0CFDTMDF0_19               0xE66C426C                  // Transmit buffer data field 0 register 19
#define RSCFD0CFDTMDF0_20               0xE66C428C                  // Transmit buffer data field 0 register 20
#define RSCFD0CFDTMDF0_21               0xE66C42AC                  // Transmit buffer data field 0 register 21
#define RSCFD0CFDTMDF0_22               0xE66C42CC                  // Transmit buffer data field 0 register 22
#define RSCFD0CFDTMDF0_23               0xE66C42EC                  // Transmit buffer data field 0 register 23
#define RSCFD0CFDTMDF0_24               0xE66C430C                  // Transmit buffer data field 0 register 24
#define RSCFD0CFDTMDF0_25               0xE66C432C                  // Transmit buffer data field 0 register 25
#define RSCFD0CFDTMDF0_26               0xE66C434C                  // Transmit buffer data field 0 register 26
#define RSCFD0CFDTMDF0_27               0xE66C436C                  // Transmit buffer data field 0 register 27
#define RSCFD0CFDTMDF0_28               0xE66C438C                  // Transmit buffer data field 0 register 28
#define RSCFD0CFDTMDF0_29               0xE66C43AC                  // Transmit buffer data field 0 register 29
#define RSCFD0CFDTMDF0_30               0xE66C43CC                  // Transmit buffer data field 0 register 30
#define RSCFD0CFDTMDF0_31               0xE66C43EC                  // Transmit buffer data field 0 register 31
#define RSCFD0CFDTMDF0_32               0xE66C440C                  // Transmit buffer data field 0 register 32
#define RSCFD0CFDTMDF0_33               0xE66C442C                  // Transmit buffer data field 0 register 33
#define RSCFD0CFDTMDF0_34               0xE66C444C                  // Transmit buffer data field 0 register 34
#define RSCFD0CFDTMDF0_35               0xE66C446C                  // Transmit buffer data field 0 register 35
#define RSCFD0CFDTMDF0_36               0xE66C448C                  // Transmit buffer data field 0 register 36
#define RSCFD0CFDTMDF0_37               0xE66C44AC                  // Transmit buffer data field 0 register 37
#define RSCFD0CFDTMDF0_38               0xE66C44CC                  // Transmit buffer data field 0 register 38
#define RSCFD0CFDTMDF0_39               0xE66C44EC                  // Transmit buffer data field 0 register 39
#define RSCFD0CFDTMDF0_40               0xE66C450C                  // Transmit buffer data field 0 register 40
#define RSCFD0CFDTMDF0_41               0xE66C452C                  // Transmit buffer data field 0 register 41
#define RSCFD0CFDTMDF0_42               0xE66C454C                  // Transmit buffer data field 0 register 42
#define RSCFD0CFDTMDF0_43               0xE66C456C                  // Transmit buffer data field 0 register 43
#define RSCFD0CFDTMDF0_44               0xE66C458C                  // Transmit buffer data field 0 register 44
#define RSCFD0CFDTMDF0_45               0xE66C45AC                  // Transmit buffer data field 0 register 45
#define RSCFD0CFDTMDF0_46               0xE66C45CC                  // Transmit buffer data field 0 register 46
#define RSCFD0CFDTMDF0_47               0xE66C45EC                  // Transmit buffer data field 0 register 47
#define RSCFD0CFDTMDF0_48               0xE66C460C                  // Transmit buffer data field 0 register 48
#define RSCFD0CFDTMDF0_49               0xE66C462C                  // Transmit buffer data field 0 register 49
#define RSCFD0CFDTMDF0_50               0xE66C464C                  // Transmit buffer data field 0 register 50
#define RSCFD0CFDTMDF0_51               0xE66C466C                  // Transmit buffer data field 0 register 51
#define RSCFD0CFDTMDF0_52               0xE66C468C                  // Transmit buffer data field 0 register 52
#define RSCFD0CFDTMDF0_53               0xE66C46AC                  // Transmit buffer data field 0 register 53
#define RSCFD0CFDTMDF0_54               0xE66C46CC                  // Transmit buffer data field 0 register 54
#define RSCFD0CFDTMDF0_55               0xE66C46EC                  // Transmit buffer data field 0 register 55
#define RSCFD0CFDTMDF0_56               0xE66C470C                  // Transmit buffer data field 0 register 56
#define RSCFD0CFDTMDF0_57               0xE66C472C                  // Transmit buffer data field 0 register 57
#define RSCFD0CFDTMDF0_58               0xE66C474C                  // Transmit buffer data field 0 register 58
#define RSCFD0CFDTMDF0_59               0xE66C476C                  // Transmit buffer data field 0 register 59
#define RSCFD0CFDTMDF0_60               0xE66C478C                  // Transmit buffer data field 0 register 60
#define RSCFD0CFDTMDF0_61               0xE66C47AC                  // Transmit buffer data field 0 register 61
#define RSCFD0CFDTMDF0_62               0xE66C47CC                  // Transmit buffer data field 0 register 62
#define RSCFD0CFDTMDF0_63               0xE66C47EC                  // Transmit buffer data field 0 register 63
#define RSCFD0CFDTMDF0_64               0xE66C480C                  // Transmit buffer data field 0 register 64
#define RSCFD0CFDTMDF0_65               0xE66C482C                  // Transmit buffer data field 0 register 65
#define RSCFD0CFDTMDF0_66               0xE66C484C                  // Transmit buffer data field 0 register 66
#define RSCFD0CFDTMDF0_67               0xE66C486C                  // Transmit buffer data field 0 register 67
#define RSCFD0CFDTMDF0_68               0xE66C488C                  // Transmit buffer data field 0 register 68
#define RSCFD0CFDTMDF0_69               0xE66C48AC                  // Transmit buffer data field 0 register 69
#define RSCFD0CFDTMDF0_70               0xE66C48CC                  // Transmit buffer data field 0 register 70
#define RSCFD0CFDTMDF0_71               0xE66C48EC                  // Transmit buffer data field 0 register 71
#define RSCFD0CFDTMDF0_72               0xE66C490C                  // Transmit buffer data field 0 register 72
#define RSCFD0CFDTMDF0_73               0xE66C492C                  // Transmit buffer data field 0 register 73
#define RSCFD0CFDTMDF0_74               0xE66C494C                  // Transmit buffer data field 0 register 74
#define RSCFD0CFDTMDF0_75               0xE66C496C                  // Transmit buffer data field 0 register 75
#define RSCFD0CFDTMDF0_76               0xE66C498C                  // Transmit buffer data field 0 register 76
#define RSCFD0CFDTMDF0_77               0xE66C49AC                  // Transmit buffer data field 0 register 77
#define RSCFD0CFDTMDF0_78               0xE66C49CC                  // Transmit buffer data field 0 register 78
#define RSCFD0CFDTMDF0_79               0xE66C49EC                  // Transmit buffer data field 0 register 79
#define RSCFD0CFDTMDF0_80               0xE66C4A0C                  // Transmit buffer data field 0 register 80
#define RSCFD0CFDTMDF0_81               0xE66C4A2C                  // Transmit buffer data field 0 register 81
#define RSCFD0CFDTMDF0_82               0xE66C4A4C                  // Transmit buffer data field 0 register 82
#define RSCFD0CFDTMDF0_83               0xE66C4A6C                  // Transmit buffer data field 0 register 83
#define RSCFD0CFDTMDF0_84               0xE66C4A8C                  // Transmit buffer data field 0 register 84
#define RSCFD0CFDTMDF0_85               0xE66C4AAC                  // Transmit buffer data field 0 register 85
#define RSCFD0CFDTMDF0_86               0xE66C4ACC                  // Transmit buffer data field 0 register 86
#define RSCFD0CFDTMDF0_87               0xE66C4AEC                  // Transmit buffer data field 0 register 87
#define RSCFD0CFDTMDF0_88               0xE66C4B0C                  // Transmit buffer data field 0 register 88
#define RSCFD0CFDTMDF0_89               0xE66C4B2C                  // Transmit buffer data field 0 register 89
#define RSCFD0CFDTMDF0_90               0xE66C4B4C                  // Transmit buffer data field 0 register 90
#define RSCFD0CFDTMDF0_91               0xE66C4B6C                  // Transmit buffer data field 0 register 91
#define RSCFD0CFDTMDF0_92               0xE66C4B8C                  // Transmit buffer data field 0 register 92
#define RSCFD0CFDTMDF0_93               0xE66C4BAC                  // Transmit buffer data field 0 register 93
#define RSCFD0CFDTMDF0_94               0xE66C4BCC                  // Transmit buffer data field 0 register 94
#define RSCFD0CFDTMDF0_95               0xE66C4BEC                  // Transmit buffer data field 0 register 95
#define RSCFD0CFDTMDF1_0                0xE66C4010                  // Transmit buffer data field 1 register 0
#define RSCFD0CFDTMDF1_1                0xE66C4030                  // Transmit buffer data field 1 register 1
#define RSCFD0CFDTMDF1_2                0xE66C4050                  // Transmit buffer data field 1 register 2
#define RSCFD0CFDTMDF1_3                0xE66C4070                  // Transmit buffer data field 1 register 3
#define RSCFD0CFDTMDF1_4                0xE66C4090                  // Transmit buffer data field 1 register 4
#define RSCFD0CFDTMDF1_5                0xE66C40B0                  // Transmit buffer data field 1 register 5
#define RSCFD0CFDTMDF1_6                0xE66C40D0                  // Transmit buffer data field 1 register 6
#define RSCFD0CFDTMDF1_7                0xE66C40F0                  // Transmit buffer data field 1 register 7
#define RSCFD0CFDTMDF1_8                0xE66C4110                  // Transmit buffer data field 1 register 8
#define RSCFD0CFDTMDF1_9                0xE66C4130                  // Transmit buffer data field 1 register 9
#define RSCFD0CFDTMDF1_10               0xE66C4150                  // Transmit buffer data field 1 register 10
#define RSCFD0CFDTMDF1_11               0xE66C4170                  // Transmit buffer data field 1 register 11
#define RSCFD0CFDTMDF1_12               0xE66C4190                  // Transmit buffer data field 1 register 12
#define RSCFD0CFDTMDF1_13               0xE66C41B0                  // Transmit buffer data field 1 register 13
#define RSCFD0CFDTMDF1_14               0xE66C41D0                  // Transmit buffer data field 1 register 14
#define RSCFD0CFDTMDF1_15               0xE66C41F0                  // Transmit buffer data field 1 register 15
#define RSCFD0CFDTMDF1_16               0xE66C4210                  // Transmit buffer data field 1 register 16
#define RSCFD0CFDTMDF1_17               0xE66C4230                  // Transmit buffer data field 1 register 17
#define RSCFD0CFDTMDF1_18               0xE66C4250                  // Transmit buffer data field 1 register 18
#define RSCFD0CFDTMDF1_19               0xE66C4270                  // Transmit buffer data field 1 register 19
#define RSCFD0CFDTMDF1_20               0xE66C4290                  // Transmit buffer data field 1 register 20
#define RSCFD0CFDTMDF1_21               0xE66C42B0                  // Transmit buffer data field 1 register 21
#define RSCFD0CFDTMDF1_22               0xE66C42D0                  // Transmit buffer data field 1 register 22
#define RSCFD0CFDTMDF1_23               0xE66C42F0                  // Transmit buffer data field 1 register 23
#define RSCFD0CFDTMDF1_24               0xE66C4310                  // Transmit buffer data field 1 register 24
#define RSCFD0CFDTMDF1_25               0xE66C4330                  // Transmit buffer data field 1 register 25
#define RSCFD0CFDTMDF1_26               0xE66C4350                  // Transmit buffer data field 1 register 26
#define RSCFD0CFDTMDF1_27               0xE66C4370                  // Transmit buffer data field 1 register 27
#define RSCFD0CFDTMDF1_28               0xE66C4390                  // Transmit buffer data field 1 register 28
#define RSCFD0CFDTMDF1_29               0xE66C43B0                  // Transmit buffer data field 1 register 29
#define RSCFD0CFDTMDF1_30               0xE66C43D0                  // Transmit buffer data field 1 register 30
#define RSCFD0CFDTMDF1_31               0xE66C43F0                  // Transmit buffer data field 1 register 31
#define RSCFD0CFDTMDF1_32               0xE66C4410                  // Transmit buffer data field 1 register 32
#define RSCFD0CFDTMDF1_33               0xE66C4430                  // Transmit buffer data field 1 register 33
#define RSCFD0CFDTMDF1_34               0xE66C4450                  // Transmit buffer data field 1 register 34
#define RSCFD0CFDTMDF1_35               0xE66C4470                  // Transmit buffer data field 1 register 35
#define RSCFD0CFDTMDF1_36               0xE66C4490                  // Transmit buffer data field 1 register 36
#define RSCFD0CFDTMDF1_37               0xE66C44B0                  // Transmit buffer data field 1 register 37
#define RSCFD0CFDTMDF1_38               0xE66C44D0                  // Transmit buffer data field 1 register 38
#define RSCFD0CFDTMDF1_39               0xE66C44F0                  // Transmit buffer data field 1 register 39
#define RSCFD0CFDTMDF1_40               0xE66C4510                  // Transmit buffer data field 1 register 40
#define RSCFD0CFDTMDF1_41               0xE66C4530                  // Transmit buffer data field 1 register 41
#define RSCFD0CFDTMDF1_42               0xE66C4550                  // Transmit buffer data field 1 register 42
#define RSCFD0CFDTMDF1_43               0xE66C4570                  // Transmit buffer data field 1 register 43
#define RSCFD0CFDTMDF1_44               0xE66C4590                  // Transmit buffer data field 1 register 44
#define RSCFD0CFDTMDF1_45               0xE66C45B0                  // Transmit buffer data field 1 register 45
#define RSCFD0CFDTMDF1_46               0xE66C45D0                  // Transmit buffer data field 1 register 46
#define RSCFD0CFDTMDF1_47               0xE66C45F0                  // Transmit buffer data field 1 register 47
#define RSCFD0CFDTMDF1_48               0xE66C4610                  // Transmit buffer data field 1 register 48
#define RSCFD0CFDTMDF1_49               0xE66C4630                  // Transmit buffer data field 1 register 49
#define RSCFD0CFDTMDF1_50               0xE66C4650                  // Transmit buffer data field 1 register 50
#define RSCFD0CFDTMDF1_51               0xE66C4670                  // Transmit buffer data field 1 register 51
#define RSCFD0CFDTMDF1_52               0xE66C4690                  // Transmit buffer data field 1 register 52
#define RSCFD0CFDTMDF1_53               0xE66C46B0                  // Transmit buffer data field 1 register 53
#define RSCFD0CFDTMDF1_54               0xE66C46D0                  // Transmit buffer data field 1 register 54
#define RSCFD0CFDTMDF1_55               0xE66C46F0                  // Transmit buffer data field 1 register 55
#define RSCFD0CFDTMDF1_56               0xE66C4710                  // Transmit buffer data field 1 register 56
#define RSCFD0CFDTMDF1_57               0xE66C4730                  // Transmit buffer data field 1 register 57
#define RSCFD0CFDTMDF1_58               0xE66C4750                  // Transmit buffer data field 1 register 58
#define RSCFD0CFDTMDF1_59               0xE66C4770                  // Transmit buffer data field 1 register 59
#define RSCFD0CFDTMDF1_60               0xE66C4790                  // Transmit buffer data field 1 register 60
#define RSCFD0CFDTMDF1_61               0xE66C47B0                  // Transmit buffer data field 1 register 61
#define RSCFD0CFDTMDF1_62               0xE66C47D0                  // Transmit buffer data field 1 register 62
#define RSCFD0CFDTMDF1_63               0xE66C47F0                  // Transmit buffer data field 1 register 63
#define RSCFD0CFDTMDF1_64               0xE66C4810                  // Transmit buffer data field 1 register 64
#define RSCFD0CFDTMDF1_65               0xE66C4830                  // Transmit buffer data field 1 register 65
#define RSCFD0CFDTMDF1_66               0xE66C4850                  // Transmit buffer data field 1 register 66
#define RSCFD0CFDTMDF1_67               0xE66C4870                  // Transmit buffer data field 1 register 67
#define RSCFD0CFDTMDF1_68               0xE66C4890                  // Transmit buffer data field 1 register 68
#define RSCFD0CFDTMDF1_69               0xE66C48B0                  // Transmit buffer data field 1 register 69
#define RSCFD0CFDTMDF1_70               0xE66C48D0                  // Transmit buffer data field 1 register 70
#define RSCFD0CFDTMDF1_71               0xE66C48F0                  // Transmit buffer data field 1 register 71
#define RSCFD0CFDTMDF1_72               0xE66C4910                  // Transmit buffer data field 1 register 72
#define RSCFD0CFDTMDF1_73               0xE66C4930                  // Transmit buffer data field 1 register 73
#define RSCFD0CFDTMDF1_74               0xE66C4950                  // Transmit buffer data field 1 register 74
#define RSCFD0CFDTMDF1_75               0xE66C4970                  // Transmit buffer data field 1 register 75
#define RSCFD0CFDTMDF1_76               0xE66C4990                  // Transmit buffer data field 1 register 76
#define RSCFD0CFDTMDF1_77               0xE66C49B0                  // Transmit buffer data field 1 register 77
#define RSCFD0CFDTMDF1_78               0xE66C49D0                  // Transmit buffer data field 1 register 78
#define RSCFD0CFDTMDF1_79               0xE66C49F0                  // Transmit buffer data field 1 register 79
#define RSCFD0CFDTMDF1_80               0xE66C4A10                  // Transmit buffer data field 1 register 80
#define RSCFD0CFDTMDF1_81               0xE66C4A30                  // Transmit buffer data field 1 register 81
#define RSCFD0CFDTMDF1_82               0xE66C4A50                  // Transmit buffer data field 1 register 82
#define RSCFD0CFDTMDF1_83               0xE66C4A70                  // Transmit buffer data field 1 register 83
#define RSCFD0CFDTMDF1_84               0xE66C4A90                  // Transmit buffer data field 1 register 84
#define RSCFD0CFDTMDF1_85               0xE66C4AB0                  // Transmit buffer data field 1 register 85
#define RSCFD0CFDTMDF1_86               0xE66C4AD0                  // Transmit buffer data field 1 register 86
#define RSCFD0CFDTMDF1_87               0xE66C4AF0                  // Transmit buffer data field 1 register 87
#define RSCFD0CFDTMDF1_88               0xE66C4B10                  // Transmit buffer data field 1 register 88
#define RSCFD0CFDTMDF1_89               0xE66C4B30                  // Transmit buffer data field 1 register 89
#define RSCFD0CFDTMDF1_90               0xE66C4B50                  // Transmit buffer data field 1 register 90
#define RSCFD0CFDTMDF1_91               0xE66C4B70                  // Transmit buffer data field 1 register 91
#define RSCFD0CFDTMDF1_92               0xE66C4B90                  // Transmit buffer data field 1 register 92
#define RSCFD0CFDTMDF1_93               0xE66C4BB0                  // Transmit buffer data field 1 register 93
#define RSCFD0CFDTMDF1_94               0xE66C4BD0                  // Transmit buffer data field 1 register 94
#define RSCFD0CFDTMDF1_95               0xE66C4BF0                  // Transmit buffer data field 1 register 95
#define RSCFD0CFDTMDF2_0                0xE66C4014                  // Transmit buffer data field 2 register 0
#define RSCFD0CFDTMDF2_1                0xE66C4034                  // Transmit buffer data field 2 register 1
#define RSCFD0CFDTMDF2_2                0xE66C4054                  // Transmit buffer data field 2 register 2
#define RSCFD0CFDTMDF2_3                0xE66C4074                  // Transmit buffer data field 2 register 3
#define RSCFD0CFDTMDF2_4                0xE66C4094                  // Transmit buffer data field 2 register 4
#define RSCFD0CFDTMDF2_5                0xE66C40B4                  // Transmit buffer data field 2 register 5
#define RSCFD0CFDTMDF2_6                0xE66C40D4                  // Transmit buffer data field 2 register 6
#define RSCFD0CFDTMDF2_7                0xE66C40F4                  // Transmit buffer data field 2 register 7
#define RSCFD0CFDTMDF2_8                0xE66C4114                  // Transmit buffer data field 2 register 8
#define RSCFD0CFDTMDF2_9                0xE66C4134                  // Transmit buffer data field 2 register 9
#define RSCFD0CFDTMDF2_10               0xE66C4154                  // Transmit buffer data field 2 register 10
#define RSCFD0CFDTMDF2_11               0xE66C4174                  // Transmit buffer data field 2 register 11
#define RSCFD0CFDTMDF2_12               0xE66C4194                  // Transmit buffer data field 2 register 12
#define RSCFD0CFDTMDF2_13               0xE66C41B4                  // Transmit buffer data field 2 register 13
#define RSCFD0CFDTMDF2_14               0xE66C41D4                  // Transmit buffer data field 2 register 14
#define RSCFD0CFDTMDF2_15               0xE66C41F4                  // Transmit buffer data field 2 register 15
#define RSCFD0CFDTMDF2_16               0xE66C4214                  // Transmit buffer data field 2 register 16
#define RSCFD0CFDTMDF2_17               0xE66C4234                  // Transmit buffer data field 2 register 17
#define RSCFD0CFDTMDF2_18               0xE66C4254                  // Transmit buffer data field 2 register 18
#define RSCFD0CFDTMDF2_19               0xE66C4274                  // Transmit buffer data field 2 register 19
#define RSCFD0CFDTMDF2_20               0xE66C4294                  // Transmit buffer data field 2 register 20
#define RSCFD0CFDTMDF2_21               0xE66C42B4                  // Transmit buffer data field 2 register 21
#define RSCFD0CFDTMDF2_22               0xE66C42D4                  // Transmit buffer data field 2 register 22
#define RSCFD0CFDTMDF2_23               0xE66C42F4                  // Transmit buffer data field 2 register 23
#define RSCFD0CFDTMDF2_24               0xE66C4314                  // Transmit buffer data field 2 register 24
#define RSCFD0CFDTMDF2_25               0xE66C4334                  // Transmit buffer data field 2 register 25
#define RSCFD0CFDTMDF2_26               0xE66C4354                  // Transmit buffer data field 2 register 26
#define RSCFD0CFDTMDF2_27               0xE66C4374                  // Transmit buffer data field 2 register 27
#define RSCFD0CFDTMDF2_28               0xE66C4394                  // Transmit buffer data field 2 register 28
#define RSCFD0CFDTMDF2_29               0xE66C43B4                  // Transmit buffer data field 2 register 29
#define RSCFD0CFDTMDF2_30               0xE66C43D4                  // Transmit buffer data field 2 register 30
#define RSCFD0CFDTMDF2_31               0xE66C43F4                  // Transmit buffer data field 2 register 31
#define RSCFD0CFDTMDF2_32               0xE66C4414                  // Transmit buffer data field 2 register 32
#define RSCFD0CFDTMDF2_33               0xE66C4434                  // Transmit buffer data field 2 register 33
#define RSCFD0CFDTMDF2_34               0xE66C4454                  // Transmit buffer data field 2 register 34
#define RSCFD0CFDTMDF2_35               0xE66C4474                  // Transmit buffer data field 2 register 35
#define RSCFD0CFDTMDF2_36               0xE66C4494                  // Transmit buffer data field 2 register 36
#define RSCFD0CFDTMDF2_37               0xE66C44B4                  // Transmit buffer data field 2 register 37
#define RSCFD0CFDTMDF2_38               0xE66C44D4                  // Transmit buffer data field 2 register 38
#define RSCFD0CFDTMDF2_39               0xE66C44F4                  // Transmit buffer data field 2 register 39
#define RSCFD0CFDTMDF2_40               0xE66C4514                  // Transmit buffer data field 2 register 40
#define RSCFD0CFDTMDF2_41               0xE66C4534                  // Transmit buffer data field 2 register 41
#define RSCFD0CFDTMDF2_42               0xE66C4554                  // Transmit buffer data field 2 register 42
#define RSCFD0CFDTMDF2_43               0xE66C4574                  // Transmit buffer data field 2 register 43
#define RSCFD0CFDTMDF2_44               0xE66C4594                  // Transmit buffer data field 2 register 44
#define RSCFD0CFDTMDF2_45               0xE66C45B4                  // Transmit buffer data field 2 register 45
#define RSCFD0CFDTMDF2_46               0xE66C45D4                  // Transmit buffer data field 2 register 46
#define RSCFD0CFDTMDF2_47               0xE66C45F4                  // Transmit buffer data field 2 register 47
#define RSCFD0CFDTMDF2_48               0xE66C4614                  // Transmit buffer data field 2 register 48
#define RSCFD0CFDTMDF2_49               0xE66C4634                  // Transmit buffer data field 2 register 49
#define RSCFD0CFDTMDF2_50               0xE66C4654                  // Transmit buffer data field 2 register 50
#define RSCFD0CFDTMDF2_51               0xE66C4674                  // Transmit buffer data field 2 register 51
#define RSCFD0CFDTMDF2_52               0xE66C4694                  // Transmit buffer data field 2 register 52
#define RSCFD0CFDTMDF2_53               0xE66C46B4                  // Transmit buffer data field 2 register 53
#define RSCFD0CFDTMDF2_54               0xE66C46D4                  // Transmit buffer data field 2 register 54
#define RSCFD0CFDTMDF2_55               0xE66C46F4                  // Transmit buffer data field 2 register 55
#define RSCFD0CFDTMDF2_56               0xE66C4714                  // Transmit buffer data field 2 register 56
#define RSCFD0CFDTMDF2_57               0xE66C4734                  // Transmit buffer data field 2 register 57
#define RSCFD0CFDTMDF2_58               0xE66C4754                  // Transmit buffer data field 2 register 58
#define RSCFD0CFDTMDF2_59               0xE66C4774                  // Transmit buffer data field 2 register 59
#define RSCFD0CFDTMDF2_60               0xE66C4794                  // Transmit buffer data field 2 register 60
#define RSCFD0CFDTMDF2_61               0xE66C47B4                  // Transmit buffer data field 2 register 61
#define RSCFD0CFDTMDF2_62               0xE66C47D4                  // Transmit buffer data field 2 register 62
#define RSCFD0CFDTMDF2_63               0xE66C47F4                  // Transmit buffer data field 2 register 63
#define RSCFD0CFDTMDF2_64               0xE66C4814                  // Transmit buffer data field 2 register 64
#define RSCFD0CFDTMDF2_65               0xE66C4834                  // Transmit buffer data field 2 register 65
#define RSCFD0CFDTMDF2_66               0xE66C4854                  // Transmit buffer data field 2 register 66
#define RSCFD0CFDTMDF2_67               0xE66C4874                  // Transmit buffer data field 2 register 67
#define RSCFD0CFDTMDF2_68               0xE66C4894                  // Transmit buffer data field 2 register 68
#define RSCFD0CFDTMDF2_69               0xE66C48B4                  // Transmit buffer data field 2 register 69
#define RSCFD0CFDTMDF2_70               0xE66C48D4                  // Transmit buffer data field 2 register 70
#define RSCFD0CFDTMDF2_71               0xE66C48F4                  // Transmit buffer data field 2 register 71
#define RSCFD0CFDTMDF2_72               0xE66C4914                  // Transmit buffer data field 2 register 72
#define RSCFD0CFDTMDF2_73               0xE66C4934                  // Transmit buffer data field 2 register 73
#define RSCFD0CFDTMDF2_74               0xE66C4954                  // Transmit buffer data field 2 register 74
#define RSCFD0CFDTMDF2_75               0xE66C4974                  // Transmit buffer data field 2 register 75
#define RSCFD0CFDTMDF2_76               0xE66C4994                  // Transmit buffer data field 2 register 76
#define RSCFD0CFDTMDF2_77               0xE66C49B4                  // Transmit buffer data field 2 register 77
#define RSCFD0CFDTMDF2_78               0xE66C49D4                  // Transmit buffer data field 2 register 78
#define RSCFD0CFDTMDF2_79               0xE66C49F4                  // Transmit buffer data field 2 register 79
#define RSCFD0CFDTMDF2_80               0xE66C4A14                  // Transmit buffer data field 2 register 80
#define RSCFD0CFDTMDF2_81               0xE66C4A34                  // Transmit buffer data field 2 register 81
#define RSCFD0CFDTMDF2_82               0xE66C4A54                  // Transmit buffer data field 2 register 82
#define RSCFD0CFDTMDF2_83               0xE66C4A74                  // Transmit buffer data field 2 register 83
#define RSCFD0CFDTMDF2_84               0xE66C4A94                  // Transmit buffer data field 2 register 84
#define RSCFD0CFDTMDF2_85               0xE66C4AB4                  // Transmit buffer data field 2 register 85
#define RSCFD0CFDTMDF2_86               0xE66C4AD4                  // Transmit buffer data field 2 register 86
#define RSCFD0CFDTMDF2_87               0xE66C4AF4                  // Transmit buffer data field 2 register 87
#define RSCFD0CFDTMDF2_88               0xE66C4B14                  // Transmit buffer data field 2 register 88
#define RSCFD0CFDTMDF2_89               0xE66C4B34                  // Transmit buffer data field 2 register 89
#define RSCFD0CFDTMDF2_90               0xE66C4B54                  // Transmit buffer data field 2 register 90
#define RSCFD0CFDTMDF2_91               0xE66C4B74                  // Transmit buffer data field 2 register 91
#define RSCFD0CFDTMDF2_92               0xE66C4B94                  // Transmit buffer data field 2 register 92
#define RSCFD0CFDTMDF2_93               0xE66C4BB4                  // Transmit buffer data field 2 register 93
#define RSCFD0CFDTMDF2_94               0xE66C4BD4                  // Transmit buffer data field 2 register 94
#define RSCFD0CFDTMDF2_95               0xE66C4BF4                  // Transmit buffer data field 2 register 95
#define RSCFD0CFDTMDF3_0                0xE66C4018                  // Transmit buffer data field 3 register 0
#define RSCFD0CFDTMDF3_1                0xE66C4038                  // Transmit buffer data field 3 register 1
#define RSCFD0CFDTMDF3_2                0xE66C4058                  // Transmit buffer data field 3 register 2
#define RSCFD0CFDTMDF3_3                0xE66C4078                  // Transmit buffer data field 3 register 3
#define RSCFD0CFDTMDF3_4                0xE66C4098                  // Transmit buffer data field 3 register 4
#define RSCFD0CFDTMDF3_5                0xE66C40B8                  // Transmit buffer data field 3 register 5
#define RSCFD0CFDTMDF3_6                0xE66C40D8                  // Transmit buffer data field 3 register 6
#define RSCFD0CFDTMDF3_7                0xE66C40F8                  // Transmit buffer data field 3 register 7
#define RSCFD0CFDTMDF3_8                0xE66C4118                  // Transmit buffer data field 3 register 8
#define RSCFD0CFDTMDF3_9                0xE66C4138                  // Transmit buffer data field 3 register 9
#define RSCFD0CFDTMDF3_10               0xE66C4158                  // Transmit buffer data field 3 register 10
#define RSCFD0CFDTMDF3_11               0xE66C4178                  // Transmit buffer data field 3 register 11
#define RSCFD0CFDTMDF3_12               0xE66C4198                  // Transmit buffer data field 3 register 12
#define RSCFD0CFDTMDF3_13               0xE66C41B8                  // Transmit buffer data field 3 register 13
#define RSCFD0CFDTMDF3_14               0xE66C41D8                  // Transmit buffer data field 3 register 14
#define RSCFD0CFDTMDF3_15               0xE66C41F8                  // Transmit buffer data field 3 register 15
#define RSCFD0CFDTMDF3_16               0xE66C4218                  // Transmit buffer data field 3 register 16
#define RSCFD0CFDTMDF3_17               0xE66C4238                  // Transmit buffer data field 3 register 17
#define RSCFD0CFDTMDF3_18               0xE66C4258                  // Transmit buffer data field 3 register 18
#define RSCFD0CFDTMDF3_19               0xE66C4278                  // Transmit buffer data field 3 register 19
#define RSCFD0CFDTMDF3_20               0xE66C4298                  // Transmit buffer data field 3 register 20
#define RSCFD0CFDTMDF3_21               0xE66C42B8                  // Transmit buffer data field 3 register 21
#define RSCFD0CFDTMDF3_22               0xE66C42D8                  // Transmit buffer data field 3 register 22
#define RSCFD0CFDTMDF3_23               0xE66C42F8                  // Transmit buffer data field 3 register 23
#define RSCFD0CFDTMDF3_24               0xE66C4318                  // Transmit buffer data field 3 register 24
#define RSCFD0CFDTMDF3_25               0xE66C4338                  // Transmit buffer data field 3 register 25
#define RSCFD0CFDTMDF3_26               0xE66C4358                  // Transmit buffer data field 3 register 26
#define RSCFD0CFDTMDF3_27               0xE66C4378                  // Transmit buffer data field 3 register 27
#define RSCFD0CFDTMDF3_28               0xE66C4398                  // Transmit buffer data field 3 register 28
#define RSCFD0CFDTMDF3_29               0xE66C43B8                  // Transmit buffer data field 3 register 29
#define RSCFD0CFDTMDF3_30               0xE66C43D8                  // Transmit buffer data field 3 register 30
#define RSCFD0CFDTMDF3_31               0xE66C43F8                  // Transmit buffer data field 3 register 31
#define RSCFD0CFDTMDF3_32               0xE66C4418                  // Transmit buffer data field 3 register 32
#define RSCFD0CFDTMDF3_33               0xE66C4438                  // Transmit buffer data field 3 register 33
#define RSCFD0CFDTMDF3_34               0xE66C4458                  // Transmit buffer data field 3 register 34
#define RSCFD0CFDTMDF3_35               0xE66C4478                  // Transmit buffer data field 3 register 35
#define RSCFD0CFDTMDF3_36               0xE66C4498                  // Transmit buffer data field 3 register 36
#define RSCFD0CFDTMDF3_37               0xE66C44B8                  // Transmit buffer data field 3 register 37
#define RSCFD0CFDTMDF3_38               0xE66C44D8                  // Transmit buffer data field 3 register 38
#define RSCFD0CFDTMDF3_39               0xE66C44F8                  // Transmit buffer data field 3 register 39
#define RSCFD0CFDTMDF3_40               0xE66C4518                  // Transmit buffer data field 3 register 40
#define RSCFD0CFDTMDF3_41               0xE66C4538                  // Transmit buffer data field 3 register 41
#define RSCFD0CFDTMDF3_42               0xE66C4558                  // Transmit buffer data field 3 register 42
#define RSCFD0CFDTMDF3_43               0xE66C4578                  // Transmit buffer data field 3 register 43
#define RSCFD0CFDTMDF3_44               0xE66C4598                  // Transmit buffer data field 3 register 44
#define RSCFD0CFDTMDF3_45               0xE66C45B8                  // Transmit buffer data field 3 register 45
#define RSCFD0CFDTMDF3_46               0xE66C45D8                  // Transmit buffer data field 3 register 46
#define RSCFD0CFDTMDF3_47               0xE66C45F8                  // Transmit buffer data field 3 register 47
#define RSCFD0CFDTMDF3_48               0xE66C4618                  // Transmit buffer data field 3 register 48
#define RSCFD0CFDTMDF3_49               0xE66C4638                  // Transmit buffer data field 3 register 49
#define RSCFD0CFDTMDF3_50               0xE66C4658                  // Transmit buffer data field 3 register 50
#define RSCFD0CFDTMDF3_51               0xE66C4678                  // Transmit buffer data field 3 register 51
#define RSCFD0CFDTMDF3_52               0xE66C4698                  // Transmit buffer data field 3 register 52
#define RSCFD0CFDTMDF3_53               0xE66C46B8                  // Transmit buffer data field 3 register 53
#define RSCFD0CFDTMDF3_54               0xE66C46D8                  // Transmit buffer data field 3 register 54
#define RSCFD0CFDTMDF3_55               0xE66C46F8                  // Transmit buffer data field 3 register 55
#define RSCFD0CFDTMDF3_56               0xE66C4718                  // Transmit buffer data field 3 register 56
#define RSCFD0CFDTMDF3_57               0xE66C4738                  // Transmit buffer data field 3 register 57
#define RSCFD0CFDTMDF3_58               0xE66C4758                  // Transmit buffer data field 3 register 58
#define RSCFD0CFDTMDF3_59               0xE66C4778                  // Transmit buffer data field 3 register 59
#define RSCFD0CFDTMDF3_60               0xE66C4798                  // Transmit buffer data field 3 register 60
#define RSCFD0CFDTMDF3_61               0xE66C47B8                  // Transmit buffer data field 3 register 61
#define RSCFD0CFDTMDF3_62               0xE66C47D8                  // Transmit buffer data field 3 register 62
#define RSCFD0CFDTMDF3_63               0xE66C47F8                  // Transmit buffer data field 3 register 63
#define RSCFD0CFDTMDF3_64               0xE66C4818                  // Transmit buffer data field 3 register 64
#define RSCFD0CFDTMDF3_65               0xE66C4838                  // Transmit buffer data field 3 register 65
#define RSCFD0CFDTMDF3_66               0xE66C4858                  // Transmit buffer data field 3 register 66
#define RSCFD0CFDTMDF3_67               0xE66C4878                  // Transmit buffer data field 3 register 67
#define RSCFD0CFDTMDF3_68               0xE66C4898                  // Transmit buffer data field 3 register 68
#define RSCFD0CFDTMDF3_69               0xE66C48B8                  // Transmit buffer data field 3 register 69
#define RSCFD0CFDTMDF3_70               0xE66C48D8                  // Transmit buffer data field 3 register 70
#define RSCFD0CFDTMDF3_71               0xE66C48F8                  // Transmit buffer data field 3 register 71
#define RSCFD0CFDTMDF3_72               0xE66C4918                  // Transmit buffer data field 3 register 72
#define RSCFD0CFDTMDF3_73               0xE66C4938                  // Transmit buffer data field 3 register 73
#define RSCFD0CFDTMDF3_74               0xE66C4958                  // Transmit buffer data field 3 register 74
#define RSCFD0CFDTMDF3_75               0xE66C4978                  // Transmit buffer data field 3 register 75
#define RSCFD0CFDTMDF3_76               0xE66C4998                  // Transmit buffer data field 3 register 76
#define RSCFD0CFDTMDF3_77               0xE66C49B8                  // Transmit buffer data field 3 register 77
#define RSCFD0CFDTMDF3_78               0xE66C49D8                  // Transmit buffer data field 3 register 78
#define RSCFD0CFDTMDF3_79               0xE66C49F8                  // Transmit buffer data field 3 register 79
#define RSCFD0CFDTMDF3_80               0xE66C4A18                  // Transmit buffer data field 3 register 80
#define RSCFD0CFDTMDF3_81               0xE66C4A38                  // Transmit buffer data field 3 register 81
#define RSCFD0CFDTMDF3_82               0xE66C4A58                  // Transmit buffer data field 3 register 82
#define RSCFD0CFDTMDF3_83               0xE66C4A78                  // Transmit buffer data field 3 register 83
#define RSCFD0CFDTMDF3_84               0xE66C4A98                  // Transmit buffer data field 3 register 84
#define RSCFD0CFDTMDF3_85               0xE66C4AB8                  // Transmit buffer data field 3 register 85
#define RSCFD0CFDTMDF3_86               0xE66C4AD8                  // Transmit buffer data field 3 register 86
#define RSCFD0CFDTMDF3_87               0xE66C4AF8                  // Transmit buffer data field 3 register 87
#define RSCFD0CFDTMDF3_88               0xE66C4B18                  // Transmit buffer data field 3 register 88
#define RSCFD0CFDTMDF3_89               0xE66C4B38                  // Transmit buffer data field 3 register 89
#define RSCFD0CFDTMDF3_90               0xE66C4B58                  // Transmit buffer data field 3 register 90
#define RSCFD0CFDTMDF3_91               0xE66C4B78                  // Transmit buffer data field 3 register 91
#define RSCFD0CFDTMDF3_92               0xE66C4B98                  // Transmit buffer data field 3 register 92
#define RSCFD0CFDTMDF3_93               0xE66C4BB8                  // Transmit buffer data field 3 register 93
#define RSCFD0CFDTMDF3_94               0xE66C4BD8                  // Transmit buffer data field 3 register 94
#define RSCFD0CFDTMDF3_95               0xE66C4BF8                  // Transmit buffer data field 3 register 95
#define RSCFD0CFDTMDF4_0                0xE66C401C                  // Transmit buffer data field 4 register 0
#define RSCFD0CFDTMDF4_1                0xE66C403C                  // Transmit buffer data field 4 register 1
#define RSCFD0CFDTMDF4_2                0xE66C405C                  // Transmit buffer data field 4 register 2
#define RSCFD0CFDTMDF4_3                0xE66C407C                  // Transmit buffer data field 4 register 3
#define RSCFD0CFDTMDF4_4                0xE66C409C                  // Transmit buffer data field 4 register 4
#define RSCFD0CFDTMDF4_5                0xE66C40BC                  // Transmit buffer data field 4 register 5
#define RSCFD0CFDTMDF4_6                0xE66C40DC                  // Transmit buffer data field 4 register 6
#define RSCFD0CFDTMDF4_7                0xE66C40FC                  // Transmit buffer data field 4 register 7
#define RSCFD0CFDTMDF4_8                0xE66C411C                  // Transmit buffer data field 4 register 8
#define RSCFD0CFDTMDF4_9                0xE66C413C                  // Transmit buffer data field 4 register 9
#define RSCFD0CFDTMDF4_10               0xE66C415C                  // Transmit buffer data field 4 register 10
#define RSCFD0CFDTMDF4_11               0xE66C417C                  // Transmit buffer data field 4 register 11
#define RSCFD0CFDTMDF4_12               0xE66C419C                  // Transmit buffer data field 4 register 12
#define RSCFD0CFDTMDF4_13               0xE66C41BC                  // Transmit buffer data field 4 register 13
#define RSCFD0CFDTMDF4_14               0xE66C41DC                  // Transmit buffer data field 4 register 14
#define RSCFD0CFDTMDF4_15               0xE66C41FC                  // Transmit buffer data field 4 register 15
#define RSCFD0CFDTMDF4_16               0xE66C421C                  // Transmit buffer data field 4 register 16
#define RSCFD0CFDTMDF4_17               0xE66C423C                  // Transmit buffer data field 4 register 17
#define RSCFD0CFDTMDF4_18               0xE66C425C                  // Transmit buffer data field 4 register 18
#define RSCFD0CFDTMDF4_19               0xE66C427C                  // Transmit buffer data field 4 register 19
#define RSCFD0CFDTMDF4_20               0xE66C429C                  // Transmit buffer data field 4 register 20
#define RSCFD0CFDTMDF4_21               0xE66C42BC                  // Transmit buffer data field 4 register 21
#define RSCFD0CFDTMDF4_22               0xE66C42DC                  // Transmit buffer data field 4 register 22
#define RSCFD0CFDTMDF4_23               0xE66C42FC                  // Transmit buffer data field 4 register 23
#define RSCFD0CFDTMDF4_24               0xE66C431C                  // Transmit buffer data field 4 register 24
#define RSCFD0CFDTMDF4_25               0xE66C433C                  // Transmit buffer data field 4 register 25
#define RSCFD0CFDTMDF4_26               0xE66C435C                  // Transmit buffer data field 4 register 26
#define RSCFD0CFDTMDF4_27               0xE66C437C                  // Transmit buffer data field 4 register 27
#define RSCFD0CFDTMDF4_28               0xE66C439C                  // Transmit buffer data field 4 register 28
#define RSCFD0CFDTMDF4_29               0xE66C43BC                  // Transmit buffer data field 4 register 29
#define RSCFD0CFDTMDF4_30               0xE66C43DC                  // Transmit buffer data field 4 register 30
#define RSCFD0CFDTMDF4_31               0xE66C43FC                  // Transmit buffer data field 4 register 31
#define RSCFD0CFDTMDF4_32               0xE66C441C                  // Transmit buffer data field 4 register 32
#define RSCFD0CFDTMDF4_33               0xE66C443C                  // Transmit buffer data field 4 register 33
#define RSCFD0CFDTMDF4_34               0xE66C445C                  // Transmit buffer data field 4 register 34
#define RSCFD0CFDTMDF4_35               0xE66C447C                  // Transmit buffer data field 4 register 35
#define RSCFD0CFDTMDF4_36               0xE66C449C                  // Transmit buffer data field 4 register 36
#define RSCFD0CFDTMDF4_37               0xE66C44BC                  // Transmit buffer data field 4 register 37
#define RSCFD0CFDTMDF4_38               0xE66C44DC                  // Transmit buffer data field 4 register 38
#define RSCFD0CFDTMDF4_39               0xE66C44FC                  // Transmit buffer data field 4 register 39
#define RSCFD0CFDTMDF4_40               0xE66C451C                  // Transmit buffer data field 4 register 40
#define RSCFD0CFDTMDF4_41               0xE66C453C                  // Transmit buffer data field 4 register 41
#define RSCFD0CFDTMDF4_42               0xE66C455C                  // Transmit buffer data field 4 register 42
#define RSCFD0CFDTMDF4_43               0xE66C457C                  // Transmit buffer data field 4 register 43
#define RSCFD0CFDTMDF4_44               0xE66C459C                  // Transmit buffer data field 4 register 44
#define RSCFD0CFDTMDF4_45               0xE66C45BC                  // Transmit buffer data field 4 register 45
#define RSCFD0CFDTMDF4_46               0xE66C45DC                  // Transmit buffer data field 4 register 46
#define RSCFD0CFDTMDF4_47               0xE66C45FC                  // Transmit buffer data field 4 register 47
#define RSCFD0CFDTMDF4_48               0xE66C461C                  // Transmit buffer data field 4 register 48
#define RSCFD0CFDTMDF4_49               0xE66C463C                  // Transmit buffer data field 4 register 49
#define RSCFD0CFDTMDF4_50               0xE66C465C                  // Transmit buffer data field 4 register 50
#define RSCFD0CFDTMDF4_51               0xE66C467C                  // Transmit buffer data field 4 register 51
#define RSCFD0CFDTMDF4_52               0xE66C469C                  // Transmit buffer data field 4 register 52
#define RSCFD0CFDTMDF4_53               0xE66C46BC                  // Transmit buffer data field 4 register 53
#define RSCFD0CFDTMDF4_54               0xE66C46DC                  // Transmit buffer data field 4 register 54
#define RSCFD0CFDTMDF4_55               0xE66C46FC                  // Transmit buffer data field 4 register 55
#define RSCFD0CFDTMDF4_56               0xE66C471C                  // Transmit buffer data field 4 register 56
#define RSCFD0CFDTMDF4_57               0xE66C473C                  // Transmit buffer data field 4 register 57
#define RSCFD0CFDTMDF4_58               0xE66C475C                  // Transmit buffer data field 4 register 58
#define RSCFD0CFDTMDF4_59               0xE66C477C                  // Transmit buffer data field 4 register 59
#define RSCFD0CFDTMDF4_60               0xE66C479C                  // Transmit buffer data field 4 register 60
#define RSCFD0CFDTMDF4_61               0xE66C47BC                  // Transmit buffer data field 4 register 61
#define RSCFD0CFDTMDF4_62               0xE66C47DC                  // Transmit buffer data field 4 register 62
#define RSCFD0CFDTMDF4_63               0xE66C47FC                  // Transmit buffer data field 4 register 63
#define RSCFD0CFDTMDF4_64               0xE66C481C                  // Transmit buffer data field 4 register 64
#define RSCFD0CFDTMDF4_65               0xE66C483C                  // Transmit buffer data field 4 register 65
#define RSCFD0CFDTMDF4_66               0xE66C485C                  // Transmit buffer data field 4 register 66
#define RSCFD0CFDTMDF4_67               0xE66C487C                  // Transmit buffer data field 4 register 67
#define RSCFD0CFDTMDF4_68               0xE66C489C                  // Transmit buffer data field 4 register 68
#define RSCFD0CFDTMDF4_69               0xE66C48BC                  // Transmit buffer data field 4 register 69
#define RSCFD0CFDTMDF4_70               0xE66C48DC                  // Transmit buffer data field 4 register 70
#define RSCFD0CFDTMDF4_71               0xE66C48FC                  // Transmit buffer data field 4 register 71
#define RSCFD0CFDTMDF4_72               0xE66C491C                  // Transmit buffer data field 4 register 72
#define RSCFD0CFDTMDF4_73               0xE66C493C                  // Transmit buffer data field 4 register 73
#define RSCFD0CFDTMDF4_74               0xE66C495C                  // Transmit buffer data field 4 register 74
#define RSCFD0CFDTMDF4_75               0xE66C497C                  // Transmit buffer data field 4 register 75
#define RSCFD0CFDTMDF4_76               0xE66C499C                  // Transmit buffer data field 4 register 76
#define RSCFD0CFDTMDF4_77               0xE66C49BC                  // Transmit buffer data field 4 register 77
#define RSCFD0CFDTMDF4_78               0xE66C49DC                  // Transmit buffer data field 4 register 78
#define RSCFD0CFDTMDF4_79               0xE66C49FC                  // Transmit buffer data field 4 register 79
#define RSCFD0CFDTMDF4_80               0xE66C4A1C                  // Transmit buffer data field 4 register 80
#define RSCFD0CFDTMDF4_81               0xE66C4A3C                  // Transmit buffer data field 4 register 81
#define RSCFD0CFDTMDF4_82               0xE66C4A5C                  // Transmit buffer data field 4 register 82
#define RSCFD0CFDTMDF4_83               0xE66C4A7C                  // Transmit buffer data field 4 register 83
#define RSCFD0CFDTMDF4_84               0xE66C4A9C                  // Transmit buffer data field 4 register 84
#define RSCFD0CFDTMDF4_85               0xE66C4ABC                  // Transmit buffer data field 4 register 85
#define RSCFD0CFDTMDF4_86               0xE66C4ADC                  // Transmit buffer data field 4 register 86
#define RSCFD0CFDTMDF4_87               0xE66C4AFC                  // Transmit buffer data field 4 register 87
#define RSCFD0CFDTMDF4_88               0xE66C4B1C                  // Transmit buffer data field 4 register 88
#define RSCFD0CFDTMDF4_89               0xE66C4B3C                  // Transmit buffer data field 4 register 89
#define RSCFD0CFDTMDF4_90               0xE66C4B5C                  // Transmit buffer data field 4 register 90
#define RSCFD0CFDTMDF4_91               0xE66C4B7C                  // Transmit buffer data field 4 register 91
#define RSCFD0CFDTMDF4_92               0xE66C4B9C                  // Transmit buffer data field 4 register 92
#define RSCFD0CFDTMDF4_93               0xE66C4BBC                  // Transmit buffer data field 4 register 93
#define RSCFD0CFDTMDF4_94               0xE66C4BDC                  // Transmit buffer data field 4 register 94
#define RSCFD0CFDTMDF4_95               0xE66C4BFC                  // Transmit buffer data field 4 register 95
#define RSCFD0CFDTMIEC0                 0xE66C0390                  // Transmit buffer interrupt enable configuration register 0
#define RSCFD0CFDTMIEC1                 0xE66C0394                  // Transmit buffer interrupt enable configuration register 1
#define RSCFD0CFDTMIEC2                 0xE66C0398                  // Transmit buffer interrupt enable configuration register 2
#define RSCFD0CFDTMTRSTS0               0xE66C0350                  // Transmit buffer transmit request status register 0
#define RSCFD0CFDTMTRSTS1               0xE66C0354                  // Transmit buffer transmit request status register 1
#define RSCFD0CFDTMTRSTS2               0xE66C0358                  // Transmit buffer transmit request status register 2
#define RSCFD0CFDTMTARSTS0              0xE66C0360                  // Transmit buffer transmit abort request status register 0
#define RSCFD0CFDTMTARSTS1              0xE66C0364                  // Transmit buffer transmit abort request status register 1
#define RSCFD0CFDTMTARSTS2              0xE66C0368                  // Transmit buffer transmit abort request status register 2
#define RSCFD0CFDTMTCSTS0               0xE66C0370                  // Transmit buffer transmit complete status register 0
#define RSCFD0CFDTMTCSTS1               0xE66C0374                  // Transmit buffer transmit complete status register 1
#define RSCFD0CFDTMTCSTS2               0xE66C0378                  // Transmit buffer transmit complete status register 2
#define RSCFD0CFDTMTASTS0               0xE66C0380                  // Transmit buffer transmit abort status register 0
#define RSCFD0CFDTMTASTS1               0xE66C0384                  // Transmit buffer transmit abort status register 1
#define RSCFD0CFDTMTASTS2               0xE66C0388                  // Transmit buffer transmit abort status register 2
#define RSCFD0CFDTXQCC0                 0xE66C03A0                  // Transmit queue configuration and control register 0
#define RSCFD0CFDTXQCC1                 0xE66C03A4                  // Transmit queue configuration and control register 1
#define RSCFD0CFDTXQSTS0                0xE66C03C0                  // Transmit queue status register 0
#define RSCFD0CFDTXQSTS1                0xE66C03C4                  // Transmit queue status register 1
#define RSCFD0CFDTXQPCTR0               0xE66C03E0                  // Transmit queue pointer control register 0
#define RSCFD0CFDTXQPCTR1               0xE66C03E4                  // Transmit queue pointer control register 1
#define RSCFD0CFDTHLCC0                 0xE66C0400                  // Transmit history configuration and control register 0
#define RSCFD0CFDTHLCC1                 0xE66C0404                  // Transmit history configuration and control register 1
#define RSCFD0CFDTHLSTS0                0xE66C0420                  // Transmit history status register 0
#define RSCFD0CFDTHLSTS1                0xE66C0424                  // Transmit history status register 1
#define RSCFD0CFDTHLPCTR0               0xE66C0440                  // Transmit history pointer control register 0
#define RSCFD0CFDTHLPCTR1               0xE66C0444                  // Transmit history pointer control register 1
#define RSCFD0CFDTHLACC0                0xE66C6000                  // Transmit history access register 0
#define RSCFD0CFDTHLACC1                0xE66C6004                  // Transmit history access register 1
#define RSCFD0CFDGTSTCFG                0xE66C0468                  // Global test configuration register
#define RSCFD0CFDGTSTCTR                0xE66C046C                  // Global test control register
#define RSCFD0CFDGLOCKK                 0xE66C047C                  // Global lock key register
#define RSCFD0CFDRPGACCz                0xE66C6400                  // RAM test page access register z


// *** 53. FlexRay **********************************************************************************************************************************

// FlexRay
#define FR_FRPV                         0xE6B00000                  // R     32/16/8 FlexRay Product Version register 
#define FR_FROC                         0xE6B00004                  // R/W   32/16/8 FlexRay Operation Control register 
#define FR_FROS                         0xE6B0000C                  // R/W   32/16/8 FlexRay Operation Status register 
#define FR_FRLCK                        0xE6B0001C                  // R/W   32/16/8 FlexRay LoCK register 
#define FR_FREIR                        0xE6B00020                  // R/W   32/16/8 FlexRay Error Interrupt Register 
#define FR_FRSIR                        0xE6B00024                  // R/W   32/16/8 FlexRay Status Interrupt Register 
#define FR_FREILS                       0xE6B00028                  // R/W   32/16/8 FlexRay Error Interrupt Line Select 
#define FR_FRSILS                       0xE6B0002C                  // R/W   32/16/8 FlexRay Status Interrupt Line Select 
#define FR_FREIES                       0xE6B00030                  // R/W   32/16/8 FlexRay Error Interrupt Enable Set 
#define FR_FREIER                       0xE6B00034                  // R/W   32/16/8 FlexRay Error Interrupt Enable Reset 
#define FR_FRSIES                       0xE6B00038                  // R/W   32/16/8 FlexRay Status Interrupt Enable Set 
#define FR_FRSIER                       0xE6B0003C                  // R/W   32/16/8 FlexRay Status Interrupt Enable Reset 
#define FR_FRILE                        0xE6B00040                  // R/W   32/16/8 FlexRay Interrupt Line Enable 
#define FR_FRT0C                        0xE6B00044                  // R/W   32/16/8 FlexRay Timer 0 Configuration 
#define FR_FRT1C                        0xE6B00048                  // R/W   32/16/8 FlexRay Timer 1 Configuration 
#define FR_FRSTPW1                      0xE6B0004C                  // R/W   32/16/8 FlexRay STop Watch register 1 
#define FR_FRSTPW2                      0xE6B00050                  // R/W   32/16/8 FlexRay STop Watch register 2 
#define FR_FRSUCC1                      0xE6B00080                  // R/W   32/16/8 FlexRay SUC Configuration register1 
#define FR_FRSUCC2                      0xE6B00084                  // R/W   32/16/8 FlexRay SUC Configuration register2 
#define FR_FRSUCC3                      0xE6B00088                  // R/W   32/16/8 FlexRay SUC Configuration register3 
#define FR_FRNEMC                       0xE6B0008C                  // R/W   32/16/8 FlexRay NEM Configuration register 
#define FR_FRPRTC1                      0xE6B00090                  // R/W   32/16/8 FlexRay PRT Configuration register1 
#define FR_FRPRTC2                      0xE6B00094                  // R/W   32/16/8 FlexRay PRT Configuration register2 
#define FR_FRMHDC                       0xE6B00098                  // R/W   32/16/8 FlexRay MHD Configuration register 
#define FR_FRGTUC1                      0xE6B000A0                  // R/W   32/16/8 FlexRay GTU Configuration register1 
#define FR_FRGTUC2                      0xE6B000A4                  // R/W   32/16/8 FlexRay GTU Configuration register2 
#define FR_FRGTUC3                      0xE6B000A8                  // R/W   32/16/8 FlexRay GTU Configuration register3 
#define FR_FRGTUC4                      0xE6B000AC                  // R/W   32/16/8 FlexRay GTU Configuration register4 
#define FR_FRGTUC5                      0xE6B000B0                  // R/W   32/16/8 FlexRay GTU Configuration register5 
#define FR_FRGTUC6                      0xE6B000B4                  // R/W   32/16/8 FlexRay GTU Configuration register6 
#define FR_FRGTUC7                      0xE6B000B8                  // R/W   32/16/8 FlexRay GTU Configuration register7 
#define FR_FRGTUC8                      0xE6B000BC                  // R/W   32/16/8 FlexRay GTU Configuration register8 
#define FR_FRGTUC9                      0xE6B000C0                  // R/W   32/16/8 FlexRay GTU Configuration register9 
#define FR_FRGTUC10                     0xE6B000C4                  // R/W   32/16/8 FlexRay GTU Configuration Register10 
#define FR_FRGTUC11                     0xE6B000C8                  // R/W   32/16/8 FlexRay GTU Configuration Register11 
#define FR_FRCCSV                       0xE6B00100                  // R/W   32/16/8 FlexRay CC Status Vector 
#define FR_FRCCEV                       0xE6B00104                  // R/W   32/16/8 FlexRay CC Error Vector 
#define FR_FRSCV                        0xE6B00110                  // R/W   32/16/8 FlexRay Slot Counter Value 
#define FR_FRMTCCV                      0xE6B00114                  // R/W   32/16/8 FlexRay Macrotick and CycleCounter Value 
#define FR_FRRCV                        0xE6B00118                  // R/W   32/16/8 FlexRay Rate Correction Value 
#define FR_FROCV                        0xE6B0011C                  // R/W   32/16/8 FlexRay Offset Correction Value 
#define FR_FRSFS                        0xE6B00120                  // R/W   32/16/8 FlexRay Sync Frame Status 
#define FR_FRSWNIT                      0xE6B00124                  // R/W   32/16/8 FlexRay Symbol Window and NIT status 
#define FR_FRACS                        0xE6B00128                  // R/W   32/16/8 FlexRay Aggregated Channel Status 
#define FR_FRESID1                      0xE6B00130                  // R/W   32/16/8 FlexRay Even Sync ID 1
#define FR_FRESID2                      0xE6B00134                  // R/W   32/16/8 FlexRay Even Sync ID 2
#define FR_FRESID3                      0xE6B00138                  // R/W   32/16/8 FlexRay Even Sync ID 3
#define FR_FRESID4                      0xE6B0013C                  // R/W   32/16/8 FlexRay Even Sync ID 4
#define FR_FRESID5                      0xE6B00140                  // R/W   32/16/8 FlexRay Even Sync ID 5
#define FR_FRESID6                      0xE6B00144                  // R/W   32/16/8 FlexRay Even Sync ID 6
#define FR_FRESID7                      0xE6B00148                  // R/W   32/16/8 FlexRay Even Sync ID 7
#define FR_FRESID8                      0xE6B0014C                  // R/W   32/16/8 FlexRay Even Sync ID 8
#define FR_FRESID9                      0xE6B00150                  // R/W   32/16/8 FlexRay Even Sync ID 9
#define FR_FRESID10                     0xE6B00154                  // R/W   32/16/8 FlexRay Even Sync ID 10
#define FR_FRESID11                     0xE6B00158                  // R/W   32/16/8 FlexRay Even Sync ID 11
#define FR_FRESID12                     0xE6B0015C                  // R/W   32/16/8 FlexRay Even Sync ID 12
#define FR_FRESID13                     0xE6B00160                  // R/W   32/16/8 FlexRay Even Sync ID 13
#define FR_FRESID14                     0xE6B00164                  // R/W   32/16/8 FlexRay Even Sync ID 14
#define FR_FRESID15                     0xE6B00168                  // R/W   32/16/8 FlexRay Even Sync ID 15
#define FR_FROSID1                      0xE6B00170                  // R/W   32/16/8 FlexRay Odd Sync ID 1
#define FR_FROSID2                      0xE6B00174                  // R/W   32/16/8 FlexRay Odd Sync ID 2
#define FR_FROSID3                      0xE6B00178                  // R/W   32/16/8 FlexRay Odd Sync ID 3
#define FR_FROSID4                      0xE6B0017C                  // R/W   32/16/8 FlexRay Odd Sync ID 4
#define FR_FROSID5                      0xE6B00180                  // R/W   32/16/8 FlexRay Odd Sync ID 5
#define FR_FROSID6                      0xE6B00184                  // R/W   32/16/8 FlexRay Odd Sync ID 6
#define FR_FROSID7                      0xE6B00188                  // R/W   32/16/8 FlexRay Odd Sync ID 7
#define FR_FROSID8                      0xE6B0018C                  // R/W   32/16/8 FlexRay Odd Sync ID 8
#define FR_FROSID9                      0xE6B00190                  // R/W   32/16/8 FlexRay Odd Sync ID 9
#define FR_FROSID10                     0xE6B00194                  // R/W   32/16/8 FlexRay Odd Sync ID 10
#define FR_FROSID11                     0xE6B00198                  // R/W   32/16/8 FlexRay Odd Sync ID 11
#define FR_FROSID12                     0xE6B0019C                  // R/W   32/16/8 FlexRay Odd Sync ID 12
#define FR_FROSID13                     0xE6B001A0                  // R/W   32/16/8 FlexRay Odd Sync ID 13
#define FR_FROSID14                     0xE6B001A4                  // R/W   32/16/8 FlexRay Odd Sync ID 14
#define FR_FROSID15                     0xE6B001A8                  // R/W   32/16/8 FlexRay Odd Sync ID 15
#define FR_FRNMV1                       0xE6B001B0                  // R/W   32/16/8 FlexRay Network Management Vector 1
#define FR_FRNMV2                       0xE6B001B4                  // R/W   32/16/8 FlexRay Network Management Vector 2
#define FR_FRNMV3                       0xE6B001B8                  // R/W   32/16/8 FlexRay Network Management Vector 3
#define FR_FRMRC                        0xE6B00300                  // R/W   32/16/8 FlexRay Message Ram Configuration 
#define FR_FRFRF                        0xE6B00304                  // R/W   32/16/8 FlexRay FIFO Rejection Filter 
#define FR_FRFRFM                       0xE6B00308                  // R/W   32/16/8 FlexRay FIFO Rejection Filter Mask 
#define FR_FRFCL                        0xE6B0030C                  // R/W   32/16/8 FlexRay FIFO Critical Level 
#define FR_FRMHDS                       0xE6B00310                  // R/W   32/16/8 FlexRay Message HanDler Status 
#define FR_FRLDTS                       0xE6B00314                  // R/W   32/16/8 FlexRay Last Dynamic Transmit Slot 
#define FR_FRFSR                        0xE6B00318                  // R/W   32/16/8 FlexRay FIFO Status Register 
#define FR_FRMHDF                       0xE6B0031C                  // R/W   32/16/8 FlexRay Message HanDler constraints Flags 
#define FR_FRTXRQ1                      0xE6B00320                  // R/W   32/16/8 FlexRay Transmission ReQuest 1
#define FR_FRTXRQ2                      0xE6B00324                  // R/W   32/16/8 FlexRay Transmission ReQuest 2
#define FR_FRTXRQ3                      0xE6B00328                  // R/W   32/16/8 FlexRay Transmission ReQuest 3
#define FR_FRTXRQ4                      0xE6B0032C                  // R/W   32/16/8 FlexRay Transmission ReQuest 4
#define FR_FRNDAT1                      0xE6B00330                  // R/W   32/16/8 FlexRay New DATa 1
#define FR_FRNDAT2                      0xE6B00334                  // R/W   32/16/8 FlexRay New DATa 2
#define FR_FRNDAT3                      0xE6B00338                  // R/W   32/16/8 FlexRay New DATa 3
#define FR_FRNDAT4                      0xE6B0033C                  // R/W   32/16/8 FlexRay New DATa 4
#define FR_FRMBSC1                      0xE6B00340                  // R/W   32/16/8 FlexRay Message Buffer Status Changed 1
#define FR_FRMBSC2                      0xE6B00344                  // R/W   32/16/8 FlexRay Message Buffer Status Changed 2
#define FR_FRMBSC3                      0xE6B00348                  // R/W   32/16/8 FlexRay Message Buffer Status Changed 3
#define FR_FRMBSC4                      0xE6B0034C                  // R/W   32/16/8 FlexRay Message Buffer Status Changed 4
#define FR_FRCREL                       0xE6B003F0                  // R/W   32/16/8 FlexRay Core RELease register 
#define FR_FRENDN                       0xE6B003F4                  // R/W   32/16/8 FlexRay ENDiaN Register 
#define FR_FRWRDS1                      0xE6B00400                  // R/W   32/16/8 FlexRay WRite Data Section 1
#define FR_FRWRDS2                      0xE6B00404                  // R/W   32/16/8 FlexRay WRite Data Section 2
#define FR_FRWRDS3                      0xE6B00408                  // R/W   32/16/8 FlexRay WRite Data Section 3
#define FR_FRWRDS4                      0xE6B0040C                  // R/W   32/16/8 FlexRay WRite Data Section 4
#define FR_FRWRDS5                      0xE6B00410                  // R/W   32/16/8 FlexRay WRite Data Section 5
#define FR_FRWRDS6                      0xE6B00414                  // R/W   32/16/8 FlexRay WRite Data Section 6
#define FR_FRWRDS7                      0xE6B00418                  // R/W   32/16/8 FlexRay WRite Data Section 7
#define FR_FRWRDS8                      0xE6B0041C                  // R/W   32/16/8 FlexRay WRite Data Section 8
#define FR_FRWRDS9                      0xE6B00420                  // R/W   32/16/8 FlexRay WRite Data Section 9
#define FR_FRWRDS10                     0xE6B00424                  // R/W   32/16/8 FlexRay WRite Data Section 10
#define FR_FRWRDS11                     0xE6B00428                  // R/W   32/16/8 FlexRay WRite Data Section 11
#define FR_FRWRDS12                     0xE6B0042C                  // R/W   32/16/8 FlexRay WRite Data Section 12
#define FR_FRWRDS13                     0xE6B00430                  // R/W   32/16/8 FlexRay WRite Data Section 13
#define FR_FRWRDS14                     0xE6B00434                  // R/W   32/16/8 FlexRay WRite Data Section 14
#define FR_FRWRDS15                     0xE6B00438                  // R/W   32/16/8 FlexRay WRite Data Section 15
#define FR_FRWRDS16                     0xE6B0043C                  // R/W   32/16/8 FlexRay WRite Data Section 16
#define FR_FRWRDS17                     0xE6B00440                  // R/W   32/16/8 FlexRay WRite Data Section 17
#define FR_FRWRDS18                     0xE6B00444                  // R/W   32/16/8 FlexRay WRite Data Section 18
#define FR_FRWRDS19                     0xE6B00448                  // R/W   32/16/8 FlexRay WRite Data Section 19
#define FR_FRWRDS20                     0xE6B0044C                  // R/W   32/16/8 FlexRay WRite Data Section 20
#define FR_FRWRDS21                     0xE6B00450                  // R/W   32/16/8 FlexRay WRite Data Section 21
#define FR_FRWRDS22                     0xE6B00454                  // R/W   32/16/8 FlexRay WRite Data Section 22
#define FR_FRWRDS23                     0xE6B00458                  // R/W   32/16/8 FlexRay WRite Data Section 23
#define FR_FRWRDS24                     0xE6B0045C                  // R/W   32/16/8 FlexRay WRite Data Section 24
#define FR_FRWRDS25                     0xE6B00460                  // R/W   32/16/8 FlexRay WRite Data Section 25
#define FR_FRWRDS26                     0xE6B00464                  // R/W   32/16/8 FlexRay WRite Data Section 26
#define FR_FRWRDS27                     0xE6B00468                  // R/W   32/16/8 FlexRay WRite Data Section 27
#define FR_FRWRDS28                     0xE6B0046C                  // R/W   32/16/8 FlexRay WRite Data Section 28
#define FR_FRWRDS29                     0xE6B00470                  // R/W   32/16/8 FlexRay WRite Data Section 29
#define FR_FRWRDS30                     0xE6B00474                  // R/W   32/16/8 FlexRay WRite Data Section 30
#define FR_FRWRDS31                     0xE6B00478                  // R/W   32/16/8 FlexRay WRite Data Section 31
#define FR_FRWRDS32                     0xE6B0047C                  // R/W   32/16/8 FlexRay WRite Data Section 32
#define FR_FRWRDS33                     0xE6B00480                  // R/W   32/16/8 FlexRay WRite Data Section 33
#define FR_FRWRDS34                     0xE6B00484                  // R/W   32/16/8 FlexRay WRite Data Section 34
#define FR_FRWRDS35                     0xE6B00488                  // R/W   32/16/8 FlexRay WRite Data Section 35
#define FR_FRWRDS36                     0xE6B0048C                  // R/W   32/16/8 FlexRay WRite Data Section 36
#define FR_FRWRDS37                     0xE6B00490                  // R/W   32/16/8 FlexRay WRite Data Section 37
#define FR_FRWRDS38                     0xE6B00494                  // R/W   32/16/8 FlexRay WRite Data Section 38
#define FR_FRWRDS39                     0xE6B00498                  // R/W   32/16/8 FlexRay WRite Data Section 39
#define FR_FRWRDS40                     0xE6B0049C                  // R/W   32/16/8 FlexRay WRite Data Section 40
#define FR_FRWRDS41                     0xE6B004A0                  // R/W   32/16/8 FlexRay WRite Data Section 41
#define FR_FRWRDS42                     0xE6B004A4                  // R/W   32/16/8 FlexRay WRite Data Section 42
#define FR_FRWRDS43                     0xE6B004A8                  // R/W   32/16/8 FlexRay WRite Data Section 43
#define FR_FRWRDS44                     0xE6B004AC                  // R/W   32/16/8 FlexRay WRite Data Section 44
#define FR_FRWRDS45                     0xE6B004B0                  // R/W   32/16/8 FlexRay WRite Data Section 45
#define FR_FRWRDS46                     0xE6B004B4                  // R/W   32/16/8 FlexRay WRite Data Section 46
#define FR_FRWRDS47                     0xE6B004B8                  // R/W   32/16/8 FlexRay WRite Data Section 47
#define FR_FRWRDS48                     0xE6B004BC                  // R/W   32/16/8 FlexRay WRite Data Section 48
#define FR_FRWRDS49                     0xE6B004C0                  // R/W   32/16/8 FlexRay WRite Data Section 49
#define FR_FRWRDS50                     0xE6B004C4                  // R/W   32/16/8 FlexRay WRite Data Section 50
#define FR_FRWRDS51                     0xE6B004C8                  // R/W   32/16/8 FlexRay WRite Data Section 51
#define FR_FRWRDS52                     0xE6B004CC                  // R/W   32/16/8 FlexRay WRite Data Section 52
#define FR_FRWRDS53                     0xE6B004D0                  // R/W   32/16/8 FlexRay WRite Data Section 53
#define FR_FRWRDS54                     0xE6B004D4                  // R/W   32/16/8 FlexRay WRite Data Section 54
#define FR_FRWRDS55                     0xE6B004D8                  // R/W   32/16/8 FlexRay WRite Data Section 55
#define FR_FRWRDS56                     0xE6B004DC                  // R/W   32/16/8 FlexRay WRite Data Section 56
#define FR_FRWRDS57                     0xE6B004E0                  // R/W   32/16/8 FlexRay WRite Data Section 57
#define FR_FRWRDS58                     0xE6B004E4                  // R/W   32/16/8 FlexRay WRite Data Section 58
#define FR_FRWRDS59                     0xE6B004E8                  // R/W   32/16/8 FlexRay WRite Data Section 59
#define FR_FRWRDS60                     0xE6B004EC                  // R/W   32/16/8 FlexRay WRite Data Section 60
#define FR_FRWRDS61                     0xE6B004F0                  // R/W   32/16/8 FlexRay WRite Data Section 61
#define FR_FRWRDS62                     0xE6B004F4                  // R/W   32/16/8 FlexRay WRite Data Section 62
#define FR_FRWRDS63                     0xE6B004F8                  // R/W   32/16/8 FlexRay WRite Data Section 63
#define FR_FRWRDS64                     0xE6B004FC                  // R/W   32/16/8 FlexRay WRite Data Section 64
#define FR_FRWRHS1                      0xE6B00500                  // R/W   32/16/8 FlexRay WRite Header Section 1 
#define FR_FRWRHS2                      0xE6B00504                  // R/W   32/16/8 FlexRay WRite Header Section 2 
#define FR_FRWRHS3                      0xE6B00508                  // R/W   32/16/8 FlexRay WRite Header Section 3 
#define FR_FRIBCM                       0xE6B00510                  // R/W   32/16/8 FlexRay Input Buffer Command Mask 
#define FR_FRIBCR                       0xE6B00514                  // R/W   32/16/8 FlexRay Input Buffer Command Request 
#define FR_FRRDDS1                      0xE6B00600                  // R/W   32/16/8 FlexRay ReaD Data Section 1
#define FR_FRRDDS2                      0xE6B00604                  // R/W   32/16/8 FlexRay ReaD Data Section 2
#define FR_FRRDDS3                      0xE6B00608                  // R/W   32/16/8 FlexRay ReaD Data Section 3
#define FR_FRRDDS4                      0xE6B0060C                  // R/W   32/16/8 FlexRay ReaD Data Section 4
#define FR_FRRDDS5                      0xE6B00610                  // R/W   32/16/8 FlexRay ReaD Data Section 5
#define FR_FRRDDS6                      0xE6B00614                  // R/W   32/16/8 FlexRay ReaD Data Section 6
#define FR_FRRDDS7                      0xE6B00618                  // R/W   32/16/8 FlexRay ReaD Data Section 7
#define FR_FRRDDS8                      0xE6B0061C                  // R/W   32/16/8 FlexRay ReaD Data Section 8
#define FR_FRRDDS9                      0xE6B00620                  // R/W   32/16/8 FlexRay ReaD Data Section 9
#define FR_FRRDDS10                     0xE6B00624                  // R/W   32/16/8 FlexRay ReaD Data Section 10
#define FR_FRRDDS11                     0xE6B00628                  // R/W   32/16/8 FlexRay ReaD Data Section 11
#define FR_FRRDDS12                     0xE6B0062C                  // R/W   32/16/8 FlexRay ReaD Data Section 12
#define FR_FRRDDS13                     0xE6B00630                  // R/W   32/16/8 FlexRay ReaD Data Section 13
#define FR_FRRDDS14                     0xE6B00634                  // R/W   32/16/8 FlexRay ReaD Data Section 14
#define FR_FRRDDS15                     0xE6B00638                  // R/W   32/16/8 FlexRay ReaD Data Section 15
#define FR_FRRDDS16                     0xE6B0063C                  // R/W   32/16/8 FlexRay ReaD Data Section 16
#define FR_FRRDDS17                     0xE6B00640                  // R/W   32/16/8 FlexRay ReaD Data Section 17
#define FR_FRRDDS18                     0xE6B00644                  // R/W   32/16/8 FlexRay ReaD Data Section 18
#define FR_FRRDDS19                     0xE6B00648                  // R/W   32/16/8 FlexRay ReaD Data Section 19
#define FR_FRRDDS20                     0xE6B0064C                  // R/W   32/16/8 FlexRay ReaD Data Section 20
#define FR_FRRDDS21                     0xE6B00650                  // R/W   32/16/8 FlexRay ReaD Data Section 21
#define FR_FRRDDS22                     0xE6B00654                  // R/W   32/16/8 FlexRay ReaD Data Section 22
#define FR_FRRDDS23                     0xE6B00658                  // R/W   32/16/8 FlexRay ReaD Data Section 23
#define FR_FRRDDS24                     0xE6B0065C                  // R/W   32/16/8 FlexRay ReaD Data Section 24
#define FR_FRRDDS25                     0xE6B00660                  // R/W   32/16/8 FlexRay ReaD Data Section 25
#define FR_FRRDDS26                     0xE6B00664                  // R/W   32/16/8 FlexRay ReaD Data Section 26
#define FR_FRRDDS27                     0xE6B00668                  // R/W   32/16/8 FlexRay ReaD Data Section 27
#define FR_FRRDDS28                     0xE6B0066C                  // R/W   32/16/8 FlexRay ReaD Data Section 28
#define FR_FRRDDS29                     0xE6B00670                  // R/W   32/16/8 FlexRay ReaD Data Section 29
#define FR_FRRDDS30                     0xE6B00674                  // R/W   32/16/8 FlexRay ReaD Data Section 30
#define FR_FRRDDS31                     0xE6B00678                  // R/W   32/16/8 FlexRay ReaD Data Section 31
#define FR_FRRDDS32                     0xE6B0067C                  // R/W   32/16/8 FlexRay ReaD Data Section 32
#define FR_FRRDDS33                     0xE6B00680                  // R/W   32/16/8 FlexRay ReaD Data Section 33
#define FR_FRRDDS34                     0xE6B00684                  // R/W   32/16/8 FlexRay ReaD Data Section 34
#define FR_FRRDDS35                     0xE6B00688                  // R/W   32/16/8 FlexRay ReaD Data Section 35
#define FR_FRRDDS36                     0xE6B0068C                  // R/W   32/16/8 FlexRay ReaD Data Section 36
#define FR_FRRDDS37                     0xE6B00690                  // R/W   32/16/8 FlexRay ReaD Data Section 37
#define FR_FRRDDS38                     0xE6B00694                  // R/W   32/16/8 FlexRay ReaD Data Section 38
#define FR_FRRDDS39                     0xE6B00698                  // R/W   32/16/8 FlexRay ReaD Data Section 39
#define FR_FRRDDS40                     0xE6B0069C                  // R/W   32/16/8 FlexRay ReaD Data Section 40
#define FR_FRRDDS41                     0xE6B006A0                  // R/W   32/16/8 FlexRay ReaD Data Section 41
#define FR_FRRDDS42                     0xE6B006A4                  // R/W   32/16/8 FlexRay ReaD Data Section 42
#define FR_FRRDDS43                     0xE6B006A8                  // R/W   32/16/8 FlexRay ReaD Data Section 43
#define FR_FRRDDS44                     0xE6B006AC                  // R/W   32/16/8 FlexRay ReaD Data Section 44
#define FR_FRRDDS45                     0xE6B006B0                  // R/W   32/16/8 FlexRay ReaD Data Section 45
#define FR_FRRDDS46                     0xE6B006B4                  // R/W   32/16/8 FlexRay ReaD Data Section 46
#define FR_FRRDDS47                     0xE6B006B8                  // R/W   32/16/8 FlexRay ReaD Data Section 47
#define FR_FRRDDS48                     0xE6B006BC                  // R/W   32/16/8 FlexRay ReaD Data Section 48
#define FR_FRRDDS49                     0xE6B006C0                  // R/W   32/16/8 FlexRay ReaD Data Section 49
#define FR_FRRDDS50                     0xE6B006C4                  // R/W   32/16/8 FlexRay ReaD Data Section 50
#define FR_FRRDDS51                     0xE6B006C8                  // R/W   32/16/8 FlexRay ReaD Data Section 51
#define FR_FRRDDS52                     0xE6B006CC                  // R/W   32/16/8 FlexRay ReaD Data Section 52
#define FR_FRRDDS53                     0xE6B006D0                  // R/W   32/16/8 FlexRay ReaD Data Section 53
#define FR_FRRDDS54                     0xE6B006D4                  // R/W   32/16/8 FlexRay ReaD Data Section 54
#define FR_FRRDDS55                     0xE6B006D8                  // R/W   32/16/8 FlexRay ReaD Data Section 55
#define FR_FRRDDS56                     0xE6B006DC                  // R/W   32/16/8 FlexRay ReaD Data Section 56
#define FR_FRRDDS57                     0xE6B006E0                  // R/W   32/16/8 FlexRay ReaD Data Section 57
#define FR_FRRDDS58                     0xE6B006E4                  // R/W   32/16/8 FlexRay ReaD Data Section 58
#define FR_FRRDDS59                     0xE6B006E8                  // R/W   32/16/8 FlexRay ReaD Data Section 59
#define FR_FRRDDS60                     0xE6B006EC                  // R/W   32/16/8 FlexRay ReaD Data Section 60
#define FR_FRRDDS61                     0xE6B006F0                  // R/W   32/16/8 FlexRay ReaD Data Section 61
#define FR_FRRDDS62                     0xE6B006F4                  // R/W   32/16/8 FlexRay ReaD Data Section 62
#define FR_FRRDDS63                     0xE6B006F8                  // R/W   32/16/8 FlexRay ReaD Data Section 63
#define FR_FRRDDS64                     0xE6B006FC                  // R/W   32/16/8 FlexRay ReaD Data Section 64
#define FR_FRRDHS1                      0xE6B00700                  // R/W   32/16/8 FlexRay ReaD Header Section 1 
#define FR_FRRDHS2                      0xE6B00704                  // R/W   32/16/8 FlexRay ReaD Header Section 2 
#define FR_FRRDHS3                      0xE6B00708                  // R/W   32/16/8 FlexRay ReaD Header Section 3 
#define FR_FRMBS                        0xE6B0070C                  // R/W   32/16/8 FlexRay Message Buffer Status 
#define FR_FROBCM                       0xE6B00710                  // R/W   32/16/8 FlexRay Output Buffer Command Mask 
#define FR_FROBCR                       0xE6B00714                  // R/W   32/16/8 FlexRay Output Buffer Command Request 
#define FR_FRITC                        0xE6B00800                  // R/W   32/16/8 FlexRay Input Transfer Configuration register 
#define FR_FROTC                        0xE6B00804                  // R/W   32/16/8 FlexRay Output Transfer Configuration register 
#define FR_FRIBA                        0xE6B00808                  // R/W   32/16/8 FlexRay Input pointer table Base Address register 
#define FR_FRFBA                        0xE6B0080C                  // R/W   32/16/8 FlexRay FIFO pointer table Base Address register 
#define FR_FROBA                        0xE6B00810                  // R/W   32/16/8 FlexRay Output pointer table Base Address register 
#define FR_FRIQC                        0xE6B00814                  // R/W   32/16/8 FlexRay Input Queue Control register 
#define FR_FRUIR                        0xE6B00818                  // R/W   32/16/8 FlexRay User Input transfer Request register 
#define FR_FRUOR                        0xE6B0081C                  // R/W   32/16/8 FlexRay User Output transfer Request register 
#define FR_FRITS                        0xE6B00820                  // R/W   32/16/8 FlexRay Input Transfer Status register 
#define FR_FROTS                        0xE6B00824                  // R/W   32/16/8 FlexRay Output Transfer Status register 
#define FR_FRAES                        0xE6B00828                  // R/W   32/16/8 FlexRay Access Error Status register 
#define FR_FRAEA                        0xE6B0082C                  // R/W   32/16/8 FlexRay Access Error Address register 
#define FR_FRDA0                        0xE6B00830                  // R/W   32/16/8 FlexRay message Data Available register 0
#define FR_FRDA1                        0xE6B00834                  // R/W   32/16/8 FlexRay message Data Available register 1
#define FR_FRDA2                        0xE6B00838                  // R/W   32/16/8 FlexRay message Data Available register 2
#define FR_FRDA3                        0xE6B0083C                  // R/W   32/16/8 FlexRay message Data Available register 3
#define FR_FRAHBC                       0xE6B00840                  // R/W   32/16/8 FlexRay AHB Configuration register 
#define FR_FRT2C                        0xE6B00844                  // R/W   32/16/8 FlexRay Timer 2 Configuration 
#define FR_ECCEDC                       0xFFC45804                  // R/W   32/16/8 FlexRay RAM ECC/EDC Select 


// *** 55. SCIF, Serial Communication Interface with FIFO *******************************************************************************************

#define SCIF0_BASE                      0xE6E60000
#define SCIF0_SCSMR                     ( SCIF0_BASE + 0x00 )       // R/W  16  Serial mode register
#define SCIF0_SCBRR                     ( SCIF0_BASE + 0x04 )       // R/W  8   Bit rate register
#define SCIF0_SCSCR                     ( SCIF0_BASE + 0x08 )       // R/W  16  Serial control register
#define SCIF0_SCFTDR                    ( SCIF0_BASE + 0x0C )       // W    8   Transmit FIFO data register
#define SCIF0_SCFSR                     ( SCIF0_BASE + 0x10 )       // R/W  16  Serial status register
#define SCIF0_SCFRDR                    ( SCIF0_BASE + 0x14 )       // R    8   Receive FIFO data register
#define SCIF0_SCFCR                     ( SCIF0_BASE + 0x18 )       // R/W  16  FIFO control register
#define SCIF0_SCFDR                     ( SCIF0_BASE + 0x1C )       // R    16  FIFO data count register
#define SCIF0_SCSPTR                    ( SCIF0_BASE + 0x20 )       // R/W  16  Serial port register
#define SCIF0_SCLSR                     ( SCIF0_BASE + 0x24 )       // R/W  16  Line status register
#define SCIF0_DL                        ( SCIF0_BASE + 0x30 )       // R/W  16  Frequency division register
#define SCIF0_CKS                       ( SCIF0_BASE + 0x34 )       // R/W  16  Clock Select register

#define SCIF1_BASE                      0xE6E68000                  
#define SCIF1_SCSMR                     ( SCIF1_BASE + 0x00 )       // R/W  16  Serial mode register
#define SCIF1_SCBRR                     ( SCIF1_BASE + 0x04 )       // R/W  8   Bit rate register
#define SCIF1_SCSCR                     ( SCIF1_BASE + 0x08 )       // R/W  16  Serial control register
#define SCIF1_SCFTDR                    ( SCIF1_BASE + 0x0C )       // W    8   Transmit FIFO data register
#define SCIF1_SCFSR                     ( SCIF1_BASE + 0x10 )       // R/W  16  Serial status register
#define SCIF1_SCFRDR                    ( SCIF1_BASE + 0x14 )       // R    8   Receive FIFO data register
#define SCIF1_SCFCR                     ( SCIF1_BASE + 0x18 )       // R/W  16  FIFO control register
#define SCIF1_SCFDR                     ( SCIF1_BASE + 0x1C )       // R    16  FIFO data count register
#define SCIF1_SCSPTR                    ( SCIF1_BASE + 0x20 )       // R/W  16  Serial port register
#define SCIF1_SCLSR                     ( SCIF1_BASE + 0x24 )       // R/W  16  Line status register
#define SCIF1_DL                        ( SCIF1_BASE + 0x30 )       // R/W  16  Frequency division register
#define SCIF1_CKS                       ( SCIF1_BASE + 0x34 )       // R/W  16  Clock Select register

#define SCIF3_BASE                      0xE6C50000                  
#define SCIF3_SCSMR                     ( SCIF3_BASE + 0x00 )       // R/W  16  Serial mode register
#define SCIF3_SCBRR                     ( SCIF3_BASE + 0x04 )       // R/W  8   Bit rate register
#define SCIF3_SCSCR                     ( SCIF3_BASE + 0x08 )       // R/W  16  Serial control register
#define SCIF3_SCFTDR                    ( SCIF3_BASE + 0x0C )       // W    8   Transmit FIFO data register
#define SCIF3_SCFSR                     ( SCIF3_BASE + 0x10 )       // R/W  16  Serial status register
#define SCIF3_SCFRDR                    ( SCIF3_BASE + 0x14 )       // R    8   Receive FIFO data register
#define SCIF3_SCFCR                     ( SCIF3_BASE + 0x18 )       // R/W  16  FIFO control register
#define SCIF3_SCFDR                     ( SCIF3_BASE + 0x1C )       // R    16  FIFO data count register
#define SCIF3_SCSPTR                    ( SCIF3_BASE + 0x20 )       // R/W  16  Serial port register
#define SCIF3_SCLSR                     ( SCIF3_BASE + 0x24 )       // R/W  16  Line status register
#define SCIF3_DL                        ( SCIF3_BASE + 0x30 )       // R/W  16  Frequency division register
#define SCIF3_CKS                       ( SCIF3_BASE + 0x34 )       // R/W  16  Clock Select register

#define SCIF4_BASE                      0xE6C40000                  
#define SCIF4_SCSMR                     ( SCIF4_BASE + 0x00 )       // R/W  16  Serial mode register
#define SCIF4_SCBRR                     ( SCIF4_BASE + 0x04 )       // R/W  8   Bit rate register
#define SCIF4_SCSCR                     ( SCIF4_BASE + 0x08 )       // R/W  16  Serial control register
#define SCIF4_SCFTDR                    ( SCIF4_BASE + 0x0C )       // W    8   Transmit FIFO data register
#define SCIF4_SCFSR                     ( SCIF4_BASE + 0x10 )       // R/W  16  Serial status register
#define SCIF4_SCFRDR                    ( SCIF4_BASE + 0x14 )       // R    8   Receive FIFO data register
#define SCIF4_SCFCR                     ( SCIF4_BASE + 0x18 )       // R/W  16  FIFO control register
#define SCIF4_SCFDR                     ( SCIF4_BASE + 0x1C )       // R    16  FIFO data count register
#define SCIF4_SCSPTR                    ( SCIF4_BASE + 0x20 )       // R/W  16  Serial port register
#define SCIF4_SCLSR                     ( SCIF4_BASE + 0x24 )       // R/W  16  Line status register
#define SCIF4_DL                        ( SCIF4_BASE + 0x30 )       // R/W  16  Frequency division register
#define SCIF4_CKS                       ( SCIF4_BASE + 0x34 )       // R/W  16  Clock Select register


// *** 57. I2C Bus Interface ************************************************************************************************************************

#define I2C0_BASE                       0xE6500000
#define I2C0_ICSCR                      ( I2C0_BASE + 0x00 )        // R/W  32  Slave control register
#define I2C0_ICMCR                      ( I2C0_BASE + 0x04 )        // R/W  32  Master control register
#define I2C0_ICSSR                      ( I2C0_BASE + 0x08 )        // R/(W)*1  32  Slave status register
#define I2C0_ICMSR                      ( I2C0_BASE + 0x0C )        // R/(W)*2  32  Master status register
#define I2C0_ICSIER                     ( I2C0_BASE + 0x10 )        // R/W  32  Slave interrupt enable register
#define I2C0_ICMIER                     ( I2C0_BASE + 0x14 )        // R/W  32  Master interrupt enable register
#define I2C0_ICCCR                      ( I2C0_BASE + 0x18 )        // R/W  32  Clock control register
#define I2C0_ICSAR                      ( I2C0_BASE + 0x1C )        // R/W  32  Slave address register
#define I2C0_ICMAR                      ( I2C0_BASE + 0x20 )        // R/W  32  Master address register
#define I2C0_ICRXD                      ( I2C0_BASE + 0x24 )        // R    32  Receive data register
#define I2C0_ICTXD                      ( I2C0_BASE + 0x24 )        // W    32  Transmit data register
#define I2C0_ICCCR2                     ( I2C0_BASE + 0x28 )        // R/W  32  Clock control register 2
#define I2C0_ICMPR                      ( I2C0_BASE + 0x2C )        // R/W  32  SCL mask control register
#define I2C0_ICHPR                      ( I2C0_BASE + 0x30 )        // R/W  32  SCL high control register
#define I2C0_ICLPR                      ( I2C0_BASE + 0x34 )        // R/W  32  SCL low control register
#define I2C0_ICDMAER                    ( I2C0_BASE + 0x3C )        // R/W  32  DMA enable register
#define I2C0_ICFBSCR                    ( I2C0_BASE + 0x38 )        // R/W  32  First bit setup cycle register

#define I2C1_BASE                       0xE65D8000
#define I2C1_ICSCR                      ( I2C1_BASE + 0x00 )        // R/W  32  Slave control register
#define I2C1_ICMCR                      ( I2C1_BASE + 0x04 )        // R/W  32  Master control register
#define I2C1_ICSSR                      ( I2C1_BASE + 0x08 )        // R/(W)*1  32  Slave status register
#define I2C1_ICMSR                      ( I2C1_BASE + 0x0C )        // R/(W)*2  32  Master status register
#define I2C1_ICSIER                     ( I2C1_BASE + 0x10 )        // R/W  32  Slave interrupt enable register
#define I2C1_ICMIER                     ( I2C1_BASE + 0x14 )        // R/W  32  Master interrupt enable register
#define I2C1_ICCCR                      ( I2C1_BASE + 0x18 )        // R/W  32  Clock control register
#define I2C1_ICSAR                      ( I2C1_BASE + 0x1C )        // R/W  32  Slave address register
#define I2C1_ICMAR                      ( I2C1_BASE + 0x20 )        // R/W  32  Master address register
#define I2C1_ICRXD                      ( I2C1_BASE + 0x24 )        // R    32  Receive data register
#define I2C1_ICTXD                      ( I2C1_BASE + 0x24 )        // W    32  Transmit data register
#define I2C1_ICCCR2                     ( I2C1_BASE + 0x28 )        // R/W  32  Clock control register 2
#define I2C1_ICMPR                      ( I2C1_BASE + 0x2C )        // R/W  32  SCL mask control register
#define I2C1_ICHPR                      ( I2C1_BASE + 0x30 )        // R/W  32  SCL high control register
#define I2C1_ICLPR                      ( I2C1_BASE + 0x34 )        // R/W  32  SCL low control register
#define I2C1_ICDMAER                    ( I2C1_BASE + 0x3C )        // R/W  32  DMA enable register
#define I2C1_ICFBSCR                    ( I2C1_BASE + 0x38 )        // R/W  32  First bit setup cycle register

#define I2C2_BASE                       0xE6510000
#define I2C2_ICSCR                      ( I2C2_BASE + 0x00 )        // R/W  32  Slave control register
#define I2C2_ICMCR                      ( I2C2_BASE + 0x04 )        // R/W  32  Master control register
#define I2C2_ICSSR                      ( I2C2_BASE + 0x08 )        // R/(W)*1  32  Slave status register
#define I2C2_ICMSR                      ( I2C2_BASE + 0x0C )        // R/(W)*2  32  Master status register
#define I2C2_ICSIER                     ( I2C2_BASE + 0x10 )        // R/W  32  Slave interrupt enable register
#define I2C2_ICMIER                     ( I2C2_BASE + 0x14 )        // R/W  32  Master interrupt enable register
#define I2C2_ICCCR                      ( I2C2_BASE + 0x18 )        // R/W  32  Clock control register
#define I2C2_ICSAR                      ( I2C2_BASE + 0x1C )        // R/W  32  Slave address register
#define I2C2_ICMAR                      ( I2C2_BASE + 0x20 )        // R/W  32  Master address register
#define I2C2_ICRXD                      ( I2C2_BASE + 0x24 )        // R    32  Receive data register
#define I2C2_ICTXD                      ( I2C2_BASE + 0x24 )        // W    32  Transmit data register
#define I2C2_ICCCR2                     ( I2C2_BASE + 0x28 )        // R/W  32  Clock control register 2
#define I2C2_ICMPR                      ( I2C2_BASE + 0x2C )        // R/W  32  SCL mask control register
#define I2C2_ICHPR                      ( I2C2_BASE + 0x30 )        // R/W  32  SCL high control register
#define I2C2_ICLPR                      ( I2C2_BASE + 0x34 )        // R/W  32  SCL low control register
#define I2C2_ICDMAER                    ( I2C2_BASE + 0x3C )        // R/W  32  DMA enable register
#define I2C2_ICFBSCR                    ( I2C2_BASE + 0x38 )        // R/W  32  First bit setup cycle register

#define I2C3_BASE                       0xE66D0000
#define I2C3_ICSCR                      ( I2C3_BASE + 0x00 )        // R/W  32  Slave control register
#define I2C3_ICMCR                      ( I2C3_BASE + 0x04 )        // R/W  32  Master control register
#define I2C3_ICSSR                      ( I2C3_BASE + 0x08 )        // R/(W)*1  32  Slave status register
#define I2C3_ICMSR                      ( I2C3_BASE + 0x0C )        // R/(W)*2  32  Master status register
#define I2C3_ICSIER                     ( I2C3_BASE + 0x10 )        // R/W  32  Slave interrupt enable register
#define I2C3_ICMIER                     ( I2C3_BASE + 0x14 )        // R/W  32  Master interrupt enable register
#define I2C3_ICCCR                      ( I2C3_BASE + 0x18 )        // R/W  32  Clock control register
#define I2C3_ICSAR                      ( I2C3_BASE + 0x1C )        // R/W  32  Slave address register
#define I2C3_ICMAR                      ( I2C3_BASE + 0x20 )        // R/W  32  Master address register
#define I2C3_ICRXD                      ( I2C3_BASE + 0x24 )        // R    32  Receive data register
#define I2C3_ICTXD                      ( I2C3_BASE + 0x24 )        // W    32  Transmit data register
#define I2C3_ICCCR2                     ( I2C3_BASE + 0x28 )        // R/W  32  Clock control register 2
#define I2C3_ICMPR                      ( I2C3_BASE + 0x2C )        // R/W  32  SCL mask control register
#define I2C3_ICHPR                      ( I2C3_BASE + 0x30 )        // R/W  32  SCL high control register
#define I2C3_ICLPR                      ( I2C3_BASE + 0x34 )        // R/W  32  SCL low control register
#define I2C3_ICDMAER                    ( I2C3_BASE + 0x3C )        // R/W  32  DMA enable register
#define I2C3_ICFBSCR                    ( I2C3_BASE + 0x38 )        // R/W  32  First bit setup cycle register

#define I2C4_BASE                       0xE66D8000
#define I2C4_ICSCR                      ( I2C4_BASE + 0x00 )        // R/W  32  Slave control register
#define I2C4_ICMCR                      ( I2C4_BASE + 0x04 )        // R/W  32  Master control register
#define I2C4_ICSSR                      ( I2C4_BASE + 0x08 )        // R/(W)*1  32  Slave status register
#define I2C4_ICMSR                      ( I2C4_BASE + 0x0C )        // R/(W)*2  32  Master status register
#define I2C4_ICSIER                     ( I2C4_BASE + 0x10 )        // R/W  32  Slave interrupt enable register
#define I2C4_ICMIER                     ( I2C4_BASE + 0x14 )        // R/W  32  Master interrupt enable register
#define I2C4_ICCCR                      ( I2C4_BASE + 0x18 )        // R/W  32  Clock control register
#define I2C4_ICSAR                      ( I2C4_BASE + 0x1C )        // R/W  32  Slave address register
#define I2C4_ICMAR                      ( I2C4_BASE + 0x20 )        // R/W  32  Master address register
#define I2C4_ICRXD                      ( I2C4_BASE + 0x24 )        // R    32  Receive data register
#define I2C4_ICTXD                      ( I2C4_BASE + 0x24 )        // W    32  Transmit data register
#define I2C4_ICCCR2                     ( I2C4_BASE + 0x28 )        // R/W  32  Clock control register 2
#define I2C4_ICMPR                      ( I2C4_BASE + 0x2C )        // R/W  32  SCL mask control register
#define I2C4_ICHPR                      ( I2C4_BASE + 0x30 )        // R/W  32  SCL high control register
#define I2C4_ICLPR                      ( I2C4_BASE + 0x34 )        // R/W  32  SCL low control register
#define I2C4_ICDMAER                    ( I2C4_BASE + 0x3C )        // R/W  32  DMA enable register
#define I2C4_ICFBSCR                    ( I2C4_BASE + 0x38 )        // R/W  32  First bit setup cycle register


// *** 56.  High Speed Serial Communication Interface for FIFO (HSCIF)
//HSCIF0.h
#define HSCIF0_HSSMR                    0xE6540000                  // R/W 16  Serial mode register
#define HSCIF0_HSBRR                    0xE6540004                  // R/W 8   Bit rate register
#define HSCIF0_HSSCR                    0xE6540008                  // R/W 16  Serial control register
#define HSCIF0_HSFTDR                   0xE654000C                  // W   8   Transmit FIFO data register
#define HSCIF0_HSFSR                    0xE6540010                  // R/(W)1  16  Serial status register
#define HSCIF0_HSFRDR                   0xE6540014                  // R   8   Receive FIFO data register
#define HSCIF0_HSFCR                    0xE6540018                  // R/W 16  FIFO control register
#define HSCIF0_HSFDR                    0xE654001C                  // R   16  FIFO data count register
#define HSCIF0_HSSPTR                   0xE6540020                  // R/W 16  Serial port register
#define HSCIF0_HSLSR                    0xE6540024                  // R/(W)2  16  Line status register
#define HSCIF0_HSSRR                    0xE6540040                  // R/W 16  Sampling rate register
#define HSCIF0_HSRER                    0xE6540044                  // R   16  Serial error register
#define HSCIF0_HSRTGR                   0xE6540050                  // R/W 16  RTS output active trigger register
#define HSCIF0_HSRTRGR                  0xE6540054                  // R/W 16  Receive FIFO data count trigger register
#define HSCIF0_HSTTRGR                  0xE6540058                  // R/W 16  Transmit FIFO data count trigger register


//HSCIF1.h
#define HSCIF1_HSSMR                    0xE6550000                  // R/W 16  Serial mode register
#define HSCIF1_HSBRR                    0xE6550004                  // R/W 8   Bit rate register
#define HSCIF1_HSSCR                    0xE6550008                  // R/W 16  Serial control register
#define HSCIF1_HSFTDR                   0xE655000C                  // W   8   Transmit FIFO data register
#define HSCIF1_HSFSR                    0xE6550010                  // R/(W)1  16  Serial status register
#define HSCIF1_HSFRDR                   0xE6550014                  // R   8 Receive FIFO data register
#define HSCIF1_HSFCR                    0xE6550018                  // R/W 16  FIFO control register
#define HSCIF1_HSFDR                    0xE655001C                  // R   16  FIFO data count register
#define HSCIF1_HSSPTR                   0xE6550020                  // R/W 16  Serial port register
#define HSCIF1_HSLSR                    0xE6550024                  // R/(W)2  16  Line status register
#define HSCIF1_HSSRR                    0xE6550040                  // R/W 16  Sampling rate register
#define HSCIF1_HSRER                    0xE6550044                  // R   16  Serial error register
#define HSCIF1_HSRTGR                   0xE6550050                  // R/W 16  RTS output active trigger register
#define HSCIF1_HSRTRGR                  0xE6550054                  // R/W 16  Receive FIFO data count trigger register
#define HSCIF1_HSTTRGR                  0xE6550058                  // R/W 16  Transmit FIFO data count trigger register


//HSCIF2.h
#define HSCIF2_HSSMR                    0xE6560000                  // R/W 16  Serial mode register
#define HSCIF2_HSBRR                    0xE6560004                  // R/W 8   Bit rate register
#define HSCIF2_HSSCR                    0xE6560008                  // R/W 16  Serial control register
#define HSCIF2_HSFTDR                   0xE656000C                  // W   8   Transmit FIFO data register
#define HSCIF2_HSFSR                    0xE6560010                  // R/(W)1  16  Serial status register
#define HSCIF2_HSFRDR                   0xE6560014                  // R   8   Receive FIFO data register
#define HSCIF2_HSFCR                    0xE6560018                  // R/W 16  FIFO control register
#define HSCIF2_HSFDR                    0xE656001C                  // R   16  FIFO data count register
#define HSCIF2_HSSPTR                   0xE6560020                  // R/W 16  Serial port register
#define HSCIF2_HSLSR                    0xE6560024                  // R/(W)2  16  Line status register
#define HSCIF2_HSSRR                    0xE6560040                  // R/W 16  Sampling rate register
#define HSCIF2_HSRER                    0xE6560044                  // R   16  Serial error register
#define HSCIF2_HSRTGR                   0xE6560050                  // R/W 16  RTS output active trigger register
#define HSCIF2_HSRTRGR                  0xE6560054                  // R/W 16  Receive FIFO data count trigger register
#define HSCIF2_HSTTRGR                  0xE6560058                  // R/W 16  Transmit FIFO data count trigger register


//HSCIF3.h
#define HSCIF3_HSSMR                    0xE66A0000                  // R/W 16  Serial mode register
#define HSCIF3_HSBRR                    0xE66A0004                  // R/W 8   Bit rate register
#define HSCIF3_HSSCR                    0xE66A0008                  // R/W 16  Serial control register
#define HSCIF3_HSFTDR                   0xE66A000C                  // W   8   Transmit FIFO data register
#define HSCIF3_HSFSR                    0xE66A0010                  // R/(W)1  16  Serial status register
#define HSCIF3_HSFRDR                   0xE66A0014                  // R   8   Receive FIFO data register
#define HSCIF3_HSFCR                    0xE66A0018                  // R/W 16  FIFO control register
#define HSCIF3_HSFDR                    0xE66A001C                  // R   16  FIFO data count register
#define HSCIF3_HSSPTR                   0xE66A0020                  // R/W 16  Serial port register
#define HSCIF3_HSLSR                    0xE66A0024                  // R/(W)2  16  Line status register
#define HSCIF3_HSSRR                    0xE66A0040                  // R/W 16  Sampling rate register
#define HSCIF3_HSRER                    0xE66A0044                  // R   16  Serial error register
#define HSCIF3_HSRTGR                   0xE66A0050                  // R/W 16  RTS output active trigger register
#define HSCIF3_HSRTRGR                  0xE66A0054                  // R/W 16  Receive FIFO data count trigger register
#define HSCIF3_HSTTRGR                  0xE66A0058                  // R/W 16  Transmit FIFO data count trigger register


// *** 59. MSIOF, Clock-Synchronized Serial Interface with FIFO *************************************************************************************

#define MSIOF0_BASE                     0xE6E90000U
#define RCarH2_MSIOF0_SITMDR1           ( MSIOF0_BASE + 0x0000U )   // MSIOF transmit mode register 1
#define RCarH2_MSIOF0_SITMDR2           ( MSIOF0_BASE + 0x0004U )   // MSIOF transmit mode register 2
#define RCarH2_MSIOF0_SITMDR3           ( MSIOF0_BASE + 0x0008U )   // MSIOF transmit mode register 3
#define RCarH2_MSIOF0_SIRMDR1           ( MSIOF0_BASE + 0x0010U )   // MSIOF receive mode register 1
#define RCarH2_MSIOF0_SIRMDR2           ( MSIOF0_BASE + 0x0014U )   // MSIOF receive mode register 2
#define RCarH2_MSIOF0_SIRMDR3           ( MSIOF0_BASE + 0x0018U )   // MSIOF receive mode register 3
#define RCarH2_MSIOF0_SITSCR            ( MSIOF0_BASE + 0x0020U )   // MSIOF transmit clock select register
#define RCarH2_MSIOF0_SIRSCR            ( MSIOF0_BASE + 0x0022U )   // MSIOF receive clock select register
#define RCarH2_MSIOF0_SICTR             ( MSIOF0_BASE + 0x0028U )   // MSIOF control register SICTR
#define RCarH2_MSIOF0_SIFCTR            ( MSIOF0_BASE + 0x0030U )   // MSIOF FIFO control register
#define RCarH2_MSIOF0_SISTR             ( MSIOF0_BASE + 0x0040U )   // MSIOF status register
#define RCarH2_MSIOF0_SIIER             ( MSIOF0_BASE + 0x0044U )   // MSIOF interrupt enable register
#define RCarH2_MSIOF0_SITFDR            ( MSIOF0_BASE + 0x0050U )   // MSIOF transmit FIFO data register
#define RCarH2_MSIOF0_SIRFDR            ( MSIOF0_BASE + 0x0060U )   // MSIOF receive FIFO data register

#define MSIOF1_BASE                     0xE6EA0000U
#define RCarH2_MSIOF1_SITMDR1           ( MSIOF1_BASE + 0x0000U )   // MSIOF transmit mode register 1
#define RCarH2_MSIOF1_SITMDR2           ( MSIOF1_BASE + 0x0004U )   // MSIOF transmit mode register 2
#define RCarH2_MSIOF1_SITMDR3           ( MSIOF1_BASE + 0x0008U )   // MSIOF transmit mode register 3
#define RCarH2_MSIOF1_SIRMDR1           ( MSIOF1_BASE + 0x0010U )   // MSIOF receive mode register 1
#define RCarH2_MSIOF1_SIRMDR2           ( MSIOF1_BASE + 0x0014U )   // MSIOF receive mode register 2
#define RCarH2_MSIOF1_SIRMDR3           ( MSIOF1_BASE + 0x0018U )   // MSIOF receive mode register 3
#define RCarH2_MSIOF1_SITSCR            ( MSIOF1_BASE + 0x0020U )   // MSIOF transmit clock select register
#define RCarH2_MSIOF1_SIRSCR            ( MSIOF1_BASE + 0x0022U )   // MSIOF receive clock select register
#define RCarH2_MSIOF1_SICTR             ( MSIOF1_BASE + 0x0028U )   // MSIOF control register SICTR
#define RCarH2_MSIOF1_SIFCTR            ( MSIOF1_BASE + 0x0030U )   // MSIOF FIFO control register
#define RCarH2_MSIOF1_SISTR             ( MSIOF1_BASE + 0x0040U )   // MSIOF status register
#define RCarH2_MSIOF1_SIIER             ( MSIOF1_BASE + 0x0044U )   // MSIOF interrupt enable register
#define RCarH2_MSIOF1_SITFDR            ( MSIOF1_BASE + 0x0050U )   // MSIOF transmit FIFO data register
#define RCarH2_MSIOF1_SIRFDR            ( MSIOF1_BASE + 0x0060U )   // MSIOF receive FIFO data register

#define MSIOF2_BASE                     0xE6C00000U
#define RCarH2_MSIOF2_SITMDR1           ( MSIOF2_BASE + 0x0000U )   // MSIOF transmit mode register 1
#define RCarH2_MSIOF2_SITMDR2           ( MSIOF2_BASE + 0x0004U )   // MSIOF transmit mode register 2
#define RCarH2_MSIOF2_SITMDR3           ( MSIOF2_BASE + 0x0008U )   // MSIOF transmit mode register 3
#define RCarH2_MSIOF2_SIRMDR1           ( MSIOF2_BASE + 0x0010U )   // MSIOF receive mode register 1
#define RCarH2_MSIOF2_SIRMDR2           ( MSIOF2_BASE + 0x0014U )   // MSIOF receive mode register 2
#define RCarH2_MSIOF2_SIRMDR3           ( MSIOF2_BASE + 0x0018U )   // MSIOF receive mode register 3
#define RCarH2_MSIOF2_SITSCR            ( MSIOF2_BASE + 0x0020U )   // MSIOF transmit clock select register
#define RCarH2_MSIOF2_SIRSCR            ( MSIOF2_BASE + 0x0022U )   // MSIOF receive clock select register
#define RCarH2_MSIOF2_SICTR             ( MSIOF2_BASE + 0x0028U )   // MSIOF control register SICTR
#define RCarH2_MSIOF2_SIFCTR            ( MSIOF2_BASE + 0x0030U )   // MSIOF FIFO control register
#define RCarH2_MSIOF2_SISTR             ( MSIOF2_BASE + 0x0040U )   // MSIOF status register
#define RCarH2_MSIOF2_SIIER             ( MSIOF2_BASE + 0x0044U )   // MSIOF interrupt enable register
#define RCarH2_MSIOF2_SITFDR            ( MSIOF2_BASE + 0x0050U )   // MSIOF transmit FIFO data register
#define RCarH2_MSIOF2_SIRFDR            ( MSIOF2_BASE + 0x0060U )   // MSIOF receive FIFO data register

#define MSIOF3_BASE                     0xE6C10000U
#define RCarH2_MSIOF3_SITMDR1           ( MSIOF3_BASE + 0x0000U )   // MSIOF transmit mode register 1
#define RCarH2_MSIOF3_SITMDR2           ( MSIOF3_BASE + 0x0004U )   // MSIOF transmit mode register 2
#define RCarH2_MSIOF3_SITMDR3           ( MSIOF3_BASE + 0x0008U )   // MSIOF transmit mode register 3
#define RCarH2_MSIOF3_SIRMDR1           ( MSIOF3_BASE + 0x0010U )   // MSIOF receive mode register 1
#define RCarH2_MSIOF3_SIRMDR2           ( MSIOF3_BASE + 0x0014U )   // MSIOF receive mode register 2
#define RCarH2_MSIOF3_SIRMDR3           ( MSIOF3_BASE + 0x0018U )   // MSIOF receive mode register 3
#define RCarH2_MSIOF3_SITSCR            ( MSIOF3_BASE + 0x0020U )   // MSIOF transmit clock select register
#define RCarH2_MSIOF3_SIRSCR            ( MSIOF3_BASE + 0x0022U )   // MSIOF receive clock select register
#define RCarH2_MSIOF3_SICTR             ( MSIOF3_BASE + 0x0028U )   // MSIOF control register SICTR
#define RCarH2_MSIOF3_SIFCTR            ( MSIOF3_BASE + 0x0030U )   // MSIOF FIFO control register
#define RCarH2_MSIOF3_SISTR             ( MSIOF3_BASE + 0x0040U )   // MSIOF status register
#define RCarH2_MSIOF3_SIIER             ( MSIOF3_BASE + 0x0044U )   // MSIOF interrupt enable register
#define RCarH2_MSIOF3_SITFDR            ( MSIOF3_BASE + 0x0050U )   // MSIOF transmit FIFO data register
#define RCarH2_MSIOF3_SIRFDR            ( MSIOF3_BASE + 0x0060U )   // MSIOF receive FIFO data register




// *** 60. PWM **************************************************************************************************************************************

#define PWM_BASE                        0xE6E30000
#define PWM_PWMCR0                      ( PWM_BASE + 0x0000 )       // R/W  32  PWM control register
#define PWM_PWMCNT0                     ( PWM_BASE + 0x0004 )       // R/W  32  PWM count register
#define PWM_PWMCR1                      ( PWM_BASE + 0x1000 )       // R/W  32  PWM control register
#define PWM_PWMCNT1                     ( PWM_BASE + 0x1004 )       // R/W  32  PWM count register
#define PWM_PWMCR2                      ( PWM_BASE + 0x2000 )       // R/W  32  PWM control register
#define PWM_PWMCNT2                     ( PWM_BASE + 0x2004 )       // R/W  32  PWM count register
#define PWM_PWMCR3                      ( PWM_BASE + 0x3000 )       // R/W  32  PWM control register
#define PWM_PWMCNT3                     ( PWM_BASE + 0x3004 )       // R/W  32  PWM count register
#define PWM_PWMCR4                      ( PWM_BASE + 0x4000 )       // R/W  32  PWM control register
#define PWM_PWMCNT4                     ( PWM_BASE + 0x4004 )       // R/W  32  PWM count register




// *** 62. PRC, SPI Multi I/O Bus Controller ********************************************************************************************************

#define RPC_BASE                        0xEE200000U
#define RPC_CMNCR                       ( RPC_BASE + 0x0000U )      // R/W
#define RPC_SSLDR                       ( RPC_BASE + 0x0004U )      // R/W
#define RPC_DRCR                        ( RPC_BASE + 0x000CU )      // R/W
#define RPC_DRCMR                       ( RPC_BASE + 0x0010U )      // R/W
#define RPC_DREAR                       ( RPC_BASE + 0x0014U )      // R/W
#define RPC_DROPR                       ( RPC_BASE + 0x0018U )      // R/W
#define RPC_DRENR                       ( RPC_BASE + 0x001CU )      // R/W
#define RPC_SMCR                        ( RPC_BASE + 0x0020U )      // R/W
#define RPC_SMCMR                       ( RPC_BASE + 0x0024U )      // R/W
#define RPC_SMADR                       ( RPC_BASE + 0x0028U )      // R/W
#define RPC_SMOPR                       ( RPC_BASE + 0x002CU )      // R/W
#define RPC_SMENR                       ( RPC_BASE + 0x0030U )      // R/W
#define RPC_SMRDR0                      ( RPC_BASE + 0x0038U )      // R
#define RPC_SMRDR1                      ( RPC_BASE + 0x003CU )      // R
#define RPC_SMWDR0                      ( RPC_BASE + 0x0040U )      // R/W
#define RPC_SMWDR1                      ( RPC_BASE + 0x0044U )      // R/W
#define RPC_CMNSR                       ( RPC_BASE + 0x0048U )      // R
#define RPC_DRDMCR                      ( RPC_BASE + 0x0058U )      // R/W
#define RPC_DRDRENR                     ( RPC_BASE + 0x005CU )      // R/W
#define RPC_SMDMCR                      ( RPC_BASE + 0x0060U )      // R/W
#define RPC_SMDRENR                     ( RPC_BASE + 0x0064U )      // R/W
#define RPC_PHYCNT                      ( RPC_BASE + 0x007CU )      // R/W
#define RPC_OFFSET1                     ( RPC_BASE + 0x0080U )      //
#define RPC_PHYINT                      ( RPC_BASE + 0x0088U )      // R/W
#define RPC_WRBUF                       ( RPC_BASE + 0x8000U )      // W  RPC Write buffer (Access size=4/8/16/32/64Byte)




// *** 65a. ADC, AD Converter I/F *******************************************************************************************************************

#define ADC_BASE                        0xFFCE0000
#define ADC_ADPHYS                      ( ADC_BASE + 0x00 )                   // 32 RW  0x00000019  AD convert PHY setting register
#define ADC_ADFLAG                      ( ADC_BASE + 0x04 )                   // 32 R   0x00000000  AD flag register
#define ADC_ADEMSK                      ( ADC_BASE + 0x08 )                   // 32 RW  0x000003FF  AD error mask register
#define ADC_ADECLR                      ( ADC_BASE + 0x0C )                   // 32 RW  0x00000000  AD error clear register
#define ADC_ADFIFOEN                    ( ADC_BASE + 0x10 )                   // 32 RW  0x00000000  AD FIFO enable register
#define ADC_ADFIFORST                   ( ADC_BASE + 0x14 )                   // 32 RW  0x00000000  AD FIFO reset register
#define ADC_ADFIFOSTS                   ( ADC_BASE + 0x18 )                   // 32 R   0x00055555  AD FIFO status register
#define ADC_ADFIFORC                    ( ADC_BASE + 0x1C )                   // 32 RW  0x00000000  AD FIFO read command register
#define ADC_ADCHSELP                    ( ADC_BASE + 0x20 )                   // 32 RW  0x00000038  AD CHSEL period setting register
#define ADC_ADMON0                      ( ADC_BASE + 0x24 )                   // 32 R   0x00000000  AD monitor_0ch register
#define ADC_ADMON1                      ( ADC_BASE + 0x28 )                   // 32 R   0x00000000  AD monitor_1ch register
#define ADC_ADMON2                      ( ADC_BASE + 0x2C )                   // 32 R   0x00000000  AD monitor_2ch register
#define ADC_ADMON3                      ( ADC_BASE + 0x30 )                   // 32 R   0x00000000  AD monitor_3ch register
#define ADC_ADMON4                      ( ADC_BASE + 0x34 )                   // 32 R   0x00000000  AD monitor_4ch register
#define ADC_ADMON5                      ( ADC_BASE + 0x38 )                   // 32 R   0x00000000  AD monitor_5ch register
#define ADC_ADMON6                      ( ADC_BASE + 0x3C )                   // 32 R   0x00000000  AD monitor_6ch register
#define ADC_ADMON7                      ( ADC_BASE + 0x40 )                   // 32 R   0x00000000  AD monitor_7ch register
#define ADC_VDD1MON                     ( ADC_BASE + 0x44 )                   // 32 R   0x00000000  AD monitor 8ch(VDD1) register
#define ADC_VDD2MON                     ( ADC_BASE + 0x48 )                   // 32 R   0x00000000  AD monitor 9ch(VDD2) register
#define ADC_ADMONSET0                   ( ADC_BASE + 0x4C )                   // 32 RW  0x00000000  AD mon_0ch setting register
#define ADC_ADMONSET1                   ( ADC_BASE + 0x50 )                   // 32 RW  0x00000000  AD mon_1ch setting register
#define ADC_ADMONSET2                   ( ADC_BASE + 0x54 )                   // 32 RW  0x00000000  AD mon_2ch setting register
#define ADC_ADMONSET3                   ( ADC_BASE + 0x58 )                   // 32 RW  0x00000000  AD mon_3ch setting register
#define ADC_ADMONSET4                   ( ADC_BASE + 0x5C )                   // 32 RW  0x00000000  AD mon_4ch setting register
#define ADC_ADMONSET5                   ( ADC_BASE + 0x60 )                   // 32 RW  0x00000000  AD mon_5ch setting register
#define ADC_ADMONSET6                   ( ADC_BASE + 0x64 )                   // 32 RW  0x00000000  AD mon_6ch setting register
#define ADC_ADMONSET7                   ( ADC_BASE + 0x68 )                   // 32 RW  0x00000000  AD mon_7ch setting register
#define ADC_ADMONSET8                   ( ADC_BASE + 0x6C )                   // 32 RW  0x00000000  AD mon_8ch setting register
#define ADC_ADMONSET9                   ( ADC_BASE + 0x70 )                   // 32 RW  0x00000000  AD mon_9ch setting register
#define ADC_ADDTRANS0                   ( ADC_BASE + 0x74 )                   // 32 R   0x00000000  AD ch0 data trans buff register
#define ADC_ADDTRANS1                   ( ADC_BASE + 0x78 )                   // 32 R   0x00000000  AD ch1 data trans buff register
#define ADC_ADDTRANS2                   ( ADC_BASE + 0x7C )                   // 32 R   0x00000000  AD ch2 data trans buff register
#define ADC_ADDTRANS3                   ( ADC_BASE + 0x80 )                   // 32 R   0x00000000  AD ch3 data trans buff register
#define ADC_ADDTRANS4                   ( ADC_BASE + 0x84 )                   // 32 R   0x00000000  AD ch4 data trans buff register
#define ADC_ADDTRANS5                   ( ADC_BASE + 0x88 )                   // 32 R   0x00000000  AD ch5 data trans buff register
#define ADC_ADDTRANS6                   ( ADC_BASE + 0x8C )                   // 32 R   0x00000000  AD ch6 data trans buff register
#define ADC_ADDTRANS7                   ( ADC_BASE + 0x90 )                   // 32 R   0x00000000  AD ch7 data trans buff register
#define ADC_ADDTRANS8                   ( ADC_BASE + 0x94 )                   // 32 R   0x00000000  AD ch8(VDD1) data trans buff register
#define ADC_ADDTRANS9                   ( ADC_BASE + 0x98 )                   // 32 R   0x00000000  AD ch9(VDD2) data trans buff register

#define ADC_ADMON(   n)                 ( ADC_ADMON0    + ( n << 2 ) )        // n = 0..9 32 R  0x00000000  AD monitor registers
#define ADC_ADMONSET(n)                 ( ADC_ADMONSET0 + ( n << 2 ) )        // n = 0..9 32 RW 0x00000000  AD mon setting registers
#define ADC_ADDTRANS(n)                 ( ADC_ADDTRANS0 + ( n << 2 ) )        // n = 0..9 32 R  0x00000000  AD data trans buff registers


// *** 66. Speed-pulse I/F **************************************************************************************************************************

//SPEED.h
#define SPEED_SPCNTR                    0xE6E55000                  // R-W 32  Speed Pulse Count Data Register
#define SPEED_NFSETR                    0xE6E55004                  // R/W 32  Speed Pulse Filter Setting Register
#define SPEED_SPCLR                     0xE6E55008                  // R/W 32  Speed Pulse Count Clearing Register
#define SPEED_100MLAT                   0xE6E5500C                  // R   32  Speed Pulse 100-ms Latch Data Register
#define SPEED_INTCNT                    0xE6E55010                  // R   32  100-ms INT Count Register
#define SPEED_INTCLR                    0xE6E55018                  // R-W 32  INT Status and Clear Register
#define SPEED_OFSTA                     0xE6E55100                  // R   32  Speed Pulse Offset A Register
#define SPEED_OFSTB                     0xE6E55104                  // R   32  Speed Pulse Offset B Register
#define SPEED_PLSWCNT                   0xE6E55108                  // R   32  Speed Pulse Width Register
#define SPEED_OBSVA                     0xE6E5510C                  // R   32  Speed Pulse Observe A Register
#define SPEED_OBSVB                     0xE6E55110                  // R   32  Speed Pulse Observe B Register
#define SPEED_PLSWCLR                   0xE6E55114                  // R/W 32  Speed Pulse Width Clearing Register
#define SPEED_DBG                       0xE6E55118                  // R/W 32  Speed Pulse Width Test Register
#define SPEED_500CLK                    0xE6E5501C                  // R/W 32  500-kHz Freq. Count Setting Register
#define SPEED_SRTSTP                    0xE6E55014                  // R/W 32  Start/Stop Register
#define SPEED_INTSETR                   0xE6E5501C                  // R/W 32  Speed Pulse Interrupt Counter Set Register


// *** 68. Life Cycle *******************************************************************************************************************************

//LIFEC.h
#define LIFEC_SEC_SRC                   0xE6110008U                  // R/W 32  Security attribute setting for master ports
#define LIFEC_SEC_SEL0                  0xE6110030U                  // R/W 32  Security attribute setting for slave ports 0
#define LIFEC_SEC_SEL1                  0xE6110034U                  // R/W 32  Security attribute setting for slave ports 1
#define LIFEC_SEC_SEL2                  0xE6110038U                  // R/W 32  Security attribute setting for slave ports 2
#define LIFEC_SEC_SEL3                  0xE611003CU                  // R/W 32  Security attribute setting for slave ports 3
#define LIFEC_SEC_SEL4                  0xE6110058U                  // R/W 32  Security attribute setting for slave ports 4
#define LIFEC_SEC_SEL5                  0xE611005CU                  // R/W 32  Security attribute setting for slave ports 5
#define LIFEC_SEC_SEL6                  0xE6110060U                  // R/W 32  Security attribute setting for slave ports 6
#define LIFEC_SEC_SEL7                  0xE6110064U                  // R/W 32  Security attribute setting for slave ports 7
#define LIFEC_SEC_SEL8                  0xE6110068U                  // R/W 32  Security attribute setting for slave ports 8
#define LIFEC_SEC_SEL9                  0xE611006CU                  // R/W 32  Security attribute setting for slave ports 9
#define LIFEC_SEC_SEL10                 0xE6110070U                  // R/W 32  Security attribute setting for slave ports 10
#define LIFEC_SEC_SEL11                 0xE6110074U                  // R/W 32  Security attribute setting for slave ports 11
#define LIFEC_SEC_SEL12                 0xE6110078U                  // R/W 32  Security attribute setting for slave ports 12
#define LIFEC_SEC_SEL13                 0xE611007CU                  // R/W 32  Security attribute setting for slave ports 13
#define LIFEC_SEC_SEL14                 0xE6110080U                  // R/W 32  Security attribute setting for slave ports 14
#define LIFEC_SEC_SEL15                 0xE6110084U                  // R/W 32  Security attribute setting for slave ports 15
#define LIFEC_SEC_GRP0CR0               0xE6110138U                  // R/W 32  Security group 0 attribute setting for master ports 0
#define LIFEC_SEC_GRP1CR0               0xE611013CU                  // R/W 32  Security group 1 attribute setting for master ports 0
#define LIFEC_SEC_GRP0CR1               0xE6110140U                  // R/W 32  Security group 0 attribute setting for master ports 1
#define LIFEC_SEC_GRP1CR1               0xE6110144U                  // R/W 32  Security group 1 attribute setting for master ports 1
#define LIFEC_SEC_GRP0CR2               0xE6110148U                  // R/W 32  Security group 0 attribute setting for master ports 2
#define LIFEC_SEC_GRP1CR2               0xE611014CU                  // R/W 32  Security group 1 attribute setting for master ports 2
#define LIFEC_SEC_GRP0CR3               0xE6110150U                  // R/W 32  Security group 0 attribute setting for master ports 3
#define LIFEC_SEC_GRP1CR3               0xE6110154U                  // R/W 32  Security group 1 attribute setting for master ports 3
#define LIFEC_SEC_GRP0COND0             0xE6110158U                  // R/W 32  Security group 0 attribute setting for slave ports 0
#define LIFEC_SEC_GRP1COND0             0xE611015CU                  // R/W 32  Security group 1 attribute setting for slave ports 0
#define LIFEC_SEC_GRP0COND1             0xE6110160U                  // R/W 32  Security group 0 attribute setting for slave ports 1
#define LIFEC_SEC_GRP1COND1             0xE6110164U                  // R/W 32  Security group 1 attribute setting for slave ports 1
#define LIFEC_SEC_GRP0COND2             0xE6110168U                  // R/W 32  Security group 0 attribute setting for slave ports 2
#define LIFEC_SEC_GRP1COND2             0xE611016CU                  // R/W 32  Security group 1 attribute setting for slave ports 2
#define LIFEC_SEC_GRP0COND3             0xE6110170U                  // R/W 32  Security group 0 attribute setting for slave ports 3
#define LIFEC_SEC_GRP1COND3             0xE6110174U                  // R/W 32  Security group 1 attribute setting for slave ports 3
#define LIFEC_SEC_GRP0COND4             0xE6110178U                  // R/W 32  Security group 0 attribute setting for slave ports 4
#define LIFEC_SEC_GRP1COND4             0xE611017CU                  // R/W 32  Security group 1 attribute setting for slave ports 4
#define LIFEC_SEC_GRP0COND5             0xE6110180U                  // R/W 32  Security group 0 attribute setting for slave ports 5
#define LIFEC_SEC_GRP1COND5             0xE6110184U                  // R/W 32  Security group 1 attribute setting for slave ports 5
#define LIFEC_SEC_GRP0COND6             0xE6110188U                  // R/W 32  Security group 0 attribute setting for slave ports 6
#define LIFEC_SEC_GRP1COND6             0xE611018CU                  // R/W 32  Security group 1 attribute setting for slave ports 6
#define LIFEC_SEC_GRP0COND7             0xE6110190U                  // R/W 32  Security group 0 attribute setting for slave ports 7
#define LIFEC_SEC_GRP1COND7             0xE6110194U                  // R/W 32  Security group 1 attribute setting for slave ports 7
#define LIFEC_SEC_GRP0COND8             0xE6110198U                  // R/W 32  Security group 0 attribute setting for slave ports 8
#define LIFEC_SEC_GRP1COND8             0xE611019CU                  // R/W 32  Security group 1 attribute setting for slave ports 8
#define LIFEC_SEC_GRP0COND9             0xE61101A0U                  // R/W 32  Security group 0 attribute setting for slave ports 9
#define LIFEC_SEC_GRP1COND9             0xE61101A4U                  // R/W 32  Security group 1 attribute setting for slave ports 9
#define LIFEC_SEC_GRP0COND10            0xE61101A8U                  // R/W 32  Security group 0 attribute setting for slave ports 10
#define LIFEC_SEC_GRP1COND10            0xE61101ACU                  // R/W 32  Security group 1 attribute setting for slave ports 10
#define LIFEC_SEC_GRP0COND11            0xE61101B0U                  // R/W 32  Security group 0 attribute setting for slave ports 11
#define LIFEC_SEC_GRP1COND11            0xE61101B4U                  // R/W 32  Security group 1 attribute setting for slave ports 11
#define LIFEC_SEC_GRP0COND12            0xE61101B8U                  // R/W 32  Security group 0 attribute setting for slave ports 12
#define LIFEC_SEC_GRP1COND12            0xE61101BCU                  // R/W 32  Security group 1 attribute setting for slave ports 12
#define LIFEC_SEC_GRP0COND13            0xE61101C0U                  // R/W 32  Security group 0 attribute setting for slave ports 13
#define LIFEC_SEC_GRP1COND13            0xE61101C4U                  // R/W 32  Security group 1 attribute setting for slave ports 13
#define LIFEC_SEC_GRP0COND14            0xE61101C8U                  // R/W 32  Security group 0 attribute setting for slave ports 14
#define LIFEC_SEC_GRP1COND14            0xE61101CCU                  // R/W 32  Security group 1 attribute setting for slave ports 14
#define LIFEC_SEC_GRP0COND15            0xE61101D0U                  // R/W 32  Security group 0 attribute setting for slave ports 15
#define LIFEC_SEC_GRP1COND15            0xE61101D4U                  // R/W 32  Security group 1 attribute setting for slave ports 15
#define LIFEC_SEC_READONLY0             0xE61101D8U                  // R/W 32  Security write protection attribute setting for slave ports 0
#define LIFEC_SEC_READONLY1             0xE61101DCU                  // R/W 32  Security write protection attribute setting for slave ports 1
#define LIFEC_SEC_READONLY2             0xE61101E0U                  // R/W 32  Security write protection attribute setting for slave ports 2
#define LIFEC_SEC_READONLY3             0xE61101E4U                  // R/W 32  Security write protection attribute setting for slave ports 3
#define LIFEC_SEC_READONLY4             0xE61101E8U                  // R/W 32  Security write protection attribute setting for slave ports 4
#define LIFEC_SEC_READONLY5             0xE61101ECU                  // R/W 32  Security write protection attribute setting for slave ports 5
#define LIFEC_SEC_READONLY6             0xE61101F0U                  // R/W 32  Security write protection attribute setting for slave ports 6
#define LIFEC_SEC_READONLY7             0xE61101F4U                  // R/W 32  Security write protection attribute setting for slave ports 7
#define LIFEC_SEC_READONLY8             0xE61101F8U                  // R/W 32  Security write protection attribute setting for slave ports 8
#define LIFEC_SEC_READONLY9             0xE61101FCU                  // R/W 32  Security write protection attribute setting for slave ports 9
#define LIFEC_SEC_READONLY10            0xE6110200U                  // R/W 32  Security write protection attribute setting for slave ports 10
#define LIFEC_SEC_READONLY11            0xE6110204U                  // R/W 32  Security write protection attribute setting for slave ports 11
#define LIFEC_SEC_READONLY12            0xE6110208U                  // R/W 32  Security write protection attribute setting for slave ports 12
#define LIFEC_SEC_READONLY13            0xE611020CU                  // R/W 32  Security write protection attribute setting for slave ports 13
#define LIFEC_SEC_READONLY14            0xE6110210U                  // R/W 32  Security write protection attribute setting for slave ports 14
#define LIFEC_SEC_READONLY15            0xE6110214U                  // R/W 32  Security write protection attribute setting for slave ports 15
#define LIFEC_SAFE_GRP0CR0              0xE6120138U                  // R/W 32  Safety group 0 attribute setting for master ports 0
#define LIFEC_SAFE_GRP1CR0              0xE612013CU                  // R/W 32  Safety group 1 attribute setting for master ports 0
#define LIFEC_SAFE_GRP0CR1              0xE6120140U                  // R/W 32  Safety group 0 attribute setting for master ports 1
#define LIFEC_SAFE_GRP1CR1              0xE6120144U                  // R/W 32  Safety group 1 attribute setting for master ports 1
#define LIFEC_SAFE_GRP0CR2              0xE6120148U                  // R/W 32  Safety group 0 attribute setting for master ports 2
#define LIFEC_SAFE_GRP1CR2              0xE612014CU                  // R/W 32  Safety group 1 attribute setting for master ports 2
#define LIFEC_SAFE_GRP0CR3              0xE6120150U                  // R/W 32  Safety group 0 attribute setting for master ports 3
#define LIFEC_SAFE_GRP1CR3              0xE6120154U                  // R/W 32  Safety group 1 attribute setting for master ports 3
#define LIFEC_SAFE_GRP0COND0            0xE6120158U                  // R/W 32  Safety group 0 attribute setting for slave ports 0
#define LIFEC_SAFE_GRP1COND0            0xE612015CU                  // R/W 32  Safety group 1 attribute setting for slave ports 0
#define LIFEC_SAFE_GRP0COND1            0xE6120160U                  // R/W 32  Safety group 0 attribute setting for slave ports 1
#define LIFEC_SAFE_GRP1COND1            0xE6120164U                  // R/W 32  Safety group 1 attribute setting for slave ports 1
#define LIFEC_SAFE_GRP0COND2            0xE6120168U                  // R/W 32  Safety group 0 attribute setting for slave ports 2
#define LIFEC_SAFE_GRP1COND2            0xE612016CU                  // R/W 32  Safety group 1 attribute setting for slave ports 2
#define LIFEC_SAFE_GRP0COND3            0xE6120170U                  // R/W 32  Safety group 0 attribute setting for slave ports 3
#define LIFEC_SAFE_GRP1COND3            0xE6120174U                  // R/W 32  Safety group 1 attribute setting for slave ports 3
#define LIFEC_SAFE_GRP0COND4            0xE6120178U                  // R/W 32  Safety group 0 attribute setting for slave ports 4
#define LIFEC_SAFE_GRP1COND4            0xE612017CU                  // R/W 32  Safety group 1 attribute setting for slave ports 4
#define LIFEC_SAFE_GRP0COND5            0xE6120180U                  // R/W 32  Safety group 0 attribute setting for slave ports 5
#define LIFEC_SAFE_GRP1COND5            0xE6120184U                  // R/W 32  Safety group 1 attribute setting for slave ports 5
#define LIFEC_SAFE_GRP0COND6            0xE6120188U                  // R/W 32  Safety group 0 attribute setting for slave ports 6
#define LIFEC_SAFE_GRP1COND6            0xE612018CU                  // R/W 32  Safety group 1 attribute setting for slave ports 6
#define LIFEC_SAFE_GRP0COND7            0xE6120190U                  // R/W 32  Safety group 0 attribute setting for slave ports 7
#define LIFEC_SAFE_GRP1COND7            0xE6120194U                  // R/W 32  Safety group 1 attribute setting for slave ports 7
#define LIFEC_SAFE_GRP0COND8            0xE6120198U                  // R/W 32  Safety group 0 attribute setting for slave ports 8
#define LIFEC_SAFE_GRP1COND8            0xE612019CU                  // R/W 32  Safety group 1 attribute setting for slave ports 8
#define LIFEC_SAFE_GRP0COND9            0xE61201A0U                  // R/W 32  Safety group 0 attribute setting for slave ports 9
#define LIFEC_SAFE_GRP1COND9            0xE61201A4U                  // R/W 32  Safety group 1 attribute setting for slave ports 9
#define LIFEC_SAFE_GRP0COND10           0xE61201A8U                  // R/W 32  Safety group 0 attribute setting for slave ports 10
#define LIFEC_SAFE_GRP1COND10           0xE61201ACU                  // R/W 32  Safety group 1 attribute setting for slave ports 10
#define LIFEC_SAFE_GRP0COND11           0xE61201B0U                  // R/W 32  Safety group 0 attribute setting for slave ports 11
#define LIFEC_SAFE_GRP1COND11           0xE61201B4U                  // R/W 32  Safety group 1 attribute setting for slave ports 11
#define LIFEC_SAFE_GRP0COND12           0xE61201B8U                  // R/W 32  Safety group 0 attribute setting for slave ports 12
#define LIFEC_SAFE_GRP1COND12           0xE61201BCU                  // R/W 32  Safety group 1 attribute setting for slave ports 12
#define LIFEC_SAFE_GRP0COND13           0xE61201C0U                  // R/W 32  Safety group 0 attribute setting for slave ports 13
#define LIFEC_SAFE_GRP1COND13           0xE61201C4U                  // R/W 32  Safety group 1 attribute setting for slave ports 13
#define LIFEC_SAFE_GRP0COND14           0xE61201C8U                  // R/W 32  Safety group 0 attribute setting for slave ports 14
#define LIFEC_SAFE_GRP1COND14           0xE61201CCU                  // R/W 32  Safety group 1 attribute setting for slave ports 14
#define LIFEC_SAFE_GRP0COND15           0xE61201D0U                  // R/W 32  Safety group 0 attribute setting for slave ports 15
#define LIFEC_SAFE_GRP1COND15           0xE61201D4U                  // R/W 32  Safety group 1 attribute setting for slave ports 15
#define LIFEC_SAFE_READONLY0            0xE61201D8U                  // R/W 32  Safety write protection attribute setting for slave ports 0
#define LIFEC_SAFE_READONLY1            0xE61201DCU                  // R/W 32  Safety write protection attribute setting for slave ports 1
#define LIFEC_SAFE_READONLY2            0xE61201E0U                  // R/W 32  Safety write protection attribute setting for slave ports 2
#define LIFEC_SAFE_READONLY3            0xE61201E4U                  // R/W 32  Safety write protection attribute setting for slave ports 3
#define LIFEC_SAFE_READONLY4            0xE61201E8U                  // R/W 32  Safety write protection attribute setting for slave ports 4
#define LIFEC_SAFE_READONLY5            0xE61201ECU                  // R/W 32  Safety write protection attribute setting for slave ports 5
#define LIFEC_SAFE_READONLY6            0xE61201F0U                  // R/W 32  Safety write protection attribute setting for slave ports 6
#define LIFEC_SAFE_READONLY7            0xE61201F4U                  // R/W 32  Safety write protection attribute setting for slave ports 7
#define LIFEC_SAFE_READONLY8            0xE61201F8U                  // R/W 32  Safety write protection attribute setting for slave ports 8
#define LIFEC_SAFE_READONLY9            0xE61201FCU                  // R/W 32  Safety write protection attribute setting for slave ports 9
#define LIFEC_SAFE_READONLY10           0xE6120200U                  // R/W 32  Safety write protection attribute setting for slave ports 10
#define LIFEC_SAFE_READONLY11           0xE6120204U                  // R/W 32  Safety write protection attribute setting for slave ports 11
#define LIFEC_SAFE_READONLY12           0xE6120208U                  // R/W 32  Safety write protection attribute setting for slave ports 12
#define LIFEC_SAFE_READONLY13           0xE612020CU                  // R/W 32  Safety write protection attribute setting for slave ports 13
#define LIFEC_SAFE_READONLY14           0xE6120210U                  // R/W 32  Safety write protection attribute setting for slave ports 14
#define LIFEC_SAFE_READONLY15           0xE6120214U                  // R/W 32  Safety write protection attribute setting for slave ports 15


// *** 70. SD Card/MMC Interfaces *******************************************************************************************************************

#define MMC_CH0_BASE                    0xEE140000
#define MMC_CH0_SD_CMD                  ( MMC_CH0_BASE + 0x0000 )   //  16/32/64
#define MMC_CH0_SD_PORTSEL              ( MMC_CH0_BASE + 0x0008 )   //  16/32/64
#define MMC_CH0_SD_ARG                  ( MMC_CH0_BASE + 0x0010 )   //  16/32/64
#define MMC_CH0_SD_ARG1                 ( MMC_CH0_BASE + 0x0018 )   //  16/32/64
#define MMC_CH0_SD_STOP                 ( MMC_CH0_BASE + 0x0020 )   //  16/32/64
#define MMC_CH0_SD_SECCNT               ( MMC_CH0_BASE + 0x0028 )   //  16/32/64
#define MMC_CH0_SD_RSP10                ( MMC_CH0_BASE + 0x0030 )   //  16/32/64
#define MMC_CH0_SD_RSP1                 ( MMC_CH0_BASE + 0x0038 )   //  16/32/64
#define MMC_CH0_SD_RSP32                ( MMC_CH0_BASE + 0x0040 )   //  16/32/64
#define MMC_CH0_SD_RSP3                 ( MMC_CH0_BASE + 0x0048 )   //  16/32/64
#define MMC_CH0_SD_RSP54                ( MMC_CH0_BASE + 0x0050 )   //  16/32/64
#define MMC_CH0_SD_RSP5                 ( MMC_CH0_BASE + 0x0058 )   //  16/32/64
#define MMC_CH0_SD_RSP76                ( MMC_CH0_BASE + 0x0060 )   //  16/32/64
#define MMC_CH0_SD_RSP7                 ( MMC_CH0_BASE + 0x0068 )   //  16/32/64
#define MMC_CH0_SD_INFO1                ( MMC_CH0_BASE + 0x0070 )   //  16/32/64
#define MMC_CH0_SD_INFO2                ( MMC_CH0_BASE + 0x0078 )   //  16/32/64
#define MMC_CH0_SD_INFO1_MASK           ( MMC_CH0_BASE + 0x0080 )   //  16/32/64
#define MMC_CH0_SD_INFO2_MASK           ( MMC_CH0_BASE + 0x0088 )   //  16/32/64
#define MMC_CH0_SD_CLK_CTRL             ( MMC_CH0_BASE + 0x0090 )   //  16/32/64
#define MMC_CH0_SD_SIZE                 ( MMC_CH0_BASE + 0x0098 )   //  16/32/64
#define MMC_CH0_SD_OPTION               ( MMC_CH0_BASE + 0x00A0 )   //  16/32/64
#define MMC_CH0_SD_ERR_STS1             ( MMC_CH0_BASE + 0x00B0 )   //  16/32/64
#define MMC_CH0_SD_ERR_STS2             ( MMC_CH0_BASE + 0x00B8 )   //  16/32/64
#define MMC_CH0_SD_BUF0                 ( MMC_CH0_BASE + 0x00C0 )   //  16/32/64
#define MMC_CH0_SDIO_MODE               ( MMC_CH0_BASE + 0x00D0 )   //  16/32/64
#define MMC_CH0_SDIO_INFO1              ( MMC_CH0_BASE + 0x00D8 )   //  16/32/64
#define MMC_CH0_SDIO_INFO1_MASK         ( MMC_CH0_BASE + 0x00E0 )   //  16/32/64
#define MMC_CH0_CC_EXT_MODE             ( MMC_CH0_BASE + 0x0360 )   //  16/32/64
#define MMC_CH0_SOFT_RST                ( MMC_CH0_BASE + 0x0380 )   //  16/32/64
#define MMC_CH0_VERSION                 ( MMC_CH0_BASE + 0x0388 )   //  16/32/64
#define MMC_CH0_HOST_MODE               ( MMC_CH0_BASE + 0x0390 )   //  16/32/64
#define MMC_CH0_SDIF_MODE               ( MMC_CH0_BASE + 0x0398 )   //  16/32/64
#define MMC_CH0_DM_CM_SEQ_MODE          ( MMC_CH0_BASE + 0x0808 )   //  16/32/64
#define MMC_CH0_DM_CM_DTRAN_MODE        ( MMC_CH0_BASE + 0x0820 )   //  16/32/64
#define MMC_CH0_DM_CM_DTRAN_CTRL        ( MMC_CH0_BASE + 0x0828 )   //  16/32/64
#define MMC_CH0_DM_CM_RST               ( MMC_CH0_BASE + 0x0830 )   //  16/32/64
#define MMC_CH0_DM_CM_INFO1             ( MMC_CH0_BASE + 0x0840 )   //  16/32/64
#define MMC_CH0_DM_CM_INFO1_MASK        ( MMC_CH0_BASE + 0x0848 )   //  16/32/64
#define MMC_CH0_DM_CM_INFO2             ( MMC_CH0_BASE + 0x0850 )   //  16/32/64
#define MMC_CH0_DM_CM_INFO2_MASK        ( MMC_CH0_BASE + 0x0858 )   //  16/32/64
#define MMC_CH0_DM_DTRAN_ADDR           ( MMC_CH0_BASE + 0x0880 )   //  16/32/64
#define MMC_CH0_SCC_DTCNTL              ( MMC_CH0_BASE + 0x1000 )   //  32  Initial setting register
#define MMC_CH0_SCC_TAPSET              ( MMC_CH0_BASE + 0x1008 )   //  32  Sampling clock position setting register
#define MMC_CH0_SCC_DT2FF               ( MMC_CH0_BASE + 0x1010 )   //  32  Hardware adjustment register 1
#define MMC_CH0_SCC_CKSEL               ( MMC_CH0_BASE + 0x1018 )   //  32  Sampling clock selection register
#define MMC_CH0_SCC_RVSCNTL             ( MMC_CH0_BASE + 0x1020 )   //  32  Sampling clock position correction register
#define MMC_CH0_SCC_RVSREQ              ( MMC_CH0_BASE + 0x1028 )   //  32  Sampling clock position correction request register
#define MMC_CH0_SCC_TMPPORT2            ( MMC_CH0_BASE + 0x1038 )   //  32  Hardware adjustment register 2
#define MMC_CH0_SCC_TMPPORT3            ( MMC_CH0_BASE + 0x1048 )   //  32  Hardware adjustment register 3
#define MMC_CH0_SCC_SMPCMP              0xEE141030                  //  32  Sampling data comparison register


// *** 77. RWDT, RCLK Watchdog Timer ****************************************************************************************************************

#define RWDT_BASE                       0xE6020000U
#define RWDT_RWTCNT                     ( RWDT_BASE + 0x0U )        // R/W  16/32*  RCLK watchdog timer counter
#define RWDT_RWTCSRA                    ( RWDT_BASE + 0x4U )        // R/W  8/32* RCLK watchdog timer control/status register A
#define RWDT_RWTCSRB                    ( RWDT_BASE + 0x8U )        // R/W  8/32* RCLK watchdog timer control/status register B


// *** 77A. Window Watchdog Timer *******************************************************************************************************************

//Window Watchdog Timer(WWDT)
#define WDTA0WDTE0                      0xFFC90000U                 // R/W 8 Watchdog Timer Enable register 0
#define WDTA0MD0                        0xFFC9000CU                 // R/W   8 Watchdog Timer Mode register   0
#define WDTA0WDTE1                      0xFFCA0000U                 // R/W   8 Watchdog Timer Enable register 1 
#define WDTA0MD1                        0xFFCA000CU                 // R/W 8 Watchdog Timer Mode register   1


// *** 78. SECWDT, System Watchdog Timer ************************************************************************************************************

#define SECWDT_BASE                     0xE6030000U
#define SECWDT_WTCNT                    ( SECWDT_BASE + 0x0U )      // RW 16/32 counter
#define SECWDT_WTCSRA                   ( SECWDT_BASE + 0x4U )      // RW  8/32 control/status register A
#define SECWDT_WTCSRB                   ( SECWDT_BASE + 0x8U )      // RW  8/32 control/status register B


// *** 79. 16-Bit Timer Pulse Unit (TPU) ************************************************************************************************************
// TPU.h
#define TPU0_TSTR                       0xE6E80000                  // R/W 16  Timer start register
#define TPU0_TCR0                       0xE6E80010                  // R/W 16  Timer control register 0
#define TPU0_TMDR0                      0xE6E80014                  // R/W 16  Timer mode register 0
#define TPU0_TIOR0                      0xE6E80018                  // R/W 16  Timer I/O control register 0
#define TPU0_TIER0                      0xE6E8001C                  // R/W 16  Timer interrupt enable register 0
#define TPU0_TSR0                       0xE6E80020                  // R/W 16  Timer status register 0
#define TPU0_TCNT0                      0xE6E80024                  // R/W 16  Timer counter 0
#define TPU0_TGRA0                      0xE6E80028                  // R/W 16  Timer general register A0
#define TPU0_TGRB0                      0xE6E8002C                  // R/W 16  Timer general register B0
#define TPU0_TGRC0                      0xE6E80030                  // R/W 16  Timer general register C0
#define TPU0_TGRD0                      0xE6E80034                  // R/W 16  Timer general register D0
#define TPU0_TCR1                       0xE6E80050                  // R/W 16  Timer control register 1
#define TPU0_TMDR1                      0xE6E80054                  // R/W 16  Timer mode register 1
#define TPU0_TIOR1                      0xE6E80058                  // R/W 16  Timer I/O control register 1
#define TPU0_TIER1                      0xE6E8005C                  // R/W 16  Timer interrupt enable register 1
#define TPU0_TSR1                       0xE6E80060                  // R/W 16  Timer status register 1
#define TPU0_TCNT1                      0xE6E80064                  // R/W 16  Timer counter 1
#define TPU0_TGRA1                      0xE6E80068                  // R/W 16  Timer general register A1
#define TPU0_TGRB1                      0xE6E8006C                  // R/W 16  Timer general register B1
#define TPU0_TGRC1                      0xE6E80070                  // R/W 16  Timer general register C1
#define TPU0_TGRD1                      0xE6E80074                  // R/W 16  Timer general register D1
#define TPU0_TCR2                       0xE6E80090                  // R/W 16  Timer control register 2
#define TPU0_TMDR2                      0xE6E80094                  // R/W 16  Timer mode register 2
#define TPU0_TIOR2                      0xE6E80098                  // R/W 16  Timer I/O control register 2
#define TPU0_TIER2                      0xE6E8009C                  // R/W 16  Timer interrupt enable register 2
#define TPU0_TSR2                       0xE6E800A0                  // R/W 16  Timer status register 2
#define TPU0_TCNT2                      0xE6E800A4                  // R/W 16  Timer counter 2
#define TPU0_TGRA2                      0xE6E800A8                  // R/W 16  Timer general register A2
#define TPU0_TGRB2                      0xE6E800AC                  // R/W 16  Timer general register B2
#define TPU0_TGRC2                      0xE6E800B0                  // R/W 16  Timer general register C2
#define TPU0_TGRD2                      0xE6E800B4                  // R/W 16  Timer general register D2
#define TPU0_TCR3                       0xE6E800D0                  // R/W 16  Timer control register 3
#define TPU0_TMDR3                      0xE6E800D4                  // R/W 16  Timer mode register 3
#define TPU0_TIOR3                      0xE6E800D8                  // R/W 16  Timer I/O control register 3
#define TPU0_TIER3                      0xE6E800DC                  // R/W 16  Timer interrupt enable register 3
#define TPU0_TSR3                       0xE6E800E0                  // R/W 16  Timer status register 3
#define TPU0_TCNT3                      0xE6E800E4                  // R/W 16  Timer counter 3
#define TPU0_TGRA3                      0xE6E800E8                  // R/W 16  Timer general register A3
#define TPU0_TGRB3                      0xE6E800EC                  // R/W 16  Timer general register B3
#define TPU0_TGRC3                      0xE6E800F0                  // R/W 16  Timer general register C3
#define TPU0_TGRD3                      0xE6E800F4                  // R/W 16  Timer general register D3
#define TPU0_TMIR                       0xE6E80100                  // R/W 16  Motor control setting register
#define TPU0_TMRR                       0xE6E80104                  // R/W 16  Motor deceleration (stop) transition register
#define TPU0_TMSR                       0xE6E80108                  // R   16  Motor control status register
#define TPU0_TMMPR0                     0xE6E80110                  // R/W 16  Motor operation pattern storing register 0
#define TPU0_TMMPR1                     0xE6E80114                  // R/W 16  Motor operation pattern storing register 1
#define TPU0_TMSPR0                     0xE6E80118                  // R/W 16  Motor stop pattern storing register 0
#define TPU0_TMSPR1                     0xE6E8011C                  // R/W 16  Motor stop pattern storing register 1
#define TPU0_TMOPR                      0xE6E80120                  // R/W 16  Motor output pattern storing register
#define TPU0_TMASR                      0xE6E80130                  // R/W 16  Motor acceleration the number of steps register
#define TPU0_TMTSR                      0xE6E80134                  // R/W 16  Motor normal the number of steps register
#define TPU0_TMRSR                      0xE6E80138                  // R/W 16  Motor deceleration the number of steps register
#define TPU0_TMSCR                      0xE6E80140                  // R/W 16  Motor control sequence counter register
#define TPU0_TMTCR                      0xE6E80144                  // R   16  Motor control normal counter register


// *** 79A. Compare Match Timer Type0 (CMT0) ********************************************************************************************************

// CMT0.h
#define CMT0_CMCLKE                     0xE60F1000                  // R/W 32  CLK enable register
#define CMT0_CMSTR0                     0xE60F0500                  // R/W 32  Compare match timer start register 0
#define CMT0_CMCSR0                     0xE60F0510                  // R/W 32  Compare match timer control/status register 0
#define CMT0_CMCNT0                     0xE60F0514                  // R/W 32  Compare match timer counter 0
#define CMT0_CMCOR0                     0xE60F0518                  // R/W 32  Compare match timer constant register 0
#define CMT0_CMSTR1                     0xE60F0600                  // R/W 32  Compare match timer start register 1
#define CMT0_CMCSR1                     0xE60F0610                  // R/W 32  Compare match timer control/status register 1
#define CMT0_CMCNT1                     0xE60F0614                  // R/W 32  Compare match timer counter 1
#define CMT0_CMCOR1                     0xE60F0618                  // R/W 32  Compare match timer constant register 1


// *** 79B. Compare Match Timer Type1(CMT1) *********************************************************************************************************

// CMT1.h
#define CMT1_CMCLKE                     0xE6131000                  // R/W 32  CLK enable register
#define CMT2_CMCLKE                     0xE6141000                  // R/W 32  CLK enable register
#define CMT3_CMCLKE                     0xE6149000                  // R/W 32  CLK enable register
#define CMT1_CMSTR0                     0xE6130000                  // R/W 32  Compare match timer start register 0
#define CMT2_CMSTR0                     0xE6140000                  // R/W 32  Compare match timer start register 0
#define CMT3_CMSTR0                     0xE6148000                  // R/W 32  Compare match timer start register 0
#define CMT1_CMCSR0                     0xE6130010                  // R/W 32  Compare match timer control/status register 0
#define CMT2_CMCSR0                     0xE6140010                  // R/W 32  Compare match timer control/status register 0
#define CMT3_CMCSR0                     0xE6148010                  // R/W 32  Compare match timer control/status register 0
#define CMT1_CMCNT0                     0xE6130014                  // R/W 32  Compare match timer counter 0
#define CMT2_CMCNT0                     0xE6140014                  // R/W 32  Compare match timer counter 0
#define CMT3_CMCNT0                     0xE6148014                  // R/W 32  Compare match timer counter 0
#define CMT1_CMCOR0                     0xE6130018                  // R/W 32  Compare match timer constant register 0
#define CMT2_CMCOR0                     0xE6140018                  // R/W 32  Compare match timer constant register 0
#define CMT3_CMCOR0                     0xE6148018                  // R/W 32  Compare match timer constant register 0
#define CMT1_CMCSRH0                    0xE6130020                  // R/W 32  Compare match timer control/status register H0
#define CMT2_CMCSRH0                    0xE6140020                  // R/W 32  Compare match timer control/status register H0
#define CMT3_CMCSRH0                    0xE6148020                  // R/W 32  Compare match timer control/status register H0
#define CMT1_CMCNTH0                    0xE6130024                  // R/W 32  Compare match timer counter H0
#define CMT2_CMCNTH0                    0xE6140024                  // R/W 32  Compare match timer counter H0
#define CMT3_CMCNTH0                    0xE6148024                  // R/W 32  Compare match timer counter H0
#define CMT1_CMCORH0                    0xE6130028                  // R/W 32  Compare match timer constant register H0
#define CMT2_CMCORH0                    0xE6140028                  // R/W 32  Compare match timer constant register H0
#define CMT3_CMCORH0                    0xE6148028                  // R/W 32  Compare match timer constant register H0
#define CMT1_CMCSRM0                    0xE6130040                  // R/W 32  Compare match timer match control/status register 0
#define CMT2_CMCSRM0                    0xE6140040                  // R/W 32  Compare match timer match control/status register 0
#define CMT3_CMCSRM0                    0xE6148040                  // R/W 32  Compare match timer match control/status register 0
#define CMT1_CMCNTM0                    0xE6130044                  // R   32  Compare match timer match counter 0
#define CMT2_CMCNTM0                    0xE6140044                  // R   32  Compare match timer match counter 0
#define CMT3_CMCNTM0                    0xE6148044                  // R   32  Compare match timer match counter 0
#define CMT1_CMSTR1                     0xE6130100                  // R/W 32  Compare match timer start register 1
#define CMT2_CMSTR1                     0xE6140100                  // R/W 32  Compare match timer start register 1
#define CMT3_CMSTR1                     0xE6148100                  // R/W 32  Compare match timer start register 1
#define CMT1_CMCSR1                     0xE6130110                  // R/W 32  Compare match timer control/status register 1
#define CMT2_CMCSR1                     0xE6140110                  // R/W 32  Compare match timer control/status register 1
#define CMT3_CMCSR1                     0xE6148110                  // R/W 32  Compare match timer control/status register 1
#define CMT1_CMCNT1                     0xE6130114                  // R/W 32  Compare match timer counter 1
#define CMT2_CMCNT1                     0xE6140114                  // R/W 32  Compare match timer counter 1
#define CMT3_CMCNT1                     0xE6148114                  // R/W 32  Compare match timer counter 1
#define CMT1_CMCOR1                     0xE6130118                  // R/W 32  Compare match timer constant register 1
#define CMT2_CMCOR1                     0xE6140118                  // R/W 32  Compare match timer constant register 1
#define CMT3_CMCOR1                     0xE6148118                  // R/W 32  Compare match timer constant register 1
#define CMT1_CMCSRH1                    0xE6130120                  // R/W 32  Compare match timer control/status register H1
#define CMT2_CMCSRH1                    0xE6140120                  // R/W 32  Compare match timer control/status register H1
#define CMT3_CMCSRH1                    0xE6148120                  // R/W 32  Compare match timer control/status register H1
#define CMT1_CMCNTH1                    0xE6130124                  // R/W 32  Compare match timer counter H1
#define CMT2_CMCNTH1                    0xE6140124                  // R/W 32  Compare match timer counter H1
#define CMT3_CMCNTH1                    0xE6148124                  // R/W 32  Compare match timer counter H1
#define CMT1_CMCORH1                    0xE6130128                  // R/W 32  Compare match timer constant register H1
#define CMT2_CMCORH1                    0xE6140128                  // R/W 32  Compare match timer constant register H1
#define CMT3_CMCORH1                    0xE6148128                  // R/W 32  Compare match timer constant register H1
#define CMT1_CMSTR2                     0xE6130200                  // R/W 32  Compare match timer start register 2
#define CMT2_CMSTR2                     0xE6140200                  // R/W 32  Compare match timer start register 2
#define CMT3_CMSTR2                     0xE6148200                  // R/W 32  Compare match timer start register 2
#define CMT1_CMCSR2                     0xE6130210                  // R/W 32  Compare match timer control/status register 2
#define CMT2_CMCSR2                     0xE6140210                  // R/W 32  Compare match timer control/status register 2
#define CMT3_CMCSR2                     0xE6148210                  // R/W 32  Compare match timer control/status register 2
#define CMT1_CMCNT2                     0xE6130214                  // R/W 32  Compare match timer counter 2
#define CMT2_CMCNT2                     0xE6140214                  // R/W 32  Compare match timer counter 2
#define CMT3_CMCNT2                     0xE6148214                  // R/W 32  Compare match timer counter 2
#define CMT1_CMCOR2                     0xE6130218                  // R/W 32  Compare match timer constant register 2
#define CMT2_CMCOR2                     0xE6140218                  // R/W 32  Compare match timer constant register 2
#define CMT3_CMCOR2                     0xE6148218                  // R/W 32  Compare match timer constant register 2
#define CMT1_CMCSRH2                    0xE6130220                  // R/W 32  Compare match timer control/status register H2
#define CMT2_CMCSRH2                    0xE6140220                  // R/W 32  Compare match timer control/status register H2
#define CMT3_CMCSRH2                    0xE6148220                  // R/W 32  Compare match timer control/status register H2
#define CMT1_CMCNTH2                    0xE6130224                  // R/W 32  Compare match timer counter H2
#define CMT2_CMCNTH2                    0xE6140224                  // R/W 32  Compare match timer counter H2
#define CMT3_CMCNTH2                    0xE6148224                  // R/W 32  Compare match timer counter H2
#define CMT1_CMCORH2                    0xE6130228                  // R/W 32  Compare match timer constant register H2
#define CMT2_CMCORH2                    0xE6140228                  // R/W 32  Compare match timer constant register H2
#define CMT3_CMCORH2                    0xE6148228                  // R/W 32  Compare match timer constant register H2
#define CMT1_CMSTR3                     0xE6130300                  // R/W 32  Compare match timer start register 3
#define CMT2_CMSTR3                     0xE6140300                  // R/W 32  Compare match timer start register 3
#define CMT3_CMSTR3                     0xE6148300                  // R/W 32  Compare match timer start register 3
#define CMT1_CMCSR3                     0xE6130310                  // R/W 32  Compare match timer control/status register 3
#define CMT2_CMCSR3                     0xE6140310                  // R/W 32  Compare match timer control/status register 3
#define CMT3_CMCSR3                     0xE6148310                  // R/W 32  Compare match timer control/status register 3
#define CMT1_CMCNT3                     0xE6130314                  // R/W 32  Compare match timer counter 3
#define CMT2_CMCNT3                     0xE6140314                  // R/W 32  Compare match timer counter 3
#define CMT3_CMCNT3                     0xE6148314                  // R/W 32  Compare match timer counter 3
#define CMT1_CMCOR3                     0xE6130318                  // R/W 32  Compare match timer constant register 3
#define CMT2_CMCOR3                     0xE6140318                  // R/W 32  Compare match timer constant register 3
#define CMT3_CMCOR3                     0xE6148318                  // R/W 32  Compare match timer constant register 3
#define CMT1_CMCSRH3                    0xE6130320                  // R/W 32  Compare match timer control/status register H3
#define CMT2_CMCSRH3                    0xE6140320                  // R/W 32  Compare match timer control/status register H3
#define CMT3_CMCSRH3                    0xE6148320                  // R/W 32  Compare match timer control/status register H3
#define CMT1_CMCNTH3                    0xE6130324                  // R/W 32  Compare match timer counter H3
#define CMT2_CMCNTH3                    0xE6140324                  // R/W 32  Compare match timer counter H3
#define CMT3_CMCNTH3                    0xE6148324                  // R/W 32  Compare match timer counter H3
#define CMT1_CMCORH3                    0xE6130328                  // R/W 32  Compare match timer constant register H3
#define CMT2_CMCORH3                    0xE6140328                  // R/W 32  Compare match timer constant register H3
#define CMT3_CMCORH3                    0xE6148328                  // R/W 32  Compare match timer constant register H3
#define CMT1_CMCNT3BK0                  0xE6130330                  // R   32  Compare match timer counter 3 backup 0
#define CMT2_CMCNT3BK0                  0xE6140330                  // R   32  Compare match timer counter 3 backup 0
#define CMT3_CMCNT3BK0                  0xE6148330                  // R   32  Compare match timer counter 3 backup 0
#define CMT1_CMCNT3BK1                  0xE6130334                  // R   32  Compare match timer counter 3 backup 1
#define CMT2_CMCNT3BK1                  0xE6140334                  // R   32  Compare match timer counter 3 backup 1
#define CMT3_CMCNT3BK1                  0xE6148334                  // R   32  Compare match timer counter 3 backup 1
#define CMT1_CMCSRM3                    0xE6130340                  // R/W 32  Compare match timer match control/status register 3
#define CMT2_CMCSRM3                    0xE6140340                  // R/W 32  Compare match timer match control/status register 3
#define CMT3_CMCSRM3                    0xE6148340                  // R/W 32  Compare match timer match control/status register 3
#define CMT1_CMCNTM3                    0xE6130344                  // R   32  Compare match timer match counter 3
#define CMT2_CMCNTM3                    0xE6140344                  // R   32  Compare match timer match counter 3
#define CMT3_CMCNTM3                    0xE6148344                  // R   32  Compare match timer match counter 3
#define CMT1_CMSTR4                     0xE6130400                  // R/W 32  Compare match timer start register 4
#define CMT2_CMSTR4                     0xE6140400                  // R/W 32  Compare match timer start register 4
#define CMT3_CMSTR4                     0xE6148400                  // R/W 32  Compare match timer start register 4
#define CMT1_CMCSR4                     0xE6130410                  // R/W 32  Compare match timer control/status register 4
#define CMT2_CMCSR4                     0xE6140410                  // R/W 32  Compare match timer control/status register 4
#define CMT3_CMCSR4                     0xE6148410                  // R/W 32  Compare match timer control/status register 4
#define CMT1_CMCNT4                     0xE6130414                  // R/W 32  Compare match timer counter 4
#define CMT2_CMCNT4                     0xE6140414                  // R/W 32  Compare match timer counter 4
#define CMT3_CMCNT4                     0xE6148414                  // R/W 32  Compare match timer counter 4
#define CMT1_CMCOR4                     0xE6130418                  // R/W 32  Compare match timer constant register 4
#define CMT2_CMCOR4                     0xE6140418                  // R/W 32  Compare match timer constant register 4
#define CMT3_CMCOR4                     0xE6148418                  // R/W 32  Compare match timer constant register 4
#define CMT1_CMCSRH4                    0xE6130420                  // R/W 32  Compare match timer control/status register H4
#define CMT2_CMCSRH4                    0xE6140420                  // R/W 32  Compare match timer control/status register H4
#define CMT3_CMCSRH4                    0xE6148420                  // R/W 32  Compare match timer control/status register H4
#define CMT1_CMCNTH4                    0xE6130424                  // R/W 32  Compare match timer counter H4
#define CMT2_CMCNTH4                    0xE6140424                  // R/W 32  Compare match timer counter H4
#define CMT3_CMCNTH4                    0xE6148424                  // R/W 32  Compare match timer counter H4
#define CMT1_CMCORH4                    0xE6130428                  // R/W 32  Compare match timer constant register H4
#define CMT2_CMCORH4                    0xE6140428                  // R/W 32  Compare match timer constant register H4
#define CMT3_CMCORH4                    0xE6148428                  // R/W 32  Compare match timer constant register H4
#define CMT1_CMSTR5                     0xE6130500                  // R/W 32  Compare match timer start register 5
#define CMT2_CMSTR5                     0xE6140500                  // R/W 32  Compare match timer start register 5
#define CMT3_CMSTR5                     0xE6148500                  // R/W 32  Compare match timer start register 5
#define CMT1_CMCSR5                     0xE6130510                  // R/W 32  Compare match timer control/status register 5
#define CMT2_CMCSR5                     0xE6140510                  // R/W 32  Compare match timer control/status register 5
#define CMT3_CMCSR5                     0xE6148510                  // R/W 32  Compare match timer control/status register 5
#define CMT1_CMCNT5                     0xE6130514                  // R/W 32  Compare match timer counter 5
#define CMT2_CMCNT5                     0xE6140514                  // R/W 32  Compare match timer counter 5
#define CMT3_CMCNT5                     0xE6148514                  // R/W 32  Compare match timer counter 5
#define CMT1_CMCOR5                     0xE6130518                  // R/W 32  Compare match timer constant register 5
#define CMT2_CMCOR5                     0xE6140518                  // R/W 32  Compare match timer constant register 5
#define CMT3_CMCOR5                     0xE6148518                  // R/W 32  Compare match timer constant register 5
#define CMT1_CMSTR6                     0xE6130600                  // R/W 32  Compare match timer start register 6
#define CMT2_CMSTR6                     0xE6140600                  // R/W 32  Compare match timer start register 6
#define CMT3_CMSTR6                     0xE6148600                  // R/W 32  Compare match timer start register 6
#define CMT1_CMCSR6                     0xE6130610                  // R/W 32  Compare match timer control/status register 6
#define CMT2_CMCSR6                     0xE6140610                  // R/W 32  Compare match timer control/status register 6
#define CMT3_CMCSR6                     0xE6148610                  // R/W 32  Compare match timer control/status register 6
#define CMT1_CMCNT6                     0xE6130614                  // R/W 32  Compare match timer counter 6
#define CMT2_CMCNT6                     0xE6140614                  // R/W 32  Compare match timer counter 6
#define CMT3_CMCNT6                     0xE6148614                  // R/W 32  Compare match timer counter 6
#define CMT1_CMCOR6                     0xE6130618                  // R/W 32  Compare match timer constant register 6
#define CMT2_CMCOR6                     0xE6140618                  // R/W 32  Compare match timer constant register 6
#define CMT3_CMCOR6                     0xE6148618                  // R/W 32  Compare match timer constant register 6
#define CMT1_CMSTR7                     0xE6130700                  // R/W 32  Compare match timer start register 7
#define CMT2_CMSTR7                     0xE6140700                  // R/W 32  Compare match timer start register 7
#define CMT3_CMSTR7                     0xE6148700                  // R/W 32  Compare match timer start register 7
#define CMT1_CMCSR7                     0xE6130710                  // R/W 32  Compare match timer control/status register 7
#define CMT2_CMCSR7                     0xE6140710                  // R/W 32  Compare match timer control/status register 7
#define CMT3_CMCSR7                     0xE6148710                  // R/W 32  Compare match timer control/status register 7
#define CMT1_CMCNT7                     0xE6130714                  // R/W 32  Compare match timer counter 7
#define CMT2_CMCNT7                     0xE6140714                  // R/W 32  Compare match timer counter 7
#define CMT3_CMCNT7                     0xE6148714                  // R/W 32  Compare match timer counter 7
#define CMT1_CMCOR7                     0xE6130718                  // R/W 32  Compare match timer constant register 7
#define CMT2_CMCOR7                     0xE6140718                  // R/W 32  Compare match timer constant register 7
#define CMT3_CMCOR7                     0xE6148718                  // R/W 32  Compare match timer constant register 7


// *** 80. TMU, Timer Unit **************************************************************************************************************************
#ifdef MFC525_BL
#define TMU0_BASE                       0xE61E0000U
#define TMU_TSTR0                       ( TMU0_BASE + 0x04U)        // R/W  8   Timer start register 0
#define TMU_TCOR0                       ( TMU0_BASE + 0x08U)        // R/W  32  Timer constant register 0
#define TMU_TCNT0                       ( TMU0_BASE + 0x0CU)        // R/W  32  Timer counter 0
#define TMU_TCR0                        ( TMU0_BASE + 0x10U)        // R/W  16  Timer control register 0
#define TMU_TCOR1                       ( TMU0_BASE + 0x14U)        // R/W  32  Timer constant register 1
#define TMU_TCNT1                       ( TMU0_BASE + 0x18U)        // R/W  32  Timer counter 1
#define TMU_TCR1                        ( TMU0_BASE + 0x1CU)        // R/W  16  Timer control register 1
#define TMU_TCOR2                       ( TMU0_BASE + 0x20U)        // R/W  32  Timer constant register 2
#define TMU_TCNT2                       ( TMU0_BASE + 0x24U)        // R/W  32  Timer counter 2
#define TMU_TCR2                        ( TMU0_BASE + 0x28U)        // R/W  16  Timer control register 2
#else                                   
#define TMU0_BASE                       0xE61E0000
#define TMU_TSTR0                       ( TMU0_BASE + 0x04)         // R/W  8   Timer start register 0
#define TMU_TCOR0                       ( TMU0_BASE + 0x08)         // R/W  32  Timer constant register 0
#define TMU_TCNT0                       ( TMU0_BASE + 0x0C)         // R/W  32  Timer counter 0
#define TMU_TCR0                        ( TMU0_BASE + 0x10)         // R/W  16  Timer control register 0
#define TMU_TCOR1                       ( TMU0_BASE + 0x14)         // R/W  32  Timer constant register 1
#define TMU_TCNT1                       ( TMU0_BASE + 0x18)         // R/W  32  Timer counter 1
#define TMU_TCR1                        ( TMU0_BASE + 0x1C)         // R/W  16  Timer control register 1
#define TMU_TCOR2                       ( TMU0_BASE + 0x20)         // R/W  32  Timer constant register 2
#define TMU_TCNT2                       ( TMU0_BASE + 0x24)         // R/W  32  Timer counter 2
#define TMU_TCR2                        ( TMU0_BASE + 0x28)         // R/W  16  Timer control register 2
#endif                                  
#ifdef MFC525_BL                        
#define TMU1_BASE                       0xE6FC0000U
#define TMU_TSTR1                       ( TMU1_BASE + 0x04U)        // R/W  8   Timer start register 1
#define TMU_TCOR3                       ( TMU1_BASE + 0x08U)        // R/W  32  Timer constant register 3
#define TMU_TCNT3                       ( TMU1_BASE + 0x0CU)        // R/W  32  Timer counter 3
#define TMU_TCR3                        ( TMU1_BASE + 0x10U)        // R/W  16  Timer control register 3
#define TMU_TCOR4                       ( TMU1_BASE + 0x14U)        // R/W  32  Timer constant register 4
#define TMU_TCNT4                       ( TMU1_BASE + 0x18U)        // R/W  32  Timer counter 4
#define TMU_TCR4                        ( TMU1_BASE + 0x1CU)        // R/W  16  Timer control register 4
#define TMU_TCOR5                       ( TMU1_BASE + 0x20U)        // R/W  32  Timer constant register 5
#define TMU_TCNT5                       ( TMU1_BASE + 0x24U)        // R/W  32  Timer counter 5
#define TMU_TCR5                        ( TMU1_BASE + 0x28U)        // R/W  16  Timer control register 5
#define TMU_TCPR5                       ( TMU1_BASE + 0x2CU)        // R    32  Input capture register 5
#else                                   
#define TMU1_BASE                       0xE6FC0000
#define TMU_TSTR1                       ( TMU1_BASE + 0x04)         // R/W  8   Timer start register 1
#define TMU_TCOR3                       ( TMU1_BASE + 0x08)         // R/W  32  Timer constant register 3
#define TMU_TCNT3                       ( TMU1_BASE + 0x0C)         // R/W  32  Timer counter 3
#define TMU_TCR3                        ( TMU1_BASE + 0x10)         // R/W  16  Timer control register 3
#define TMU_TCOR4                       ( TMU1_BASE + 0x14)         // R/W  32  Timer constant register 4
#define TMU_TCNT4                       ( TMU1_BASE + 0x18)         // R/W  32  Timer counter 4
#define TMU_TCR4                        ( TMU1_BASE + 0x1C)         // R/W  16  Timer control register 4
#define TMU_TCOR5                       ( TMU1_BASE + 0x20)         // R/W  32  Timer constant register 5
#define TMU_TCNT5                       ( TMU1_BASE + 0x24)         // R/W  32  Timer counter 5
#define TMU_TCR5                        ( TMU1_BASE + 0x28)         // R/W  16  Timer control register 5
#define TMU_TCPR5                       ( TMU1_BASE + 0x2C)         // R    32  Input capture register 5
#endif                                  

#define TMU2_BASE                       0xE6FD0000
#define TMU_TSTR2                       ( TMU2_BASE + 0x04x)        // R/W  8   Timer start register 2
#define TMU_TCOR6                       ( TMU2_BASE + 0x08x)        // R/W  32  Timer constant register 6
#define TMU_TCNT6                       ( TMU2_BASE + 0x0Cx)        // R/W  32  Timer counter 6
#define TMU_TCR6                        ( TMU2_BASE + 0x10x)        // R/W  16  Timer control register 6
#define TMU_TCOR7                       ( TMU2_BASE + 0x14x)        // R/W  32  Timer constant register 7
#define TMU_TCNT7                       ( TMU2_BASE + 0x18x)        // R/W  32  Timer counter 7
#define TMU_TCR7                        ( TMU2_BASE + 0x1Cx)        // R/W  16  Timer control register 7
#define TMU_TCOR8                       ( TMU2_BASE + 0x20x)        // R/W  32  Timer constant register 8
#define TMU_TCNT8                       ( TMU2_BASE + 0x24x)        // R/W  32  Timer counter 8
#define TMU_TCR8                        ( TMU2_BASE + 0x28x)        // R/W  16  Timer control register 8
#define TMU_TCPR8                       ( TMU2_BASE + 0x2Cx)        // R    32  Input capture register 8

#define TMU3_BASE                       0xE6FE0000
#define TMU_TSTR3                       ( TMU3_BASE + 0x04 )        // R/W  8   Timer start register 3
#define TMU_TCOR9                       ( TMU3_BASE + 0x08 )        // R/W  32  Timer constant register 9
#define TMU_TCNT9                       ( TMU3_BASE + 0x0C )        // R/W  32  Timer counter 9
#define TMU_TCR9                        ( TMU3_BASE + 0x10 )        // R/W  16  Timer control register 9
#define TMU_TCOR10                      ( TMU3_BASE + 0x14 )        // R/W  32  Timer constant register 10
#define TMU_TCNT10                      ( TMU3_BASE + 0x18 )        // R/W  32  Timer counter 10
#define TMU_TCR10                       ( TMU3_BASE + 0x1C )        // R/W  16  Timer control register 10
#define TMU_TCOR11                      ( TMU3_BASE + 0x20 )        // R/W  32  Timer constant register 11
#define TMU_TCNT11                      ( TMU3_BASE + 0x24 )        // R/W  32  Timer counter 11
#define TMU_TCR11                       ( TMU3_BASE + 0x28 )        // R/W  16  Timer control register 11

#define TMU4_BASE                       0xFFC00000
#define TMU_TSTR4                       ( TMU4_BASE + 0x04 )        // R/W  8   Timer start register 12
#define TMU_TCOR12                      ( TMU4_BASE + 0x08 )        // R/W  32  Timer constant register 12
#define TMU_TCNT12                      ( TMU4_BASE + 0x0C )        // R/W  32  Timer counter 12
#define TMU_TCR12                       ( TMU4_BASE + 0x10 )        // R/W  16  Timer control register 12
#define TMU_TCOR13                      ( TMU4_BASE + 0x14 )        // R/W  32  Timer constant register 13
#define TMU_TCNT13                      ( TMU4_BASE + 0x18 )        // R/W  32  Timer counter 13
#define TMU_TCR13                       ( TMU4_BASE + 0x1C )        // R/W  16  Timer control register 13
#define TMU_TCOR14                      ( TMU4_BASE + 0x20 )        // R/W  32  Timer constant register 14
#define TMU_TCNT14                      ( TMU4_BASE + 0x24 )        // R/W  32  Timer counter 14
#define TMU_TCR14                       ( TMU4_BASE + 0x28 )        // R/W  16  Timer control register 14

// *** 81. CANFD **************************************************************************************************************************
#define RSCFD0RMID0                     0xE66C0600                  // Receive buffer ID register 0
#define RSCFD0RMPTR0                    0xE66C0604                  // Receive buffer pointer register 0
#define RSCFD0RMDF0_0                   0xE66C0608                  // Receive buffer data field 0 register 0
#define RSCFD0RMDF1_0                   0xE66C060C                  // Receive buffer data field 1 register 0
#define RSCFD0TMID0                     0xE66C1000                  // Transmit buffer ID register 0
#define RSCFD0TMPTR0                    0xE66C1004                  // Transmit buffer 0ointer register 0
#define RSCFD0TMDF0_0                   0xE66C1008                  // Transmit buffer data field 0 register 0
#define RSCFD0TMDF1_0                   0xE66C100C                  // Transmit buffer data field 1 register 0
#define RSCFD0TMC0                      0xE66C0250                  // Transmit buffer control register 0
#define RSCFD0TMSTS0                    0xE66C02D0                  // Transmit buffer status register 0

#define RSCFD0C0CFG                     0xE66C0000                  // Channel 0 configuration register
#define RSCFD0C0CTR                     0xE66C0004                  // Channel 0 control register
#define RSCFD0C0STS                     0xE66C0008                  // Channel 0 status register
#define RSCFD0C0ERFL                    0xE66C000C                  // Channel 0 error flag register
#define RSCFD0CFDC0NCFG                 0xE66C0000                  // Channel 0 normal bit rate configuration register
#define RSCFD0CFDC0CTR                  0xE66C0004                  // Channel 0 control register
#define RSCFD0CFDC0STS                  0xE66C0008                  // Channel 0 status register
#define RSCFD0CFDC0ERFL                 0xE66C000C                  // Channel 0 error flag register
#define RSCFD0CFDC0DCFG                 0xE66C0500                  // Channel 0 data bit rate configuration register
#define RSCFD0CFDC0FDCFG                0xE66C0504                  // Channel 0 CAN FD configuration register
#define RSCFD0CFDC0FDCTR                0xE66C0508                  // Channel 0 CAN FD control register
#define RSCFD0CFDC0FDSTS                0xE66C050C                  // Channel 0 CAN FD status register
#define RSCFD0CFDC0FDCRC                0xE66C0510                  // Channel 0 CAN FD CRC register

#define RSCFD0RMND0                     0xE66C00A8                  // Receive buffer new data register 0
#define RSCFD0CFDGRMCFG                 0xE66C04FC                  // Global interface mode select register
#define RSCFD0GSTS                      0xE66C008C                  // Global status register
#define RSCFD0GCTR                      0xE66C0088                  // Global control register
#define RSCFD0GCFG                      0xE66C0084                  // Global configuration register
#define RSCFD0GAFLCFG0                  0xE66C009C                  // Receive rule configuration register 0
#define RSCFD0GAFLCFG1                  0xE66C00A0                  // Receive rule configuration register 1
#define RSCFD0GAFLECTR                  0xE66C0098                  // Receive rule entry control register
#define RSCFD0GAFLID0                   0xE66C0500                  // Receive rule ID register 0
#define RSCFD0GAFLM0                    0xE66C0504                  // Receive rule mask register 0
#define RSCFD0GAFLP0_0                  0xE66C0508                  // Receive rule pointer 0 register 0
#define RSCFD0GAFLP1_0                  0xE66C050C                  // Receive rule pointer 1 register 0
#define RSCFD0RMNB                      0xE66C00A4                  // Receive buffer number register
#define RSCFD0RFCC0                     0xE66C00B8                  // Receive FIFO buffer configuration and control register 0
#define RSCFD0RFCC1                     0xE66C00BC                  // Receive FIFO buffer configuration and control register 1
#define RSCFD0RFCC2                     0xE66C00C0                  // Receive FIFO buffer configuration and control register 2
#define RSCFD0RFCC3                     0xE66C00C4                  // Receive FIFO buffer configuration and control register 3
#define RSCFD0RFCC4                     0xE66C00C8                  // Receive FIFO buffer configuration and control register 4
#define RSCFD0RFCC5                     0xE66C00CC                  // Receive FIFO buffer configuration and control register 5
#define RSCFD0RFCC6                     0xE66C00D0                  // Receive FIFO buffer configuration and control register 6
#define RSCFD0RFCC7                     0xE66C00D4                  // Receive FIFO buffer configuration and control register 7
#define RSCFD0CFCC0                     0xE66C0118                  // Transmit/receive FIFO buffer configuration and control register 0
#define RSCFD0CFCC1                     0xE66C011C                  // Transmit/receive FIFO buffer configuration and control register 1
#define RSCFD0CFCC2                     0xE66C0120                  // Transmit/receive FIFO buffer configuration and control register 2
#define RSCFD0CFCC3                     0xE66C0124                  // Transmit/receive FIFO buffer configuration and control register 3
#define RSCFD0CFCC4                     0xE66C0128                  // Transmit/receive FIFO buffer configuration and control register 4
#define RSCFD0CFCC5                     0xE66C012C                  // Transmit/receive FIFO buffer configuration and control register 5
#define RSCFD0TXQCC0                    0xE66C03A0                  // Transmit queue configuration and control register m
#define RSCFD0TXQCC1                    0xE66C03A4                  // Transmit queue configuration and control register m
#define RSCFD0THLCC0                    0xE66C0400                  // Transmit history configuration and control register m
#define RSCFD0THLCC1                    0xE66C0404                  // Transmit history configuration and control register m


// *** 82. System Up-Timer Clock (SUCMT) ************************************************************************************************************
//SUCMT.h
#define SUCMT_CMUSTR                    0xE61D0000                  // R/W  16  Compare match timer start register
#define SUCMT_CMUCSR                    0xE61D0040                  // R/W  16  Compare match timer control/status register
#define SUCMT_CMUCNT                    0xE61D0044                  // R/W  32  Compare match timer counter
#define SUCMT_CMUCOR                    0xE61D0048                  // R/W  32  Compare match timer constant register

// *** 83. Cyclic Redundancy Check Registers (CRC) ************************************************************************************************************
#define CRCHW_DCRA0CTL                  0xE6F00020u                 // R/W  32  CRC Control Register Channel 0
#define CRCHW_DCRA1CTL                  0xE6F10020u                 // R/W  32  CRC Control Register Channel 1
#define CRCHW_SAMSTPCR3                 0xE6150C2Cu                 // R/W  32  Safety System Module Stop Control Register 3

// *** Appendix A. PRR, Product Register ************************************************************************************************************

#define PRR                             0xFFF00044                  // R  32  Product register  [26:22] enabled CPUs CA53, [21] enabled CPUs CR7, [20:15] reserved, [14:8] Product ID, [7:0] Cut number (1st-cut: 0x0)


#endif

// *** EOF ********************************************************************************************************************************** EOF ***
