#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000185ca9fedd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000185ca9fca40 .scope module, "tb_alu_bin" "tb_alu_bin" 3 3;
 .timescale -9 -12;
v00000185cac01b50_0 .net "ALUFlags", 4 0, v00000185cac001b0_0;  1 drivers
v00000185cac02cd0_0 .var "a", 15 0;
v00000185cac01c90_0 .var "b", 15 0;
v00000185cac02eb0_0 .var "expected", 15 0;
v00000185cac01d30_0 .var "expectedFlags", 4 0;
v00000185cac01f10_0 .var "op", 1 0;
v00000185cac03810_0 .net "y", 15 0, v00000185cac03f90_0;  1 drivers
S_00000185ca7939d0 .scope module, "DUT" "alu" 3 14, 4 8 0, S_00000185ca9fca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 16 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_00000185ca793b60 .param/l "BS" 1 4 31, +C4<00000000000000000000000000001111>;
P_00000185ca793b98 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000100>;
P_00000185ca793bd0 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000000101>;
P_00000185ca793c08 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000001010>;
P_00000185ca793c40 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000001001>;
P_00000185ca793c78 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000001111>;
P_00000185ca793cb0 .param/l "system" 0 4 8, +C4<00000000000000000000000000010000>;
L_00000185caccd2b0 .functor NOT 1, L_00000185cac90170, C4<0>, C4<0>, C4<0>;
L_00000185caccdbe0 .functor AND 1, L_00000185cac99450, L_00000185cac97330, C4<1>, C4<1>;
L_00000185caccdc50 .functor AND 1, L_00000185cac98ff0, L_00000185cac99090, C4<1>, C4<1>;
v00000185cac001b0_0 .var "ALUFlags", 4 0;
v00000185cabff850_0 .net *"_ivl_1", 0 0, L_00000185cac90170;  1 drivers
L_00000185cac10d68 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cac01510_0 .net/2u *"_ivl_12", 4 0, L_00000185cac10d68;  1 drivers
v00000185cac015b0_0 .net *"_ivl_14", 0 0, L_00000185cac99450;  1 drivers
L_00000185cac10db0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cac01650_0 .net/2u *"_ivl_16", 9 0, L_00000185cac10db0;  1 drivers
v00000185cabff210_0 .net *"_ivl_18", 0 0, L_00000185cac97330;  1 drivers
v00000185cac00390_0 .net *"_ivl_2", 0 0, L_00000185caccd2b0;  1 drivers
L_00000185cac10df8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabff2b0_0 .net/2u *"_ivl_22", 4 0, L_00000185cac10df8;  1 drivers
v00000185cabff350_0 .net *"_ivl_24", 0 0, L_00000185cac98ff0;  1 drivers
L_00000185cac10e40 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabff490_0 .net/2u *"_ivl_26", 9 0, L_00000185cac10e40;  1 drivers
v00000185cabff530_0 .net *"_ivl_28", 0 0, L_00000185cac99090;  1 drivers
v00000185cabff710_0 .net *"_ivl_5", 14 0, L_00000185cac908f0;  1 drivers
v00000185cabff8f0_0 .net "a", 15 0, v00000185cac02cd0_0;  1 drivers
v00000185cabff990_0 .var "a_exp", 4 0;
v00000185cac00430_0 .var "a_frac", 9 0;
v00000185cac004d0_0 .var "a_is_zero", 0 0;
v00000185cac02910_0 .net "add_y", 15 0, L_00000185cac86f30;  1 drivers
v00000185cac01a10_0 .net "b", 15 0, v00000185cac01c90_0;  1 drivers
v00000185cac039f0_0 .var "b_exp", 4 0;
v00000185cac01bf0_0 .var "b_frac", 9 0;
v00000185cac02a50_0 .var "b_is_zero", 0 0;
v00000185cac02410_0 .net "div_y", 15 0, L_00000185cac99590;  1 drivers
v00000185cac02d70_0 .var "inx", 0 0;
v00000185cac03310_0 .net "is_special", 0 0, L_00000185caab4f70;  1 drivers
v00000185cac033b0_0 .net "iv_div", 0 0, L_00000185caccd470;  1 drivers
v00000185cac03e50_0 .net "iv_mul", 0 0, L_00000185cacce5f0;  1 drivers
v00000185cac02870_0 .var "iv_sel", 0 0;
v00000185cac03630_0 .net "ix_add", 0 0, L_00000185cac9ea50;  1 drivers
v00000185cac02370_0 .net "ix_div", 0 0, L_00000185cac987d0;  1 drivers
v00000185cac03d10_0 .net "ix_mul", 0 0, L_00000185cac962f0;  1 drivers
v00000185cac03bd0_0 .var "ix_sel", 0 0;
v00000185cac03090_0 .net "ix_sub", 0 0, L_00000185cacb5c80;  1 drivers
v00000185cac01ab0_0 .net "mul_y", 15 0, L_00000185cac94bd0;  1 drivers
v00000185cac024b0_0 .net "op", 1 0, v00000185cac01f10_0;  1 drivers
v00000185cac036d0_0 .net "ov_add", 0 0, L_00000185cac87250;  1 drivers
v00000185cac01dd0_0 .net "ov_div", 0 0, L_00000185cac98eb0;  1 drivers
v00000185cac022d0_0 .net "ov_mul", 0 0, L_00000185cac94a90;  1 drivers
v00000185cac02c30_0 .var "ov_raw", 0 0;
v00000185cac02550_0 .net "ov_sub", 0 0, L_00000185cac90210;  1 drivers
v00000185cac025f0_0 .var "ovf", 0 0;
v00000185cac03130_0 .var "r_exp", 4 0;
v00000185cac03450_0 .var "r_frac", 9 0;
v00000185cac03c70_0 .var "r_is_inf", 0 0;
v00000185cac038b0_0 .var "r_is_sub", 0 0;
v00000185cac03770_0 .var "r_is_zero", 0 0;
v00000185cac03b30_0 .var "sign_res", 0 0;
v00000185cac031d0_0 .net "sp_exp", 4 0, L_00000185cac98870;  1 drivers
v00000185cac02230_0 .net "sp_frac", 9 0, L_00000185cac98910;  1 drivers
v00000185cac02690_0 .net "special_div_zero", 0 0, L_00000185caab4fe0;  1 drivers
v00000185cac01e70_0 .net "special_invalid", 0 0, L_00000185caab59f0;  1 drivers
v00000185cac029b0_0 .net "special_is_denorm", 0 0, L_00000185caccdc50;  1 drivers
v00000185cac02f50_0 .net "special_is_inf", 0 0, L_00000185caccdbe0;  1 drivers
v00000185cac03a90_0 .net "special_result", 15 0, v00000185cac01010_0;  1 drivers
v00000185cac027d0_0 .net "sub_y", 15 0, L_00000185cac90030;  1 drivers
v00000185cac02af0_0 .net "un_add", 0 0, L_00000185cac9f5b0;  1 drivers
v00000185cac02730_0 .net "un_div", 0 0, L_00000185cac97970;  1 drivers
v00000185cac02ff0_0 .net "un_mul", 0 0, L_00000185cac95350;  1 drivers
v00000185cac03270_0 .var "un_raw", 0 0;
v00000185cac02b90_0 .net "un_sub", 0 0, L_00000185cacce3c0;  1 drivers
v00000185cac034f0_0 .var "unf", 0 0;
v00000185cac03f90_0 .var "y", 15 0;
v00000185cac02050_0 .var "y_pre", 15 0;
v00000185cac03590_0 .var "y_sel", 15 0;
E_00000185cab0f5d0/0 .event anyedge, v00000185cabb10e0_0, v00000185cabb23a0_0, v00000185cabff990_0, v00000185cac00430_0;
E_00000185cab0f5d0/1 .event anyedge, v00000185cac039f0_0, v00000185cac01bf0_0, v00000185cabffad0_0, v00000185cac010b0_0;
E_00000185cab0f5d0/2 .event anyedge, v00000185cac01150_0, v00000185cac01830_0, v00000185cac02f50_0, v00000185cac029b0_0;
E_00000185cab0f5d0/3 .event anyedge, v00000185cac01290_0, v00000185cabb1860_0, v00000185cabb2c60_0, v00000185cabb38e0_0;
E_00000185cab0f5d0/4 .event anyedge, v00000185cabb41a0_0, v00000185cabf9d10_0, v00000185cabfbed0_0, v00000185cabfa170_0;
E_00000185cab0f5d0/5 .event anyedge, v00000185cabfb390_0, v00000185cabc7810_0, v00000185cabc7e50_0, v00000185cabba280_0;
E_00000185cab0f5d0/6 .event anyedge, v00000185cabc9bb0_0, v00000185cabc85d0_0, v00000185cabb7c60_0, v00000185cabbc580_0;
E_00000185cab0f5d0/7 .event anyedge, v00000185cabb82a0_0, v00000185cabbc620_0, v00000185cabbc760_0, v00000185cac03590_0;
E_00000185cab0f5d0/8 .event anyedge, v00000185cac02c30_0, v00000185cac03b30_0, v00000185cac02050_0, v00000185cac03130_0;
E_00000185cab0f5d0/9 .event anyedge, v00000185cac03450_0, v00000185cac03c70_0, v00000185cac038b0_0, v00000185cac03770_0;
E_00000185cab0f5d0/10 .event anyedge, v00000185cac004d0_0, v00000185cac02a50_0, v00000185cac03bd0_0, v00000185cac025f0_0;
E_00000185cab0f5d0/11 .event anyedge, v00000185cac034f0_0, v00000185cac02870_0, v00000185cac02d70_0;
E_00000185cab0f5d0 .event/or E_00000185cab0f5d0/0, E_00000185cab0f5d0/1, E_00000185cab0f5d0/2, E_00000185cab0f5d0/3, E_00000185cab0f5d0/4, E_00000185cab0f5d0/5, E_00000185cab0f5d0/6, E_00000185cab0f5d0/7, E_00000185cab0f5d0/8, E_00000185cab0f5d0/9, E_00000185cab0f5d0/10, E_00000185cab0f5d0/11;
L_00000185cac90170 .part v00000185cac01c90_0, 15, 1;
L_00000185cac908f0 .part v00000185cac01c90_0, 0, 15;
L_00000185cac90a30 .concat [ 15 1 0 0], L_00000185cac908f0, L_00000185caccd2b0;
L_00000185cac98870 .part v00000185cac01010_0, 10, 5;
L_00000185cac98910 .part v00000185cac01010_0, 0, 10;
L_00000185cac99450 .cmp/eq 5, L_00000185cac98870, L_00000185cac10d68;
L_00000185cac97330 .cmp/eq 10, L_00000185cac98910, L_00000185cac10db0;
L_00000185cac98ff0 .cmp/eq 5, L_00000185cac98870, L_00000185cac10df8;
L_00000185cac99090 .cmp/ne 10, L_00000185cac98910, L_00000185cac10e40;
S_00000185ca7952c0 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 219 0, S_00000185ca7939d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_00000185ca9fcbd0 .param/l "BS" 0 5 219, +C4<00000000000000000000000000001111>;
P_00000185ca9fcc08 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000100>;
P_00000185ca9fcc40 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000001001>;
L_00000185cac6cb40 .functor OR 1, L_00000185cabe7d90, L_00000185cabe6530, C4<0>, C4<0>;
L_00000185cac6c980 .functor OR 1, L_00000185cabe6e90, L_00000185cabe8330, C4<0>, C4<0>;
L_00000185cac6c8a0 .functor XOR 1, L_00000185cabe6a30, L_00000185cabe6490, C4<0>, C4<0>;
L_00000185cac6b870 .functor AND 1, L_00000185cac6c8a0, L_00000185cabe7c50, C4<1>, C4<1>;
L_00000185cac6c910 .functor AND 1, L_00000185cac6b870, L_00000185cabe7f70, C4<1>, C4<1>;
L_00000185cac6b8e0 .functor NOT 10, L_00000185cac04170, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185cac6b560 .functor AND 1, L_00000185cabe7570, L_00000185cabe6170, C4<1>, C4<1>;
L_00000185cac6b800 .functor NOT 10, L_00000185cac04350, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185cac6b9c0 .functor AND 1, L_00000185cac6b560, L_00000185cabe6210, C4<1>, C4<1>;
L_00000185cac6c440 .functor NOT 5, L_00000185cac043f0, C4<00000>, C4<00000>, C4<00000>;
L_00000185cac6be90 .functor AND 1, L_00000185cac6b9c0, L_00000185cabe7bb0, C4<1>, C4<1>;
L_00000185cac6c4b0 .functor NOT 5, L_00000185cac045d0, C4<00000>, C4<00000>, C4<00000>;
L_00000185cac6cc20 .functor AND 1, L_00000185cac6be90, L_00000185cabe7cf0, C4<1>, C4<1>;
L_00000185cac6bbf0 .functor OR 1, L_00000185cac6c910, L_00000185cac6cc20, C4<0>, C4<0>;
L_00000185cac9e9e0 .functor AND 1, L_00000185cac6c8a0, L_00000185cac6bbf0, C4<1>, C4<1>;
L_00000185cac9f460 .functor BUFZ 5, L_00000185cac86e90, C4<00000>, C4<00000>, C4<00000>;
L_00000185cac9fa80 .functor BUFZ 10, L_00000185cac867b0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185cac9ea50 .functor BUFZ 1, L_00000185cac6c980, C4<0>, C4<0>, C4<0>;
L_00000185cac9f5b0 .functor AND 1, L_00000185cac87390, L_00000185cac9ea50, C4<1>, C4<1>;
v00000185cabb1860_0 .net "F", 15 0, L_00000185cac86f30;  alias, 1 drivers
v00000185cabb23a0_0 .net "R", 15 0, v00000185cac01c90_0;  alias, 1 drivers
v00000185cabb10e0_0 .net "S", 15 0, v00000185cac02cd0_0;  alias, 1 drivers
v00000185cabb08c0_0 .net *"_ivl_109", 0 0, L_00000185cac9e9e0;  1 drivers
L_00000185cac0ef98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb2120_0 .net/2u *"_ivl_110", 0 0, L_00000185cac0ef98;  1 drivers
v00000185cabb0140_0 .net *"_ivl_112", 0 0, L_00000185cac86850;  1 drivers
v00000185cabb1fe0_0 .net *"_ivl_117", 4 0, L_00000185cac9f460;  1 drivers
v00000185cabb1900_0 .net *"_ivl_122", 9 0, L_00000185cac9fa80;  1 drivers
L_00000185cac0efe0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabb01e0_0 .net/2u *"_ivl_125", 4 0, L_00000185cac0efe0;  1 drivers
L_00000185cac0f028 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabb0960_0 .net/2u *"_ivl_129", 4 0, L_00000185cac0f028;  1 drivers
v00000185cabb2440_0 .net *"_ivl_131", 0 0, L_00000185cac87390;  1 drivers
L_00000185cac0e9b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabb1a40_0 .net/2u *"_ivl_16", 0 0, L_00000185cac0e9b0;  1 drivers
v00000185cabb1c20_0 .net *"_ivl_18", 10 0, L_00000185cabe7930;  1 drivers
L_00000185cac0e9f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabb1d60_0 .net/2u *"_ivl_22", 0 0, L_00000185cac0e9f8;  1 drivers
v00000185cabb1e00_0 .net *"_ivl_24", 10 0, L_00000185cabe7750;  1 drivers
L_00000185cac0ea40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb2080_0 .net/2u *"_ivl_28", 0 0, L_00000185cac0ea40;  1 drivers
L_00000185cac0ea88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb1ea0_0 .net/2u *"_ivl_32", 0 0, L_00000185cac0ea88;  1 drivers
v00000185cabb24e0_0 .net *"_ivl_41", 9 0, L_00000185cabe6350;  1 drivers
v00000185cabb4380_0 .net *"_ivl_45", 9 0, L_00000185cabe8650;  1 drivers
v00000185cabb4f60_0 .net *"_ivl_52", 0 0, L_00000185cabe6670;  1 drivers
v00000185cabb4600_0 .net *"_ivl_54", 0 0, L_00000185cabe63f0;  1 drivers
v00000185cabb2b20_0 .net *"_ivl_56", 0 0, L_00000185cabe7ed0;  1 drivers
v00000185cabb3480_0 .net *"_ivl_58", 0 0, L_00000185cabe71b0;  1 drivers
v00000185cabb3c00_0 .net *"_ivl_60", 0 0, L_00000185cabe6710;  1 drivers
v00000185cabb4560_0 .net *"_ivl_62", 0 0, L_00000185cabe7b10;  1 drivers
v00000185cabb4ba0_0 .net *"_ivl_66", 0 0, L_00000185cabe7c50;  1 drivers
v00000185cabb3de0_0 .net *"_ivl_69", 0 0, L_00000185cac6b870;  1 drivers
v00000185cabb3980_0 .net *"_ivl_70", 0 0, L_00000185cabe7f70;  1 drivers
v00000185cabb3160_0 .net *"_ivl_73", 0 0, L_00000185cac6c910;  1 drivers
v00000185cabb28a0_0 .net *"_ivl_75", 0 0, L_00000185cabe7570;  1 drivers
v00000185cabb3f20_0 .net *"_ivl_76", 9 0, L_00000185cac6b8e0;  1 drivers
v00000185cabb4b00_0 .net *"_ivl_79", 0 0, L_00000185cabe6170;  1 drivers
v00000185cabb3fc0_0 .net *"_ivl_81", 0 0, L_00000185cac6b560;  1 drivers
v00000185cabb33e0_0 .net *"_ivl_82", 9 0, L_00000185cac6b800;  1 drivers
v00000185cabb3660_0 .net *"_ivl_85", 0 0, L_00000185cabe6210;  1 drivers
v00000185cabb3e80_0 .net *"_ivl_87", 0 0, L_00000185cac6b9c0;  1 drivers
v00000185cabb4ec0_0 .net *"_ivl_88", 4 0, L_00000185cac6c440;  1 drivers
v00000185cabb29e0_0 .net *"_ivl_91", 0 0, L_00000185cabe7bb0;  1 drivers
v00000185cabb32a0_0 .net *"_ivl_93", 0 0, L_00000185cac6be90;  1 drivers
v00000185cabb4d80_0 .net *"_ivl_94", 4 0, L_00000185cac6c4b0;  1 drivers
v00000185cabb3700_0 .net *"_ivl_97", 0 0, L_00000185cabe7cf0;  1 drivers
v00000185cabb46a0_0 .net *"_ivl_99", 0 0, L_00000185cac6cc20;  1 drivers
v00000185cabb44c0_0 .net "boolean1", 0 0, L_00000185cabe8150;  1 drivers
v00000185cabb3020_0 .net "boolean2", 0 0, L_00000185cac6c8a0;  1 drivers
v00000185cabb37a0_0 .net "diff_exp1", 4 0, L_00000185cac04f30;  1 drivers
v00000185cabb4060_0 .net "diff_exp2", 4 0, L_00000185cabe6b70;  1 drivers
v00000185cabb3520_0 .net "e1", 4 0, L_00000185cac043f0;  1 drivers
v00000185cabb4740_0 .net "e2", 4 0, L_00000185cac045d0;  1 drivers
v00000185cabb47e0_0 .net "exp_aux", 4 0, L_00000185cabe79d0;  1 drivers
v00000185cabb4e20_0 .net "exp_sum_add", 4 0, L_00000185cac66cc0;  1 drivers
v00000185cabb2a80_0 .net "exp_sum_sub", 4 0, L_00000185cac9f930;  1 drivers
v00000185cabb2940_0 .net "final_exp", 4 0, L_00000185cac86e90;  1 drivers
v00000185cabb4100_0 .net "g1", 0 0, L_00000185cabe68f0;  1 drivers
v00000185cabb4880_0 .net "g1_shift", 0 0, L_00000185cabe6c10;  1 drivers
v00000185cabb2bc0_0 .net "g2", 0 0, L_00000185cabe8510;  1 drivers
v00000185cabb4a60_0 .net "g2_shift", 0 0, L_00000185cabe7390;  1 drivers
v00000185cabb2c60_0 .net "inexact", 0 0, L_00000185cac9ea50;  alias, 1 drivers
v00000185cabb2d00_0 .net "inexact_m1", 0 0, L_00000185cabe6e90;  1 drivers
v00000185cabb4c40_0 .net "inexact_m2", 0 0, L_00000185cabe8330;  1 drivers
v00000185cabb2da0_0 .net "is_same_exp", 0 0, L_00000185cabe8830;  1 drivers
v00000185cabb3b60_0 .net "is_zero_result", 0 0, L_00000185cac6bbf0;  1 drivers
v00000185cabb2ee0_0 .net "lost_align", 0 0, L_00000185cac6c980;  1 drivers
v00000185cabb3200_0 .net "m1_10", 9 0, L_00000185cabe85b0;  1 drivers
v00000185cabb2e40_0 .net "m1_11", 10 0, L_00000185cabe6ad0;  1 drivers
v00000185cabb2f80_0 .net "m1_init", 9 0, L_00000185cac04170;  1 drivers
v00000185cabb4920_0 .net "m1_shift", 10 0, L_00000185cabe6d50;  1 drivers
v00000185cabb2800_0 .net "m2_10", 9 0, L_00000185cabe76b0;  1 drivers
v00000185cabb30c0_0 .net "m2_11", 10 0, L_00000185cabe7070;  1 drivers
v00000185cabb3340_0 .net "m2_init", 9 0, L_00000185cac04350;  1 drivers
v00000185cabb4240_0 .net "m2_shift", 10 0, L_00000185cabe7610;  1 drivers
v00000185cabb4420_0 .net "op_sum", 9 0, L_00000185cac867b0;  1 drivers
v00000185cabb35c0_0 .net "op_sum_add", 9 0, L_00000185cac669b0;  1 drivers
v00000185cabb3840_0 .net "op_sum_sub", 9 0, L_00000185cac9e7b0;  1 drivers
v00000185cabb38e0_0 .net "overflow", 0 0, L_00000185cac87250;  alias, 1 drivers
v00000185cabb3a20_0 .net "s1", 0 0, L_00000185cabe6a30;  1 drivers
v00000185cabb49c0_0 .net "s2", 0 0, L_00000185cabe6490;  1 drivers
v00000185cabb4ce0_0 .net "sign", 0 0, L_00000185cabe67b0;  1 drivers
v00000185cabb3ac0_0 .net "sticky_for_round", 0 0, L_00000185cac6cb40;  1 drivers
v00000185cabb3ca0_0 .net "sticky_m1", 0 0, L_00000185cabe7d90;  1 drivers
v00000185cabb3d40_0 .net "sticky_m2", 0 0, L_00000185cabe6530;  1 drivers
v00000185cabb41a0_0 .net "underflow", 0 0, L_00000185cac9f5b0;  alias, 1 drivers
L_00000185cac04170 .part v00000185cac02cd0_0, 0, 10;
L_00000185cac04350 .part v00000185cac01c90_0, 0, 10;
L_00000185cac043f0 .part v00000185cac02cd0_0, 10, 5;
L_00000185cac045d0 .part v00000185cac01c90_0, 10, 5;
L_00000185cabe6a30 .part v00000185cac02cd0_0, 15, 1;
L_00000185cabe6490 .part v00000185cac01c90_0, 15, 1;
L_00000185cabe8150 .cmp/gt 5, L_00000185cac043f0, L_00000185cac045d0;
L_00000185cabe8830 .cmp/eq 5, L_00000185cac043f0, L_00000185cac045d0;
L_00000185cabe7930 .concat [ 10 1 0 0], L_00000185cac04170, L_00000185cac0e9b0;
L_00000185cabe6ad0 .functor MUXZ 11, L_00000185cabe6d50, L_00000185cabe7930, L_00000185cabe8150, C4<>;
L_00000185cabe7750 .concat [ 10 1 0 0], L_00000185cac04350, L_00000185cac0e9f8;
L_00000185cabe7070 .functor MUXZ 11, L_00000185cabe7750, L_00000185cabe7610, L_00000185cabe8150, C4<>;
L_00000185cabe68f0 .functor MUXZ 1, L_00000185cabe6c10, L_00000185cac0ea40, L_00000185cabe8150, C4<>;
L_00000185cabe8510 .functor MUXZ 1, L_00000185cac0ea88, L_00000185cabe7390, L_00000185cabe8150, C4<>;
L_00000185cabe6350 .part L_00000185cabe6d50, 0, 10;
L_00000185cabe85b0 .functor MUXZ 10, L_00000185cabe6350, L_00000185cac04170, L_00000185cabe8150, C4<>;
L_00000185cabe8650 .part L_00000185cabe7610, 0, 10;
L_00000185cabe76b0 .functor MUXZ 10, L_00000185cac04350, L_00000185cabe8650, L_00000185cabe8150, C4<>;
L_00000185cabe79d0 .functor MUXZ 5, L_00000185cac045d0, L_00000185cac043f0, L_00000185cabe8150, C4<>;
L_00000185cabe6670 .cmp/gt 5, L_00000185cac043f0, L_00000185cac045d0;
L_00000185cabe63f0 .cmp/gt 5, L_00000185cac045d0, L_00000185cac043f0;
L_00000185cabe7ed0 .cmp/ge 10, L_00000185cac04170, L_00000185cac04350;
L_00000185cabe71b0 .functor MUXZ 1, L_00000185cabe6490, L_00000185cabe6a30, L_00000185cabe7ed0, C4<>;
L_00000185cabe6710 .functor MUXZ 1, L_00000185cabe71b0, L_00000185cabe6490, L_00000185cabe63f0, C4<>;
L_00000185cabe7b10 .functor MUXZ 1, L_00000185cabe6710, L_00000185cabe6a30, L_00000185cabe6670, C4<>;
L_00000185cabe67b0 .functor MUXZ 1, L_00000185cabe6a30, L_00000185cabe7b10, L_00000185cac6c8a0, C4<>;
L_00000185cabe7c50 .cmp/eq 10, L_00000185cac04170, L_00000185cac04350;
L_00000185cabe7f70 .cmp/eq 5, L_00000185cac043f0, L_00000185cac045d0;
L_00000185cabe7570 .reduce/nor L_00000185cac6c8a0;
L_00000185cabe6170 .reduce/and L_00000185cac6b8e0;
L_00000185cabe6210 .reduce/and L_00000185cac6b800;
L_00000185cabe7bb0 .reduce/and L_00000185cac6c440;
L_00000185cabe7cf0 .reduce/and L_00000185cac6c4b0;
L_00000185cac867b0 .functor MUXZ 10, L_00000185cac669b0, L_00000185cac9e7b0, L_00000185cac6c8a0, C4<>;
L_00000185cac86e90 .functor MUXZ 5, L_00000185cac66cc0, L_00000185cac9f930, L_00000185cac6c8a0, C4<>;
L_00000185cac86850 .functor MUXZ 1, L_00000185cabe67b0, L_00000185cac0ef98, L_00000185cac9e9e0, C4<>;
L_00000185cac86f30 .concat8 [ 10 5 1 0], L_00000185cac9fa80, L_00000185cac9f460, L_00000185cac86850;
L_00000185cac87250 .cmp/eq 5, L_00000185cac86e90, L_00000185cac0efe0;
L_00000185cac87390 .cmp/eq 5, L_00000185cac86e90, L_00000185cac0f028;
S_00000185ca795450 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_00000185ca7952c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000185ca7955e0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_00000185ca795618 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_00000185ca795650 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v00000185caadb1f0_0 .net "F", 10 0, L_00000185cabe6d50;  alias, 1 drivers
L_00000185cac0e890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185caae0a10_0 .net/2u *"_ivl_0", 0 0, L_00000185cac0e890;  1 drivers
v00000185caae1af0_0 .net *"_ivl_13", 8 0, L_00000185cabe60d0;  1 drivers
v00000185caae1a50_0 .net *"_ivl_17", 9 0, L_00000185cabe6df0;  1 drivers
L_00000185cac0e8d8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185caae0650_0 .net/2u *"_ivl_2", 9 0, L_00000185cac0e8d8;  1 drivers
v00000185caae12d0_0 .net "full_value", 20 0, L_00000185cabe7110;  1 drivers
v00000185caadf890_0 .net "guard_bit", 0 0, L_00000185cabe6c10;  alias, 1 drivers
v00000185caae1370_0 .net "inexact_flag", 0 0, L_00000185cabe6e90;  alias, 1 drivers
v00000185caadfa70_0 .net "mantisa", 9 0, L_00000185cac04170;  alias, 1 drivers
v00000185caadfb10_0 .net "shifted", 20 0, L_00000185cabe8290;  1 drivers
v00000185caadfbb0_0 .net "shifts", 4 0, L_00000185cabe6b70;  alias, 1 drivers
v00000185caae01f0_0 .net "sticky_bits", 0 0, L_00000185cabe7d90;  alias, 1 drivers
L_00000185cabe7110 .concat [ 10 10 1 0], L_00000185cac0e8d8, L_00000185cac04170, L_00000185cac0e890;
L_00000185cabe8290 .shift/r 21, L_00000185cabe7110, L_00000185cabe6b70;
L_00000185cabe6d50 .part L_00000185cabe8290, 10, 11;
L_00000185cabe6c10 .part L_00000185cabe8290, 9, 1;
L_00000185cabe60d0 .part L_00000185cabe8290, 0, 9;
L_00000185cabe7d90 .reduce/or L_00000185cabe60d0;
L_00000185cabe6df0 .part L_00000185cabe8290, 0, 10;
L_00000185cabe6e90 .reduce/or L_00000185cabe6df0;
S_00000185ca7ae410 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_00000185ca7952c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000185ca795690 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_00000185ca7956c8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_00000185ca795700 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v00000185caae0010_0 .net "F", 10 0, L_00000185cabe7610;  alias, 1 drivers
L_00000185cac0e920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185caae00b0_0 .net/2u *"_ivl_0", 0 0, L_00000185cac0e920;  1 drivers
v00000185caae0150_0 .net *"_ivl_13", 8 0, L_00000185cabe6fd0;  1 drivers
v00000185caae0970_0 .net *"_ivl_17", 9 0, L_00000185cabe8470;  1 drivers
L_00000185cac0e968 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185caae0ab0_0 .net/2u *"_ivl_2", 9 0, L_00000185cac0e968;  1 drivers
v00000185caae0b50_0 .net "full_value", 20 0, L_00000185cabe7890;  1 drivers
v00000185caae3c10_0 .net "guard_bit", 0 0, L_00000185cabe7390;  alias, 1 drivers
v00000185caae3210_0 .net "inexact_flag", 0 0, L_00000185cabe8330;  alias, 1 drivers
v00000185caae3f30_0 .net "mantisa", 9 0, L_00000185cac04350;  alias, 1 drivers
v00000185caae4250_0 .net "shifted", 20 0, L_00000185cabe6f30;  1 drivers
v00000185caae3b70_0 .net "shifts", 4 0, L_00000185cac04f30;  alias, 1 drivers
v00000185caae2db0_0 .net "sticky_bits", 0 0, L_00000185cabe6530;  alias, 1 drivers
L_00000185cabe7890 .concat [ 10 10 1 0], L_00000185cac0e968, L_00000185cac04350, L_00000185cac0e920;
L_00000185cabe6f30 .shift/r 21, L_00000185cabe7890, L_00000185cac04f30;
L_00000185cabe7610 .part L_00000185cabe6f30, 10, 11;
L_00000185cabe7390 .part L_00000185cabe6f30, 9, 1;
L_00000185cabe6fd0 .part L_00000185cabe6f30, 0, 9;
L_00000185cabe6530 .reduce/or L_00000185cabe6fd0;
L_00000185cabe8470 .part L_00000185cabe6f30, 0, 10;
L_00000185cabe8330 .reduce/or L_00000185cabe8470;
S_00000185ca7ae5a0 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_00000185ca7952c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_00000185ca7ae730 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_00000185ca7ae768 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_00000185ca7ae7a0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_00000185caca5660 .functor AND 1, L_00000185cac84b90, L_00000185cac84c30, C4<1>, C4<1>;
L_00000185caca5b30 .functor AND 1, L_00000185cabe8830, L_00000185cac836f0, C4<1>, C4<1>;
L_00000185caca54a0 .functor OR 1, L_00000185caca5660, L_00000185caca5b30, C4<0>, C4<0>;
L_00000185caca5f90 .functor AND 1, L_00000185cac83790, L_00000185cac83830, C4<1>, C4<1>;
L_00000185caca5190 .functor OR 1, L_00000185caca5f90, L_00000185cabe8830, C4<0>, C4<0>;
L_00000185caca5740 .functor AND 1, L_00000185cabe8150, L_00000185cac85c70, C4<1>, C4<1>;
L_00000185caca5ac0 .functor OR 1, L_00000185caca5190, L_00000185caca5740, C4<0>, C4<0>;
L_00000185cac9f930 .functor BUFZ 5, L_00000185cac87e30, C4<00000>, C4<00000>, C4<00000>;
L_00000185cac9e7b0 .functor BUFZ 10, L_00000185cac86030, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v00000185cab97230_0 .net "Debe", 10 0, L_00000185cac84910;  1 drivers
v00000185cab98270_0 .net "Debe_e", 10 0, L_00000185cac835b0;  1 drivers
v00000185cab972d0_0 .net "ExpAux", 4 0, L_00000185cac86990;  1 drivers
v00000185cab97690_0 .net "ExpFinal", 4 0, L_00000185cac87e30;  1 drivers
v00000185cab97b90_0 .net "ExpIn", 4 0, L_00000185cabe79d0;  alias, 1 drivers
v00000185cab99030_0 .net "ExpOut", 4 0, L_00000185cac9f930;  alias, 1 drivers
v00000185cab97e10_0 .net "ExpOutTemp", 4 0, L_00000185cac876b0;  1 drivers
v00000185cab99710_0 .net "F", 9 0, L_00000185cac9e7b0;  alias, 1 drivers
v00000185cab96fb0_0 .net "FFinal", 9 0, L_00000185cac86030;  1 drivers
v00000185cab97cd0_0 .net "FTemp", 9 0, L_00000185cac86d50;  1 drivers
v00000185cab97870_0 .net "FToRound", 14 0, L_00000185cac879d0;  1 drivers
v00000185cab97050_0 .net "F_aux", 9 0, L_00000185cac85630;  1 drivers
v00000185cab98e50_0 .net "F_aux_e", 9 0, L_00000185cac833d0;  1 drivers
v00000185cab97d70_0 .net "F_to_use", 9 0, L_00000185cac87cf0;  1 drivers
v00000185cab98f90_0 .net "R", 9 0, L_00000185cabe76b0;  alias, 1 drivers
v00000185cab97370_0 .net "S", 9 0, L_00000185cabe85b0;  alias, 1 drivers
L_00000185cac0ed10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cab990d0_0 .net/2u *"_ivl_145", 0 0, L_00000185cac0ed10;  1 drivers
L_00000185cac0ed58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cab97eb0_0 .net/2u *"_ivl_150", 0 0, L_00000185cac0ed58;  1 drivers
v00000185cab981d0_0 .net *"_ivl_157", 0 0, L_00000185cac84b90;  1 drivers
v00000185cab99b70_0 .net *"_ivl_159", 0 0, L_00000185cac84c30;  1 drivers
v00000185cab9be70_0 .net *"_ivl_161", 0 0, L_00000185caca5660;  1 drivers
v00000185cab9ba10_0 .net *"_ivl_163", 0 0, L_00000185cac836f0;  1 drivers
v00000185cab9bf10_0 .net *"_ivl_165", 0 0, L_00000185caca5b30;  1 drivers
v00000185cab99850_0 .net *"_ivl_169", 0 0, L_00000185cac83790;  1 drivers
v00000185cab998f0_0 .net *"_ivl_171", 0 0, L_00000185cac83830;  1 drivers
v00000185cab9a570_0 .net *"_ivl_173", 0 0, L_00000185caca5f90;  1 drivers
v00000185cab99990_0 .net *"_ivl_175", 0 0, L_00000185caca5190;  1 drivers
v00000185cab9bab0_0 .net *"_ivl_177", 0 0, L_00000185cac85c70;  1 drivers
v00000185cab9b330_0 .net *"_ivl_179", 0 0, L_00000185caca5740;  1 drivers
v00000185cab99df0_0 .net *"_ivl_185", 0 0, L_00000185cac865d0;  1 drivers
v00000185cab9ad90_0 .net *"_ivl_190", 9 0, L_00000185cac88010;  1 drivers
L_00000185cac0ede8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000185cab99e90_0 .net/2u *"_ivl_194", 31 0, L_00000185cac0ede8;  1 drivers
v00000185cab9a7f0_0 .net *"_ivl_196", 31 0, L_00000185cac87c50;  1 drivers
L_00000185cac0ee30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cab9aed0_0 .net *"_ivl_199", 26 0, L_00000185cac0ee30;  1 drivers
v00000185cab9bb50_0 .net *"_ivl_200", 31 0, L_00000185cac85ef0;  1 drivers
v00000185cab997b0_0 .net *"_ivl_205", 4 0, L_00000185cac877f0;  1 drivers
v00000185cab9a9d0_0 .net "cond_F_shift", 0 0, L_00000185caca5ac0;  1 drivers
v00000185cab9a110_0 .net "cond_idx", 0 0, L_00000185caca54a0;  1 drivers
v00000185cab9a610_0 .net "idx", 4 0, L_00000185cac83a10;  1 drivers
v00000185cab9a6b0_0 .net "idx_e", 4 0, L_00000185cac849b0;  1 drivers
v00000185cab9ac50_0 .net "idx_to_use", 4 0, L_00000185cac87610;  1 drivers
v00000185cab99f30_0 .net "is_mayus_exp", 0 0, L_00000185cabe8150;  alias, 1 drivers
v00000185cab9ae30_0 .net "is_same_exp", 0 0, L_00000185cabe8830;  alias, 1 drivers
v00000185cab99cb0_0 .net "lost_bits", 9 0, L_00000185cac87750;  1 drivers
L_00000185cabe9af0 .part L_00000185cabe85b0, 0, 1;
L_00000185cabe99b0 .part L_00000185cabe76b0, 0, 1;
L_00000185cabe8970 .part L_00000185cac84910, 0, 1;
L_00000185cabe8ab0 .part L_00000185cabe76b0, 0, 1;
L_00000185cabe9b90 .part L_00000185cabe85b0, 0, 1;
L_00000185cabe9cd0 .part L_00000185cac835b0, 0, 1;
L_00000185cabe9d70 .part L_00000185cabe85b0, 1, 1;
L_00000185cac85090 .part L_00000185cabe76b0, 1, 1;
L_00000185cac84f50 .part L_00000185cac84910, 1, 1;
L_00000185cac83bf0 .part L_00000185cabe76b0, 1, 1;
L_00000185cac85770 .part L_00000185cabe85b0, 1, 1;
L_00000185cac854f0 .part L_00000185cac835b0, 1, 1;
L_00000185cac85810 .part L_00000185cabe85b0, 2, 1;
L_00000185cac84370 .part L_00000185cabe76b0, 2, 1;
L_00000185cac83fb0 .part L_00000185cac84910, 2, 1;
L_00000185cac840f0 .part L_00000185cabe76b0, 2, 1;
L_00000185cac83c90 .part L_00000185cabe85b0, 2, 1;
L_00000185cac85450 .part L_00000185cac835b0, 2, 1;
L_00000185cac856d0 .part L_00000185cabe85b0, 3, 1;
L_00000185cac84190 .part L_00000185cabe76b0, 3, 1;
L_00000185cac83d30 .part L_00000185cac84910, 3, 1;
L_00000185cac85310 .part L_00000185cabe76b0, 3, 1;
L_00000185cac85130 .part L_00000185cabe85b0, 3, 1;
L_00000185cac84eb0 .part L_00000185cac835b0, 3, 1;
L_00000185cac83b50 .part L_00000185cabe85b0, 4, 1;
L_00000185cac844b0 .part L_00000185cabe76b0, 4, 1;
L_00000185cac83dd0 .part L_00000185cac84910, 4, 1;
L_00000185cac83e70 .part L_00000185cabe76b0, 4, 1;
L_00000185cac838d0 .part L_00000185cabe85b0, 4, 1;
L_00000185cac858b0 .part L_00000185cac835b0, 4, 1;
L_00000185cac83150 .part L_00000185cabe85b0, 5, 1;
L_00000185cac83330 .part L_00000185cabe76b0, 5, 1;
L_00000185cac85590 .part L_00000185cac84910, 5, 1;
L_00000185cac84ff0 .part L_00000185cabe76b0, 5, 1;
L_00000185cac83f10 .part L_00000185cabe85b0, 5, 1;
L_00000185cac83970 .part L_00000185cac835b0, 5, 1;
L_00000185cac84cd0 .part L_00000185cabe85b0, 6, 1;
L_00000185cac83470 .part L_00000185cabe76b0, 6, 1;
L_00000185cac85270 .part L_00000185cac84910, 6, 1;
L_00000185cac84230 .part L_00000185cabe76b0, 6, 1;
L_00000185cac84a50 .part L_00000185cabe85b0, 6, 1;
L_00000185cac83510 .part L_00000185cac835b0, 6, 1;
L_00000185cac84050 .part L_00000185cabe85b0, 7, 1;
L_00000185cac84af0 .part L_00000185cabe76b0, 7, 1;
L_00000185cac831f0 .part L_00000185cac84910, 7, 1;
L_00000185cac842d0 .part L_00000185cabe76b0, 7, 1;
L_00000185cac83ab0 .part L_00000185cabe85b0, 7, 1;
L_00000185cac84e10 .part L_00000185cac835b0, 7, 1;
L_00000185cac84410 .part L_00000185cabe85b0, 8, 1;
L_00000185cac851d0 .part L_00000185cabe76b0, 8, 1;
L_00000185cac84550 .part L_00000185cac84910, 8, 1;
L_00000185cac845f0 .part L_00000185cabe76b0, 8, 1;
L_00000185cac84690 .part L_00000185cabe85b0, 8, 1;
L_00000185cac84730 .part L_00000185cac835b0, 8, 1;
L_00000185cac83650 .part L_00000185cabe85b0, 9, 1;
L_00000185cac853b0 .part L_00000185cabe76b0, 9, 1;
L_00000185cac84870 .part L_00000185cac84910, 9, 1;
LS_00000185cac85630_0_0 .concat8 [ 1 1 1 1], L_00000185cac676d0, L_00000185cac66240, L_00000185cac69810, L_00000185cac68fc0;
LS_00000185cac85630_0_4 .concat8 [ 1 1 1 1], L_00000185cac67eb0, L_00000185cac682a0, L_00000185caca3750, L_00000185caca37c0;
LS_00000185cac85630_0_8 .concat8 [ 1 1 0 0], L_00000185caca4b70, L_00000185caca5580;
L_00000185cac85630 .concat8 [ 4 4 2 0], LS_00000185cac85630_0_0, LS_00000185cac85630_0_4, LS_00000185cac85630_0_8;
L_00000185cac84d70 .part L_00000185cabe76b0, 9, 1;
L_00000185cac847d0 .part L_00000185cabe85b0, 9, 1;
L_00000185cac83290 .part L_00000185cac835b0, 9, 1;
LS_00000185cac833d0_0_0 .concat8 [ 1 1 1 1], L_00000185cac67ac0, L_00000185cac66710, L_00000185cac685b0, L_00000185cac67cf0;
LS_00000185cac833d0_0_4 .concat8 [ 1 1 1 1], L_00000185cac68c40, L_00000185caca3ec0, L_00000185caca4010, L_00000185caca4a90;
LS_00000185cac833d0_0_8 .concat8 [ 1 1 0 0], L_00000185caca3de0, L_00000185caca52e0;
L_00000185cac833d0 .concat8 [ 4 4 2 0], LS_00000185cac833d0_0_0, LS_00000185cac833d0_0_4, LS_00000185cac833d0_0_8;
LS_00000185cac84910_0_0 .concat8 [ 1 1 1 1], L_00000185cac0ed10, L_00000185cac67200, L_00000185cac661d0, L_00000185cac68690;
LS_00000185cac84910_0_4 .concat8 [ 1 1 1 1], L_00000185cac68850, L_00000185cac69110, L_00000185cac68230, L_00000185caca4ef0;
LS_00000185cac84910_0_8 .concat8 [ 1 1 1 0], L_00000185caca4630, L_00000185caca4710, L_00000185caca56d0;
L_00000185cac84910 .concat8 [ 4 4 3 0], LS_00000185cac84910_0_0, LS_00000185cac84910_0_4, LS_00000185cac84910_0_8;
LS_00000185cac835b0_0_0 .concat8 [ 1 1 1 1], L_00000185cac0ed58, L_00000185cac674a0, L_00000185cac665c0, L_00000185cac68380;
LS_00000185cac835b0_0_4 .concat8 [ 1 1 1 1], L_00000185cac688c0, L_00000185cac68b60, L_00000185caca3e50, L_00000185caca4470;
LS_00000185cac835b0_0_8 .concat8 [ 1 1 1 0], L_00000185caca46a0, L_00000185caca3c90, L_00000185caca5890;
L_00000185cac835b0 .concat8 [ 4 4 3 0], LS_00000185cac835b0_0_0, LS_00000185cac835b0_0_4, LS_00000185cac835b0_0_8;
L_00000185cac83a10 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_00000185cac85630 (v00000185caae2590_0) S_00000185ca78c0c0;
L_00000185cac849b0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_00000185cac833d0 (v00000185caae2590_0) S_00000185ca78c0c0;
L_00000185cac84b90 .reduce/nor L_00000185cabe8150;
L_00000185cac84c30 .reduce/nor L_00000185cabe8830;
L_00000185cac836f0 .part L_00000185cac84910, 10, 1;
L_00000185cac83790 .reduce/nor L_00000185cabe8150;
L_00000185cac83830 .part L_00000185cac835b0, 10, 1;
L_00000185cac85c70 .part L_00000185cac84910, 10, 1;
L_00000185cac87610 .functor MUXZ 5, L_00000185cac83a10, L_00000185cac849b0, L_00000185caca54a0, C4<>;
L_00000185cac865d0 .reduce/nor L_00000185cabe8150;
L_00000185cac87cf0 .functor MUXZ 10, L_00000185cac85630, L_00000185cac833d0, L_00000185cac865d0, C4<>;
L_00000185cac876b0 .functor MUXZ 5, L_00000185cabe79d0, L_00000185cac86990, L_00000185caca5ac0, C4<>;
L_00000185cac88010 .shift/l 10, L_00000185cac87cf0, L_00000185cac87610;
L_00000185cac86d50 .functor MUXZ 10, L_00000185cac87cf0, L_00000185cac88010, L_00000185caca5ac0, C4<>;
L_00000185cac87c50 .concat [ 5 27 0 0], L_00000185cac87610, L_00000185cac0ee30;
L_00000185cac85ef0 .arith/sub 32, L_00000185cac0ede8, L_00000185cac87c50;
L_00000185cac87750 .shift/r 10, L_00000185cac87cf0, L_00000185cac85ef0;
L_00000185cac877f0 .part L_00000185cac87750, 0, 5;
L_00000185cac879d0 .concat [ 5 10 0 0], L_00000185cac877f0, L_00000185cac86d50;
S_00000185ca78c0c0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_00000185ca78c0c0
v00000185caae3df0_0 .var "found", 0 0;
v00000185caae47f0_0 .var/i "idx", 31 0;
v00000185caae2590_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185caae3df0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v00000185caae47f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000185caae47f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000185caae2590_0;
    %load/vec4 v00000185caae47f0_0;
    %part/s 1;
    %load/vec4 v00000185caae3df0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v00000185caae47f0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185caae3df0_0, 0, 1;
T_0.2 ;
    %load/vec4 v00000185caae47f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000185caae47f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000185ca78c250 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab0f850 .param/l "i" 0 5 168, +C4<00>;
S_00000185ca78c3e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185ca78c250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac67040 .functor NOT 1, L_00000185cabe9af0, C4<0>, C4<0>, C4<0>;
L_00000185cac66e10 .functor AND 1, L_00000185cac67040, L_00000185cabe99b0, C4<1>, C4<1>;
L_00000185cac66ef0 .functor NOT 1, L_00000185cabe9af0, C4<0>, C4<0>, C4<0>;
L_00000185cac679e0 .functor AND 1, L_00000185cac66ef0, L_00000185cabe8970, C4<1>, C4<1>;
L_00000185cac670b0 .functor OR 1, L_00000185cac66e10, L_00000185cac679e0, C4<0>, C4<0>;
L_00000185cac67120 .functor AND 1, L_00000185cabe99b0, L_00000185cabe8970, C4<1>, C4<1>;
L_00000185cac67200 .functor OR 1, L_00000185cac670b0, L_00000185cac67120, C4<0>, C4<0>;
L_00000185cac67890 .functor XOR 1, L_00000185cabe9af0, L_00000185cabe99b0, C4<0>, C4<0>;
L_00000185cac676d0 .functor XOR 1, L_00000185cac67890, L_00000185cabe8970, C4<0>, C4<0>;
v00000185caae2a90_0 .net "Debe", 0 0, L_00000185cac67200;  1 drivers
v00000185caae24f0_0 .net "Din", 0 0, L_00000185cabe8970;  1 drivers
v00000185caae2e50_0 .net "Dout", 0 0, L_00000185cac676d0;  1 drivers
v00000185caae2130_0 .net "Ri", 0 0, L_00000185cabe99b0;  1 drivers
v00000185caae3670_0 .net "Si", 0 0, L_00000185cabe9af0;  1 drivers
v00000185caae3990_0 .net *"_ivl_0", 0 0, L_00000185cac67040;  1 drivers
v00000185caae2c70_0 .net *"_ivl_10", 0 0, L_00000185cac67120;  1 drivers
v00000185caae2630_0 .net *"_ivl_14", 0 0, L_00000185cac67890;  1 drivers
v00000185caae2090_0 .net *"_ivl_2", 0 0, L_00000185cac66e10;  1 drivers
v00000185caae46b0_0 .net *"_ivl_4", 0 0, L_00000185cac66ef0;  1 drivers
v00000185caae2ef0_0 .net *"_ivl_6", 0 0, L_00000185cac679e0;  1 drivers
v00000185caae3cb0_0 .net *"_ivl_8", 0 0, L_00000185cac670b0;  1 drivers
S_00000185ca7d6900 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185ca78c250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac67740 .functor NOT 1, L_00000185cabe8ab0, C4<0>, C4<0>, C4<0>;
L_00000185cac677b0 .functor AND 1, L_00000185cac67740, L_00000185cabe9b90, C4<1>, C4<1>;
L_00000185cac67970 .functor NOT 1, L_00000185cabe8ab0, C4<0>, C4<0>, C4<0>;
L_00000185cac672e0 .functor AND 1, L_00000185cac67970, L_00000185cabe9cd0, C4<1>, C4<1>;
L_00000185cac67350 .functor OR 1, L_00000185cac677b0, L_00000185cac672e0, C4<0>, C4<0>;
L_00000185cac673c0 .functor AND 1, L_00000185cabe9b90, L_00000185cabe9cd0, C4<1>, C4<1>;
L_00000185cac674a0 .functor OR 1, L_00000185cac67350, L_00000185cac673c0, C4<0>, C4<0>;
L_00000185cac67a50 .functor XOR 1, L_00000185cabe8ab0, L_00000185cabe9b90, C4<0>, C4<0>;
L_00000185cac67ac0 .functor XOR 1, L_00000185cac67a50, L_00000185cabe9cd0, C4<0>, C4<0>;
v00000185caae2d10_0 .net "Debe", 0 0, L_00000185cac674a0;  1 drivers
v00000185caae4750_0 .net "Din", 0 0, L_00000185cabe9cd0;  1 drivers
v00000185caae3fd0_0 .net "Dout", 0 0, L_00000185cac67ac0;  1 drivers
v00000185caae2b30_0 .net "Ri", 0 0, L_00000185cabe9b90;  1 drivers
v00000185caae32b0_0 .net "Si", 0 0, L_00000185cabe8ab0;  1 drivers
v00000185caae2f90_0 .net *"_ivl_0", 0 0, L_00000185cac67740;  1 drivers
v00000185caae2270_0 .net *"_ivl_10", 0 0, L_00000185cac673c0;  1 drivers
v00000185caae4430_0 .net *"_ivl_14", 0 0, L_00000185cac67a50;  1 drivers
v00000185caae3a30_0 .net *"_ivl_2", 0 0, L_00000185cac677b0;  1 drivers
v00000185caae38f0_0 .net *"_ivl_4", 0 0, L_00000185cac67970;  1 drivers
v00000185caae2450_0 .net *"_ivl_6", 0 0, L_00000185cac672e0;  1 drivers
v00000185caae4110_0 .net *"_ivl_8", 0 0, L_00000185cac67350;  1 drivers
S_00000185ca7d6a90 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab0f690 .param/l "i" 0 5 168, +C4<01>;
S_00000185cab8c760 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185ca7d6a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac67ba0 .functor NOT 1, L_00000185cabe9d70, C4<0>, C4<0>, C4<0>;
L_00000185cac67c10 .functor AND 1, L_00000185cac67ba0, L_00000185cac85090, C4<1>, C4<1>;
L_00000185cac666a0 .functor NOT 1, L_00000185cabe9d70, C4<0>, C4<0>, C4<0>;
L_00000185cac67c80 .functor AND 1, L_00000185cac666a0, L_00000185cac84f50, C4<1>, C4<1>;
L_00000185cac660f0 .functor OR 1, L_00000185cac67c10, L_00000185cac67c80, C4<0>, C4<0>;
L_00000185cac66160 .functor AND 1, L_00000185cac85090, L_00000185cac84f50, C4<1>, C4<1>;
L_00000185cac661d0 .functor OR 1, L_00000185cac660f0, L_00000185cac66160, C4<0>, C4<0>;
L_00000185cac66320 .functor XOR 1, L_00000185cabe9d70, L_00000185cac85090, C4<0>, C4<0>;
L_00000185cac66240 .functor XOR 1, L_00000185cac66320, L_00000185cac84f50, C4<0>, C4<0>;
v00000185caae3490_0 .net "Debe", 0 0, L_00000185cac661d0;  1 drivers
v00000185caae3e90_0 .net "Din", 0 0, L_00000185cac84f50;  1 drivers
v00000185caae44d0_0 .net "Dout", 0 0, L_00000185cac66240;  1 drivers
v00000185caae3350_0 .net "Ri", 0 0, L_00000185cac85090;  1 drivers
v00000185caae4570_0 .net "Si", 0 0, L_00000185cabe9d70;  1 drivers
v00000185caae21d0_0 .net *"_ivl_0", 0 0, L_00000185cac67ba0;  1 drivers
v00000185caae4610_0 .net *"_ivl_10", 0 0, L_00000185cac66160;  1 drivers
v00000185caae2810_0 .net *"_ivl_14", 0 0, L_00000185cac66320;  1 drivers
v00000185caae2310_0 .net *"_ivl_2", 0 0, L_00000185cac67c10;  1 drivers
v00000185caae3530_0 .net *"_ivl_4", 0 0, L_00000185cac666a0;  1 drivers
v00000185caae3ad0_0 .net *"_ivl_6", 0 0, L_00000185cac67c80;  1 drivers
v00000185caae28b0_0 .net *"_ivl_8", 0 0, L_00000185cac660f0;  1 drivers
S_00000185cab8d0c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185ca7d6a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac662b0 .functor NOT 1, L_00000185cac83bf0, C4<0>, C4<0>, C4<0>;
L_00000185cac66390 .functor AND 1, L_00000185cac662b0, L_00000185cac85770, C4<1>, C4<1>;
L_00000185cac66470 .functor NOT 1, L_00000185cac83bf0, C4<0>, C4<0>, C4<0>;
L_00000185cac66400 .functor AND 1, L_00000185cac66470, L_00000185cac854f0, C4<1>, C4<1>;
L_00000185cac664e0 .functor OR 1, L_00000185cac66390, L_00000185cac66400, C4<0>, C4<0>;
L_00000185cac66550 .functor AND 1, L_00000185cac85770, L_00000185cac854f0, C4<1>, C4<1>;
L_00000185cac665c0 .functor OR 1, L_00000185cac664e0, L_00000185cac66550, C4<0>, C4<0>;
L_00000185cac66630 .functor XOR 1, L_00000185cac83bf0, L_00000185cac85770, C4<0>, C4<0>;
L_00000185cac66710 .functor XOR 1, L_00000185cac66630, L_00000185cac854f0, C4<0>, C4<0>;
v00000185caae23b0_0 .net "Debe", 0 0, L_00000185cac665c0;  1 drivers
v00000185caae4390_0 .net "Din", 0 0, L_00000185cac854f0;  1 drivers
v00000185caae2950_0 .net "Dout", 0 0, L_00000185cac66710;  1 drivers
v00000185caae3030_0 .net "Ri", 0 0, L_00000185cac85770;  1 drivers
v00000185caae26d0_0 .net "Si", 0 0, L_00000185cac83bf0;  1 drivers
v00000185caae33f0_0 .net *"_ivl_0", 0 0, L_00000185cac662b0;  1 drivers
v00000185caae2770_0 .net *"_ivl_10", 0 0, L_00000185cac66550;  1 drivers
v00000185caae29f0_0 .net *"_ivl_14", 0 0, L_00000185cac66630;  1 drivers
v00000185caae30d0_0 .net *"_ivl_2", 0 0, L_00000185cac66390;  1 drivers
v00000185caae3850_0 .net *"_ivl_4", 0 0, L_00000185cac66470;  1 drivers
v00000185caae35d0_0 .net *"_ivl_6", 0 0, L_00000185cac66400;  1 drivers
v00000185caae2bd0_0 .net *"_ivl_8", 0 0, L_00000185cac664e0;  1 drivers
S_00000185cab8ca80 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab0f9d0 .param/l "i" 0 5 168, +C4<010>;
S_00000185cab8c8f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8ca80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac67f90 .functor NOT 1, L_00000185cac85810, C4<0>, C4<0>, C4<0>;
L_00000185cac695e0 .functor AND 1, L_00000185cac67f90, L_00000185cac84370, C4<1>, C4<1>;
L_00000185cac69730 .functor NOT 1, L_00000185cac85810, C4<0>, C4<0>, C4<0>;
L_00000185cac68460 .functor AND 1, L_00000185cac69730, L_00000185cac83fb0, C4<1>, C4<1>;
L_00000185cac697a0 .functor OR 1, L_00000185cac695e0, L_00000185cac68460, C4<0>, C4<0>;
L_00000185cac69030 .functor AND 1, L_00000185cac84370, L_00000185cac83fb0, C4<1>, C4<1>;
L_00000185cac68690 .functor OR 1, L_00000185cac697a0, L_00000185cac69030, C4<0>, C4<0>;
L_00000185cac69420 .functor XOR 1, L_00000185cac85810, L_00000185cac84370, C4<0>, C4<0>;
L_00000185cac69810 .functor XOR 1, L_00000185cac69420, L_00000185cac83fb0, C4<0>, C4<0>;
v00000185caae37b0_0 .net "Debe", 0 0, L_00000185cac68690;  1 drivers
v00000185caae3710_0 .net "Din", 0 0, L_00000185cac83fb0;  1 drivers
v00000185caae4070_0 .net "Dout", 0 0, L_00000185cac69810;  1 drivers
v00000185caae3170_0 .net "Ri", 0 0, L_00000185cac84370;  1 drivers
v00000185caae3d50_0 .net "Si", 0 0, L_00000185cac85810;  1 drivers
v00000185caae41b0_0 .net *"_ivl_0", 0 0, L_00000185cac67f90;  1 drivers
v00000185caae6d70_0 .net *"_ivl_10", 0 0, L_00000185cac69030;  1 drivers
v00000185caae6af0_0 .net *"_ivl_14", 0 0, L_00000185cac69420;  1 drivers
v00000185caae6370_0 .net *"_ivl_2", 0 0, L_00000185cac695e0;  1 drivers
v00000185caae6410_0 .net *"_ivl_4", 0 0, L_00000185cac69730;  1 drivers
v00000185caae5bf0_0 .net *"_ivl_6", 0 0, L_00000185cac68460;  1 drivers
v00000185caae5a10_0 .net *"_ivl_8", 0 0, L_00000185cac697a0;  1 drivers
S_00000185cab8d570 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8ca80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac67e40 .functor NOT 1, L_00000185cac840f0, C4<0>, C4<0>, C4<0>;
L_00000185cac690a0 .functor AND 1, L_00000185cac67e40, L_00000185cac83c90, C4<1>, C4<1>;
L_00000185cac68070 .functor NOT 1, L_00000185cac840f0, C4<0>, C4<0>, C4<0>;
L_00000185cac693b0 .functor AND 1, L_00000185cac68070, L_00000185cac85450, C4<1>, C4<1>;
L_00000185cac696c0 .functor OR 1, L_00000185cac690a0, L_00000185cac693b0, C4<0>, C4<0>;
L_00000185cac67dd0 .functor AND 1, L_00000185cac83c90, L_00000185cac85450, C4<1>, C4<1>;
L_00000185cac68380 .functor OR 1, L_00000185cac696c0, L_00000185cac67dd0, C4<0>, C4<0>;
L_00000185cac68ee0 .functor XOR 1, L_00000185cac840f0, L_00000185cac83c90, C4<0>, C4<0>;
L_00000185cac685b0 .functor XOR 1, L_00000185cac68ee0, L_00000185cac85450, C4<0>, C4<0>;
v00000185caae6eb0_0 .net "Debe", 0 0, L_00000185cac68380;  1 drivers
v00000185caae4d90_0 .net "Din", 0 0, L_00000185cac85450;  1 drivers
v00000185caae5970_0 .net "Dout", 0 0, L_00000185cac685b0;  1 drivers
v00000185caae56f0_0 .net "Ri", 0 0, L_00000185cac83c90;  1 drivers
v00000185caae67d0_0 .net "Si", 0 0, L_00000185cac840f0;  1 drivers
v00000185caae4e30_0 .net *"_ivl_0", 0 0, L_00000185cac67e40;  1 drivers
v00000185caae5290_0 .net *"_ivl_10", 0 0, L_00000185cac67dd0;  1 drivers
v00000185caae4cf0_0 .net *"_ivl_14", 0 0, L_00000185cac68ee0;  1 drivers
v00000185caae55b0_0 .net *"_ivl_2", 0 0, L_00000185cac690a0;  1 drivers
v00000185caae6ff0_0 .net *"_ivl_4", 0 0, L_00000185cac68070;  1 drivers
v00000185caae6e10_0 .net *"_ivl_6", 0 0, L_00000185cac693b0;  1 drivers
v00000185caae4930_0 .net *"_ivl_8", 0 0, L_00000185cac696c0;  1 drivers
S_00000185cab8cc10 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab0fa10 .param/l "i" 0 5 168, +C4<011>;
S_00000185cab8cda0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8cc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac68e70 .functor NOT 1, L_00000185cac856d0, C4<0>, C4<0>, C4<0>;
L_00000185cac68700 .functor AND 1, L_00000185cac68e70, L_00000185cac84190, C4<1>, C4<1>;
L_00000185cac683f0 .functor NOT 1, L_00000185cac856d0, C4<0>, C4<0>, C4<0>;
L_00000185cac689a0 .functor AND 1, L_00000185cac683f0, L_00000185cac83d30, C4<1>, C4<1>;
L_00000185cac68f50 .functor OR 1, L_00000185cac68700, L_00000185cac689a0, C4<0>, C4<0>;
L_00000185cac69490 .functor AND 1, L_00000185cac84190, L_00000185cac83d30, C4<1>, C4<1>;
L_00000185cac68850 .functor OR 1, L_00000185cac68f50, L_00000185cac69490, C4<0>, C4<0>;
L_00000185cac68a10 .functor XOR 1, L_00000185cac856d0, L_00000185cac84190, C4<0>, C4<0>;
L_00000185cac68fc0 .functor XOR 1, L_00000185cac68a10, L_00000185cac83d30, C4<0>, C4<0>;
v00000185caae6190_0 .net "Debe", 0 0, L_00000185cac68850;  1 drivers
v00000185caae5830_0 .net "Din", 0 0, L_00000185cac83d30;  1 drivers
v00000185caae65f0_0 .net "Dout", 0 0, L_00000185cac68fc0;  1 drivers
v00000185caae4c50_0 .net "Ri", 0 0, L_00000185cac84190;  1 drivers
v00000185caae6f50_0 .net "Si", 0 0, L_00000185cac856d0;  1 drivers
v00000185caae6870_0 .net *"_ivl_0", 0 0, L_00000185cac68e70;  1 drivers
v00000185caae5330_0 .net *"_ivl_10", 0 0, L_00000185cac69490;  1 drivers
v00000185caae49d0_0 .net *"_ivl_14", 0 0, L_00000185cac68a10;  1 drivers
v00000185caae5650_0 .net *"_ivl_2", 0 0, L_00000185cac68700;  1 drivers
v00000185caae6b90_0 .net *"_ivl_4", 0 0, L_00000185cac683f0;  1 drivers
v00000185caae6910_0 .net *"_ivl_6", 0 0, L_00000185cac689a0;  1 drivers
v00000185caae4ed0_0 .net *"_ivl_8", 0 0, L_00000185cac68f50;  1 drivers
S_00000185cab8cf30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8cc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac68cb0 .functor NOT 1, L_00000185cac85310, C4<0>, C4<0>, C4<0>;
L_00000185cac69500 .functor AND 1, L_00000185cac68cb0, L_00000185cac85130, C4<1>, C4<1>;
L_00000185cac69880 .functor NOT 1, L_00000185cac85310, C4<0>, C4<0>, C4<0>;
L_00000185cac68a80 .functor AND 1, L_00000185cac69880, L_00000185cac84eb0, C4<1>, C4<1>;
L_00000185cac69570 .functor OR 1, L_00000185cac69500, L_00000185cac68a80, C4<0>, C4<0>;
L_00000185cac67f20 .functor AND 1, L_00000185cac85130, L_00000185cac84eb0, C4<1>, C4<1>;
L_00000185cac688c0 .functor OR 1, L_00000185cac69570, L_00000185cac67f20, C4<0>, C4<0>;
L_00000185cac68bd0 .functor XOR 1, L_00000185cac85310, L_00000185cac85130, C4<0>, C4<0>;
L_00000185cac67cf0 .functor XOR 1, L_00000185cac68bd0, L_00000185cac84eb0, C4<0>, C4<0>;
v00000185caae4890_0 .net "Debe", 0 0, L_00000185cac688c0;  1 drivers
v00000185caae4a70_0 .net "Din", 0 0, L_00000185cac84eb0;  1 drivers
v00000185caae4b10_0 .net "Dout", 0 0, L_00000185cac67cf0;  1 drivers
v00000185caae6690_0 .net "Ri", 0 0, L_00000185cac85130;  1 drivers
v00000185caae4bb0_0 .net "Si", 0 0, L_00000185cac85310;  1 drivers
v00000185caae5ab0_0 .net *"_ivl_0", 0 0, L_00000185cac68cb0;  1 drivers
v00000185caae4f70_0 .net *"_ivl_10", 0 0, L_00000185cac67f20;  1 drivers
v00000185caae64b0_0 .net *"_ivl_14", 0 0, L_00000185cac68bd0;  1 drivers
v00000185caae5010_0 .net *"_ivl_2", 0 0, L_00000185cac69500;  1 drivers
v00000185caae50b0_0 .net *"_ivl_4", 0 0, L_00000185cac69880;  1 drivers
v00000185caae5150_0 .net *"_ivl_6", 0 0, L_00000185cac68a80;  1 drivers
v00000185caae6cd0_0 .net *"_ivl_8", 0 0, L_00000185cac69570;  1 drivers
S_00000185cab8d250 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab0fb50 .param/l "i" 0 5 168, +C4<0100>;
S_00000185cab8d3e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8d250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac67d60 .functor NOT 1, L_00000185cac83b50, C4<0>, C4<0>, C4<0>;
L_00000185cac68af0 .functor AND 1, L_00000185cac67d60, L_00000185cac844b0, C4<1>, C4<1>;
L_00000185cac68000 .functor NOT 1, L_00000185cac83b50, C4<0>, C4<0>, C4<0>;
L_00000185cac68930 .functor AND 1, L_00000185cac68000, L_00000185cac83dd0, C4<1>, C4<1>;
L_00000185cac68620 .functor OR 1, L_00000185cac68af0, L_00000185cac68930, C4<0>, C4<0>;
L_00000185cac684d0 .functor AND 1, L_00000185cac844b0, L_00000185cac83dd0, C4<1>, C4<1>;
L_00000185cac69110 .functor OR 1, L_00000185cac68620, L_00000185cac684d0, C4<0>, C4<0>;
L_00000185cac68540 .functor XOR 1, L_00000185cac83b50, L_00000185cac844b0, C4<0>, C4<0>;
L_00000185cac67eb0 .functor XOR 1, L_00000185cac68540, L_00000185cac83dd0, C4<0>, C4<0>;
v00000185caae51f0_0 .net "Debe", 0 0, L_00000185cac69110;  1 drivers
v00000185caae60f0_0 .net "Din", 0 0, L_00000185cac83dd0;  1 drivers
v00000185caae62d0_0 .net "Dout", 0 0, L_00000185cac67eb0;  1 drivers
v00000185caae6c30_0 .net "Ri", 0 0, L_00000185cac844b0;  1 drivers
v00000185caae5fb0_0 .net "Si", 0 0, L_00000185cac83b50;  1 drivers
v00000185caae53d0_0 .net *"_ivl_0", 0 0, L_00000185cac67d60;  1 drivers
v00000185caae5470_0 .net *"_ivl_10", 0 0, L_00000185cac684d0;  1 drivers
v00000185caae5510_0 .net *"_ivl_14", 0 0, L_00000185cac68540;  1 drivers
v00000185caae5c90_0 .net *"_ivl_2", 0 0, L_00000185cac68af0;  1 drivers
v00000185caae5790_0 .net *"_ivl_4", 0 0, L_00000185cac68000;  1 drivers
v00000185caae5d30_0 .net *"_ivl_6", 0 0, L_00000185cac68930;  1 drivers
v00000185caae58d0_0 .net *"_ivl_8", 0 0, L_00000185cac68620;  1 drivers
S_00000185cab8e3f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8d250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac68770 .functor NOT 1, L_00000185cac83e70, C4<0>, C4<0>, C4<0>;
L_00000185cac69180 .functor AND 1, L_00000185cac68770, L_00000185cac838d0, C4<1>, C4<1>;
L_00000185cac69650 .functor NOT 1, L_00000185cac83e70, C4<0>, C4<0>, C4<0>;
L_00000185cac68d90 .functor AND 1, L_00000185cac69650, L_00000185cac858b0, C4<1>, C4<1>;
L_00000185cac687e0 .functor OR 1, L_00000185cac69180, L_00000185cac68d90, C4<0>, C4<0>;
L_00000185cac68d20 .functor AND 1, L_00000185cac838d0, L_00000185cac858b0, C4<1>, C4<1>;
L_00000185cac68b60 .functor OR 1, L_00000185cac687e0, L_00000185cac68d20, C4<0>, C4<0>;
L_00000185cac68e00 .functor XOR 1, L_00000185cac83e70, L_00000185cac838d0, C4<0>, C4<0>;
L_00000185cac68c40 .functor XOR 1, L_00000185cac68e00, L_00000185cac858b0, C4<0>, C4<0>;
v00000185caae5dd0_0 .net "Debe", 0 0, L_00000185cac68b60;  1 drivers
v00000185caae5b50_0 .net "Din", 0 0, L_00000185cac858b0;  1 drivers
v00000185caae5e70_0 .net "Dout", 0 0, L_00000185cac68c40;  1 drivers
v00000185caae6730_0 .net "Ri", 0 0, L_00000185cac838d0;  1 drivers
v00000185caae5f10_0 .net "Si", 0 0, L_00000185cac83e70;  1 drivers
v00000185caae6050_0 .net *"_ivl_0", 0 0, L_00000185cac68770;  1 drivers
v00000185caae6230_0 .net *"_ivl_10", 0 0, L_00000185cac68d20;  1 drivers
v00000185caae6550_0 .net *"_ivl_14", 0 0, L_00000185cac68e00;  1 drivers
v00000185caae69b0_0 .net *"_ivl_2", 0 0, L_00000185cac69180;  1 drivers
v00000185caae6a50_0 .net *"_ivl_4", 0 0, L_00000185cac69650;  1 drivers
v00000185caae7d10_0 .net *"_ivl_6", 0 0, L_00000185cac68d90;  1 drivers
v00000185caae7450_0 .net *"_ivl_8", 0 0, L_00000185cac687e0;  1 drivers
S_00000185cab8d900 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab0fb90 .param/l "i" 0 5 168, +C4<0101>;
S_00000185cab8ebc0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac691f0 .functor NOT 1, L_00000185cac83150, C4<0>, C4<0>, C4<0>;
L_00000185cac680e0 .functor AND 1, L_00000185cac691f0, L_00000185cac83330, C4<1>, C4<1>;
L_00000185cac69260 .functor NOT 1, L_00000185cac83150, C4<0>, C4<0>, C4<0>;
L_00000185cac681c0 .functor AND 1, L_00000185cac69260, L_00000185cac85590, C4<1>, C4<1>;
L_00000185cac692d0 .functor OR 1, L_00000185cac680e0, L_00000185cac681c0, C4<0>, C4<0>;
L_00000185cac68150 .functor AND 1, L_00000185cac83330, L_00000185cac85590, C4<1>, C4<1>;
L_00000185cac68230 .functor OR 1, L_00000185cac692d0, L_00000185cac68150, C4<0>, C4<0>;
L_00000185cac69340 .functor XOR 1, L_00000185cac83150, L_00000185cac83330, C4<0>, C4<0>;
L_00000185cac682a0 .functor XOR 1, L_00000185cac69340, L_00000185cac85590, C4<0>, C4<0>;
v00000185caae74f0_0 .net "Debe", 0 0, L_00000185cac68230;  1 drivers
v00000185caae7db0_0 .net "Din", 0 0, L_00000185cac85590;  1 drivers
v00000185caae7a90_0 .net "Dout", 0 0, L_00000185cac682a0;  1 drivers
v00000185caae7590_0 .net "Ri", 0 0, L_00000185cac83330;  1 drivers
v00000185caae7ef0_0 .net "Si", 0 0, L_00000185cac83150;  1 drivers
v00000185caae7270_0 .net *"_ivl_0", 0 0, L_00000185cac691f0;  1 drivers
v00000185caae76d0_0 .net *"_ivl_10", 0 0, L_00000185cac68150;  1 drivers
v00000185caae7630_0 .net *"_ivl_14", 0 0, L_00000185cac69340;  1 drivers
v00000185caae7090_0 .net *"_ivl_2", 0 0, L_00000185cac680e0;  1 drivers
v00000185caae7e50_0 .net *"_ivl_4", 0 0, L_00000185cac69260;  1 drivers
v00000185caae7b30_0 .net *"_ivl_6", 0 0, L_00000185cac681c0;  1 drivers
v00000185caae7310_0 .net *"_ivl_8", 0 0, L_00000185cac692d0;  1 drivers
S_00000185cab8ea30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac68310 .functor NOT 1, L_00000185cac84ff0, C4<0>, C4<0>, C4<0>;
L_00000185cac6b6b0 .functor AND 1, L_00000185cac68310, L_00000185cac83f10, C4<1>, C4<1>;
L_00000185cac66780 .functor NOT 1, L_00000185cac84ff0, C4<0>, C4<0>, C4<0>;
L_00000185caca47f0 .functor AND 1, L_00000185cac66780, L_00000185cac83970, C4<1>, C4<1>;
L_00000185caca4390 .functor OR 1, L_00000185cac6b6b0, L_00000185caca47f0, C4<0>, C4<0>;
L_00000185caca50b0 .functor AND 1, L_00000185cac83f10, L_00000185cac83970, C4<1>, C4<1>;
L_00000185caca3e50 .functor OR 1, L_00000185caca4390, L_00000185caca50b0, C4<0>, C4<0>;
L_00000185caca4cc0 .functor XOR 1, L_00000185cac84ff0, L_00000185cac83f10, C4<0>, C4<0>;
L_00000185caca3ec0 .functor XOR 1, L_00000185caca4cc0, L_00000185cac83970, C4<0>, C4<0>;
v00000185caae7130_0 .net "Debe", 0 0, L_00000185caca3e50;  1 drivers
v00000185caae71d0_0 .net "Din", 0 0, L_00000185cac83970;  1 drivers
v00000185caae73b0_0 .net "Dout", 0 0, L_00000185caca3ec0;  1 drivers
v00000185caae7770_0 .net "Ri", 0 0, L_00000185cac83f10;  1 drivers
v00000185caae7c70_0 .net "Si", 0 0, L_00000185cac84ff0;  1 drivers
v00000185caae7810_0 .net *"_ivl_0", 0 0, L_00000185cac68310;  1 drivers
v00000185caae78b0_0 .net *"_ivl_10", 0 0, L_00000185caca50b0;  1 drivers
v00000185caae7950_0 .net *"_ivl_14", 0 0, L_00000185caca4cc0;  1 drivers
v00000185caae79f0_0 .net *"_ivl_2", 0 0, L_00000185cac6b6b0;  1 drivers
v00000185caae7bd0_0 .net *"_ivl_4", 0 0, L_00000185cac66780;  1 drivers
v00000185caada750_0 .net *"_ivl_6", 0 0, L_00000185caca47f0;  1 drivers
v00000185caad9fd0_0 .net *"_ivl_8", 0 0, L_00000185caca4390;  1 drivers
S_00000185cab8e0d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab117d0 .param/l "i" 0 5 168, +C4<0110>;
S_00000185cab8eee0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca3590 .functor NOT 1, L_00000185cac84cd0, C4<0>, C4<0>, C4<0>;
L_00000185caca3600 .functor AND 1, L_00000185caca3590, L_00000185cac83470, C4<1>, C4<1>;
L_00000185caca4fd0 .functor NOT 1, L_00000185cac84cd0, C4<0>, C4<0>, C4<0>;
L_00000185caca4400 .functor AND 1, L_00000185caca4fd0, L_00000185cac85270, C4<1>, C4<1>;
L_00000185caca3bb0 .functor OR 1, L_00000185caca3600, L_00000185caca4400, C4<0>, C4<0>;
L_00000185caca4be0 .functor AND 1, L_00000185cac83470, L_00000185cac85270, C4<1>, C4<1>;
L_00000185caca4ef0 .functor OR 1, L_00000185caca3bb0, L_00000185caca4be0, C4<0>, C4<0>;
L_00000185caca3670 .functor XOR 1, L_00000185cac84cd0, L_00000185cac83470, C4<0>, C4<0>;
L_00000185caca3750 .functor XOR 1, L_00000185caca3670, L_00000185cac85270, C4<0>, C4<0>;
v00000185caad98f0_0 .net "Debe", 0 0, L_00000185caca4ef0;  1 drivers
v00000185caad8450_0 .net "Din", 0 0, L_00000185cac85270;  1 drivers
v00000185caada110_0 .net "Dout", 0 0, L_00000185caca3750;  1 drivers
v00000185caada7f0_0 .net "Ri", 0 0, L_00000185cac83470;  1 drivers
v00000185caad9850_0 .net "Si", 0 0, L_00000185cac84cd0;  1 drivers
v00000185caad90d0_0 .net *"_ivl_0", 0 0, L_00000185caca3590;  1 drivers
v00000185caada250_0 .net *"_ivl_10", 0 0, L_00000185caca4be0;  1 drivers
v00000185caada1b0_0 .net *"_ivl_14", 0 0, L_00000185caca3670;  1 drivers
v00000185caad83b0_0 .net *"_ivl_2", 0 0, L_00000185caca3600;  1 drivers
v00000185caad8630_0 .net *"_ivl_4", 0 0, L_00000185caca4fd0;  1 drivers
v00000185caad84f0_0 .net *"_ivl_6", 0 0, L_00000185caca4400;  1 drivers
v00000185caad9f30_0 .net *"_ivl_8", 0 0, L_00000185caca3bb0;  1 drivers
S_00000185cab8d770 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca38a0 .functor NOT 1, L_00000185cac84230, C4<0>, C4<0>, C4<0>;
L_00000185caca4860 .functor AND 1, L_00000185caca38a0, L_00000185cac84a50, C4<1>, C4<1>;
L_00000185caca4c50 .functor NOT 1, L_00000185cac84230, C4<0>, C4<0>, C4<0>;
L_00000185caca4e80 .functor AND 1, L_00000185caca4c50, L_00000185cac83510, C4<1>, C4<1>;
L_00000185caca4f60 .functor OR 1, L_00000185caca4860, L_00000185caca4e80, C4<0>, C4<0>;
L_00000185caca4d30 .functor AND 1, L_00000185cac84a50, L_00000185cac83510, C4<1>, C4<1>;
L_00000185caca4470 .functor OR 1, L_00000185caca4f60, L_00000185caca4d30, C4<0>, C4<0>;
L_00000185caca4da0 .functor XOR 1, L_00000185cac84230, L_00000185cac84a50, C4<0>, C4<0>;
L_00000185caca4010 .functor XOR 1, L_00000185caca4da0, L_00000185cac83510, C4<0>, C4<0>;
v00000185caada390_0 .net "Debe", 0 0, L_00000185caca4470;  1 drivers
v00000185caad9990_0 .net "Din", 0 0, L_00000185cac83510;  1 drivers
v00000185caada2f0_0 .net "Dout", 0 0, L_00000185caca4010;  1 drivers
v00000185caad8a90_0 .net "Ri", 0 0, L_00000185cac84a50;  1 drivers
v00000185caad9a30_0 .net "Si", 0 0, L_00000185cac84230;  1 drivers
v00000185caad8810_0 .net *"_ivl_0", 0 0, L_00000185caca38a0;  1 drivers
v00000185caad8d10_0 .net *"_ivl_10", 0 0, L_00000185caca4d30;  1 drivers
v00000185caad8bd0_0 .net *"_ivl_14", 0 0, L_00000185caca4da0;  1 drivers
v00000185caad95d0_0 .net *"_ivl_2", 0 0, L_00000185caca4860;  1 drivers
v00000185caad9210_0 .net *"_ivl_4", 0 0, L_00000185caca4c50;  1 drivers
v00000185caad97b0_0 .net *"_ivl_6", 0 0, L_00000185caca4e80;  1 drivers
v00000185caad86d0_0 .net *"_ivl_8", 0 0, L_00000185caca4f60;  1 drivers
S_00000185cab8e8a0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab11210 .param/l "i" 0 5 168, +C4<0111>;
S_00000185cab8e260 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8e8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca4b00 .functor NOT 1, L_00000185cac84050, C4<0>, C4<0>, C4<0>;
L_00000185caca41d0 .functor AND 1, L_00000185caca4b00, L_00000185cac84af0, C4<1>, C4<1>;
L_00000185caca36e0 .functor NOT 1, L_00000185cac84050, C4<0>, C4<0>, C4<0>;
L_00000185caca48d0 .functor AND 1, L_00000185caca36e0, L_00000185cac831f0, C4<1>, C4<1>;
L_00000185caca3910 .functor OR 1, L_00000185caca41d0, L_00000185caca48d0, C4<0>, C4<0>;
L_00000185caca5040 .functor AND 1, L_00000185cac84af0, L_00000185cac831f0, C4<1>, C4<1>;
L_00000185caca4630 .functor OR 1, L_00000185caca3910, L_00000185caca5040, C4<0>, C4<0>;
L_00000185caca3520 .functor XOR 1, L_00000185cac84050, L_00000185cac84af0, C4<0>, C4<0>;
L_00000185caca37c0 .functor XOR 1, L_00000185caca3520, L_00000185cac831f0, C4<0>, C4<0>;
v00000185caad9ad0_0 .net "Debe", 0 0, L_00000185caca4630;  1 drivers
v00000185caad9530_0 .net "Din", 0 0, L_00000185cac831f0;  1 drivers
v00000185caad9170_0 .net "Dout", 0 0, L_00000185caca37c0;  1 drivers
v00000185caad8270_0 .net "Ri", 0 0, L_00000185cac84af0;  1 drivers
v00000185caad9b70_0 .net "Si", 0 0, L_00000185cac84050;  1 drivers
v00000185caad8db0_0 .net *"_ivl_0", 0 0, L_00000185caca4b00;  1 drivers
v00000185caad8e50_0 .net *"_ivl_10", 0 0, L_00000185caca5040;  1 drivers
v00000185caad9490_0 .net *"_ivl_14", 0 0, L_00000185caca3520;  1 drivers
v00000185caad9670_0 .net *"_ivl_2", 0 0, L_00000185caca41d0;  1 drivers
v00000185caad9c10_0 .net *"_ivl_4", 0 0, L_00000185caca36e0;  1 drivers
v00000185caada430_0 .net *"_ivl_6", 0 0, L_00000185caca48d0;  1 drivers
v00000185caada4d0_0 .net *"_ivl_8", 0 0, L_00000185caca3910;  1 drivers
S_00000185cab8e580 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8e8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca4940 .functor NOT 1, L_00000185cac842d0, C4<0>, C4<0>, C4<0>;
L_00000185caca3d00 .functor AND 1, L_00000185caca4940, L_00000185cac83ab0, C4<1>, C4<1>;
L_00000185caca49b0 .functor NOT 1, L_00000185cac842d0, C4<0>, C4<0>, C4<0>;
L_00000185caca4320 .functor AND 1, L_00000185caca49b0, L_00000185cac84e10, C4<1>, C4<1>;
L_00000185caca3830 .functor OR 1, L_00000185caca3d00, L_00000185caca4320, C4<0>, C4<0>;
L_00000185caca42b0 .functor AND 1, L_00000185cac83ab0, L_00000185cac84e10, C4<1>, C4<1>;
L_00000185caca46a0 .functor OR 1, L_00000185caca3830, L_00000185caca42b0, C4<0>, C4<0>;
L_00000185caca4e10 .functor XOR 1, L_00000185cac842d0, L_00000185cac83ab0, C4<0>, C4<0>;
L_00000185caca4a90 .functor XOR 1, L_00000185caca4e10, L_00000185cac84e10, C4<0>, C4<0>;
v00000185caad8090_0 .net "Debe", 0 0, L_00000185caca46a0;  1 drivers
v00000185caad8310_0 .net "Din", 0 0, L_00000185cac84e10;  1 drivers
v00000185caad8ef0_0 .net "Dout", 0 0, L_00000185caca4a90;  1 drivers
v00000185caad8f90_0 .net "Ri", 0 0, L_00000185cac83ab0;  1 drivers
v00000185caad9710_0 .net "Si", 0 0, L_00000185cac842d0;  1 drivers
v00000185caad89f0_0 .net *"_ivl_0", 0 0, L_00000185caca4940;  1 drivers
v00000185caad92b0_0 .net *"_ivl_10", 0 0, L_00000185caca42b0;  1 drivers
v00000185caad9cb0_0 .net *"_ivl_14", 0 0, L_00000185caca4e10;  1 drivers
v00000185caad8130_0 .net *"_ivl_2", 0 0, L_00000185caca3d00;  1 drivers
v00000185caad9e90_0 .net *"_ivl_4", 0 0, L_00000185caca49b0;  1 drivers
v00000185caada070_0 .net *"_ivl_6", 0 0, L_00000185caca4320;  1 drivers
v00000185caad93f0_0 .net *"_ivl_8", 0 0, L_00000185caca3830;  1 drivers
S_00000185cab8e710 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab113d0 .param/l "i" 0 5 168, +C4<01000>;
S_00000185cab8dc20 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8e710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca3980 .functor NOT 1, L_00000185cac84410, C4<0>, C4<0>, C4<0>;
L_00000185caca44e0 .functor AND 1, L_00000185caca3980, L_00000185cac851d0, C4<1>, C4<1>;
L_00000185caca3fa0 .functor NOT 1, L_00000185cac84410, C4<0>, C4<0>, C4<0>;
L_00000185caca4550 .functor AND 1, L_00000185caca3fa0, L_00000185cac84550, C4<1>, C4<1>;
L_00000185caca45c0 .functor OR 1, L_00000185caca44e0, L_00000185caca4550, C4<0>, C4<0>;
L_00000185caca4a20 .functor AND 1, L_00000185cac851d0, L_00000185cac84550, C4<1>, C4<1>;
L_00000185caca4710 .functor OR 1, L_00000185caca45c0, L_00000185caca4a20, C4<0>, C4<0>;
L_00000185caca39f0 .functor XOR 1, L_00000185cac84410, L_00000185cac851d0, C4<0>, C4<0>;
L_00000185caca4b70 .functor XOR 1, L_00000185caca39f0, L_00000185cac84550, C4<0>, C4<0>;
v00000185caad9d50_0 .net "Debe", 0 0, L_00000185caca4710;  1 drivers
v00000185caad9df0_0 .net "Din", 0 0, L_00000185cac84550;  1 drivers
v00000185caad9350_0 .net "Dout", 0 0, L_00000185caca4b70;  1 drivers
v00000185caad8b30_0 .net "Ri", 0 0, L_00000185cac851d0;  1 drivers
v00000185caada570_0 .net "Si", 0 0, L_00000185cac84410;  1 drivers
v00000185caada610_0 .net *"_ivl_0", 0 0, L_00000185caca3980;  1 drivers
v00000185caad9030_0 .net *"_ivl_10", 0 0, L_00000185caca4a20;  1 drivers
v00000185caada6b0_0 .net *"_ivl_14", 0 0, L_00000185caca39f0;  1 drivers
v00000185caad8590_0 .net *"_ivl_2", 0 0, L_00000185caca44e0;  1 drivers
v00000185caad81d0_0 .net *"_ivl_4", 0 0, L_00000185caca3fa0;  1 drivers
v00000185caad8770_0 .net *"_ivl_6", 0 0, L_00000185caca4550;  1 drivers
v00000185caad88b0_0 .net *"_ivl_8", 0 0, L_00000185caca45c0;  1 drivers
S_00000185cab8df40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8e710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca4240 .functor NOT 1, L_00000185cac845f0, C4<0>, C4<0>, C4<0>;
L_00000185caca3a60 .functor AND 1, L_00000185caca4240, L_00000185cac84690, C4<1>, C4<1>;
L_00000185caca4780 .functor NOT 1, L_00000185cac845f0, C4<0>, C4<0>, C4<0>;
L_00000185caca3ad0 .functor AND 1, L_00000185caca4780, L_00000185cac84730, C4<1>, C4<1>;
L_00000185caca3b40 .functor OR 1, L_00000185caca3a60, L_00000185caca3ad0, C4<0>, C4<0>;
L_00000185caca3c20 .functor AND 1, L_00000185cac84690, L_00000185cac84730, C4<1>, C4<1>;
L_00000185caca3c90 .functor OR 1, L_00000185caca3b40, L_00000185caca3c20, C4<0>, C4<0>;
L_00000185caca3d70 .functor XOR 1, L_00000185cac845f0, L_00000185cac84690, C4<0>, C4<0>;
L_00000185caca3de0 .functor XOR 1, L_00000185caca3d70, L_00000185cac84730, C4<0>, C4<0>;
v00000185caad8950_0 .net "Debe", 0 0, L_00000185caca3c90;  1 drivers
v00000185caad8c70_0 .net "Din", 0 0, L_00000185cac84730;  1 drivers
v00000185ca90a870_0 .net "Dout", 0 0, L_00000185caca3de0;  1 drivers
v00000185ca90a730_0 .net "Ri", 0 0, L_00000185cac84690;  1 drivers
v00000185ca90b590_0 .net "Si", 0 0, L_00000185cac845f0;  1 drivers
v00000185ca90bb30_0 .net *"_ivl_0", 0 0, L_00000185caca4240;  1 drivers
v00000185ca90acd0_0 .net *"_ivl_10", 0 0, L_00000185caca3c20;  1 drivers
v00000185ca90bc70_0 .net *"_ivl_14", 0 0, L_00000185caca3d70;  1 drivers
v00000185ca90af50_0 .net *"_ivl_2", 0 0, L_00000185caca3a60;  1 drivers
v00000185ca90b1d0_0 .net *"_ivl_4", 0 0, L_00000185caca4780;  1 drivers
v00000185ca90b3b0_0 .net *"_ivl_6", 0 0, L_00000185caca3ad0;  1 drivers
v00000185ca90bdb0_0 .net *"_ivl_8", 0 0, L_00000185caca3b40;  1 drivers
S_00000185cab8f200 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
P_00000185cab116d0 .param/l "i" 0 5 168, +C4<01001>;
S_00000185cab8ed50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cab8f200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca3f30 .functor NOT 1, L_00000185cac83650, C4<0>, C4<0>, C4<0>;
L_00000185caca4080 .functor AND 1, L_00000185caca3f30, L_00000185cac853b0, C4<1>, C4<1>;
L_00000185caca40f0 .functor NOT 1, L_00000185cac83650, C4<0>, C4<0>, C4<0>;
L_00000185caca4160 .functor AND 1, L_00000185caca40f0, L_00000185cac84870, C4<1>, C4<1>;
L_00000185caca5820 .functor OR 1, L_00000185caca4080, L_00000185caca4160, C4<0>, C4<0>;
L_00000185caca5970 .functor AND 1, L_00000185cac853b0, L_00000185cac84870, C4<1>, C4<1>;
L_00000185caca56d0 .functor OR 1, L_00000185caca5820, L_00000185caca5970, C4<0>, C4<0>;
L_00000185caca5430 .functor XOR 1, L_00000185cac83650, L_00000185cac853b0, C4<0>, C4<0>;
L_00000185caca5580 .functor XOR 1, L_00000185caca5430, L_00000185cac84870, C4<0>, C4<0>;
v00000185ca90be50_0 .net "Debe", 0 0, L_00000185caca56d0;  1 drivers
v00000185ca90bf90_0 .net "Din", 0 0, L_00000185cac84870;  1 drivers
v00000185cab95890_0 .net "Dout", 0 0, L_00000185caca5580;  1 drivers
v00000185cab94cb0_0 .net "Ri", 0 0, L_00000185cac853b0;  1 drivers
v00000185cab94b70_0 .net "Si", 0 0, L_00000185cac83650;  1 drivers
v00000185cab96830_0 .net *"_ivl_0", 0 0, L_00000185caca3f30;  1 drivers
v00000185cab96e70_0 .net *"_ivl_10", 0 0, L_00000185caca5970;  1 drivers
v00000185cab96c90_0 .net *"_ivl_14", 0 0, L_00000185caca5430;  1 drivers
v00000185cab96d30_0 .net *"_ivl_2", 0 0, L_00000185caca4080;  1 drivers
v00000185cab96f10_0 .net *"_ivl_4", 0 0, L_00000185caca40f0;  1 drivers
v00000185cab94ad0_0 .net *"_ivl_6", 0 0, L_00000185caca4160;  1 drivers
v00000185cab95430_0 .net *"_ivl_8", 0 0, L_00000185caca5820;  1 drivers
S_00000185cab8f520 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cab8f200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca5f20 .functor NOT 1, L_00000185cac84d70, C4<0>, C4<0>, C4<0>;
L_00000185caca5350 .functor AND 1, L_00000185caca5f20, L_00000185cac847d0, C4<1>, C4<1>;
L_00000185caca53c0 .functor NOT 1, L_00000185cac84d70, C4<0>, C4<0>, C4<0>;
L_00000185caca5ba0 .functor AND 1, L_00000185caca53c0, L_00000185cac83290, C4<1>, C4<1>;
L_00000185caca5dd0 .functor OR 1, L_00000185caca5350, L_00000185caca5ba0, C4<0>, C4<0>;
L_00000185caca55f0 .functor AND 1, L_00000185cac847d0, L_00000185cac83290, C4<1>, C4<1>;
L_00000185caca5890 .functor OR 1, L_00000185caca5dd0, L_00000185caca55f0, C4<0>, C4<0>;
L_00000185caca5200 .functor XOR 1, L_00000185cac84d70, L_00000185cac847d0, C4<0>, C4<0>;
L_00000185caca52e0 .functor XOR 1, L_00000185caca5200, L_00000185cac83290, C4<0>, C4<0>;
v00000185cab96dd0_0 .net "Debe", 0 0, L_00000185caca5890;  1 drivers
v00000185cab94850_0 .net "Din", 0 0, L_00000185cac83290;  1 drivers
v00000185cab96bf0_0 .net "Dout", 0 0, L_00000185caca52e0;  1 drivers
v00000185cab94f30_0 .net "Ri", 0 0, L_00000185cac847d0;  1 drivers
v00000185cab960b0_0 .net "Si", 0 0, L_00000185cac84d70;  1 drivers
v00000185cab96970_0 .net *"_ivl_0", 0 0, L_00000185caca5f20;  1 drivers
v00000185cab951b0_0 .net *"_ivl_10", 0 0, L_00000185caca55f0;  1 drivers
v00000185cab963d0_0 .net *"_ivl_14", 0 0, L_00000185caca5200;  1 drivers
v00000185cab94c10_0 .net *"_ivl_2", 0 0, L_00000185caca5350;  1 drivers
v00000185cab947b0_0 .net *"_ivl_4", 0 0, L_00000185caca53c0;  1 drivers
v00000185cab95570_0 .net *"_ivl_6", 0 0, L_00000185caca5ba0;  1 drivers
v00000185cab96010_0 .net *"_ivl_8", 0 0, L_00000185caca5dd0;  1 drivers
S_00000185cab8ddb0 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_00000185ca7ae7e0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_00000185ca7ae818 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_00000185ca7ae850 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_00000185ca7ae888 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_00000185cac9e270 .functor NOT 1, L_00000185cac87b10, C4<0>, C4<0>, C4<0>;
L_00000185cac9e970 .functor OR 1, L_00000185cac86490, L_00000185cac85db0, C4<0>, C4<0>;
L_00000185cac9ecf0 .functor AND 1, L_00000185cac85f90, L_00000185cac9e970, C4<1>, C4<1>;
v00000185cab95930_0 .net *"_ivl_11", 9 0, L_00000185cac87890;  1 drivers
v00000185cab948f0_0 .net *"_ivl_12", 10 0, L_00000185cac86ad0;  1 drivers
L_00000185cac0ee78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cab96330_0 .net *"_ivl_15", 0 0, L_00000185cac0ee78;  1 drivers
v00000185cab96150_0 .net *"_ivl_17", 0 0, L_00000185cac85db0;  1 drivers
v00000185cab95070_0 .net *"_ivl_19", 0 0, L_00000185cac9e970;  1 drivers
v00000185cab95bb0_0 .net *"_ivl_21", 0 0, L_00000185cac9ecf0;  1 drivers
L_00000185cac0eec0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000185cab959d0_0 .net/2u *"_ivl_22", 10 0, L_00000185cac0eec0;  1 drivers
L_00000185cac0ef08 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cab95250_0 .net/2u *"_ivl_24", 10 0, L_00000185cac0ef08;  1 drivers
v00000185cab94990_0 .net *"_ivl_26", 10 0, L_00000185cac86710;  1 drivers
v00000185cab952f0_0 .net *"_ivl_3", 3 0, L_00000185cac86df0;  1 drivers
v00000185cab95cf0_0 .net *"_ivl_33", 0 0, L_00000185cac86b70;  1 drivers
v00000185cab96470_0 .net *"_ivl_34", 4 0, L_00000185cac86cb0;  1 drivers
L_00000185cac0ef50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000185cab95a70_0 .net *"_ivl_37", 3 0, L_00000185cac0ef50;  1 drivers
v00000185cab95b10_0 .net *"_ivl_7", 0 0, L_00000185cac87b10;  1 drivers
v00000185cab96510_0 .net "boolean", 0 0, L_00000185cac86490;  1 drivers
v00000185cab956b0_0 .net "exp", 4 0, L_00000185cac876b0;  alias, 1 drivers
v00000185cab95110_0 .net "exp_round", 4 0, L_00000185cac87e30;  alias, 1 drivers
v00000185cab968d0_0 .net "guard", 0 0, L_00000185cac85f90;  1 drivers
v00000185cab94a30_0 .net "is_even", 0 0, L_00000185cac9e270;  1 drivers
v00000185cab94d50_0 .net "ms", 14 0, L_00000185cac879d0;  alias, 1 drivers
v00000185cab954d0_0 .net "ms_round", 9 0, L_00000185cac86030;  alias, 1 drivers
v00000185cab95610_0 .net "temp", 10 0, L_00000185cac87930;  1 drivers
L_00000185cac85f90 .part L_00000185cac879d0, 4, 1;
L_00000185cac86df0 .part L_00000185cac879d0, 0, 4;
L_00000185cac86490 .reduce/or L_00000185cac86df0;
L_00000185cac87b10 .part L_00000185cac879d0, 5, 1;
L_00000185cac87890 .part L_00000185cac879d0, 5, 10;
L_00000185cac86ad0 .concat [ 10 1 0 0], L_00000185cac87890, L_00000185cac0ee78;
L_00000185cac85db0 .reduce/nor L_00000185cac9e270;
L_00000185cac86710 .functor MUXZ 11, L_00000185cac0ef08, L_00000185cac0eec0, L_00000185cac9ecf0, C4<>;
L_00000185cac87930 .arith/sum 11, L_00000185cac86ad0, L_00000185cac86710;
L_00000185cac86030 .part L_00000185cac87930, 0, 10;
L_00000185cac86b70 .part L_00000185cac87930, 10, 1;
L_00000185cac86cb0 .concat [ 1 4 0 0], L_00000185cac86b70, L_00000185cac0ef50;
L_00000185cac87e30 .arith/sum 5, L_00000185cac876b0, L_00000185cac86cb0;
S_00000185cab8f070 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_00000185ca7ae5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_00000185ca7d6c20 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_00000185ca7d6c58 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_00000185ca7d6c90 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v00000185cab99670_0 .net "Debe", 5 0, L_00000185cac87570;  1 drivers
v00000185cab989f0_0 .net "F", 4 0, L_00000185cac86990;  alias, 1 drivers
v00000185cab97af0_0 .net "R", 4 0, L_00000185cac87610;  alias, 1 drivers
v00000185cab98c70_0 .net "S", 4 0, L_00000185cabe79d0;  alias, 1 drivers
L_00000185cac0eda0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cab98ef0_0 .net/2u *"_ivl_39", 0 0, L_00000185cac0eda0;  1 drivers
L_00000185cac874d0 .part L_00000185cabe79d0, 0, 1;
L_00000185cac87110 .part L_00000185cac87610, 0, 1;
L_00000185cac86530 .part L_00000185cac87570, 0, 1;
L_00000185cac863f0 .part L_00000185cabe79d0, 1, 1;
L_00000185cac86fd0 .part L_00000185cac87610, 1, 1;
L_00000185cac87070 .part L_00000185cac87570, 1, 1;
L_00000185cac87f70 .part L_00000185cabe79d0, 2, 1;
L_00000185cac85e50 .part L_00000185cac87610, 2, 1;
L_00000185cac86c10 .part L_00000185cac87570, 2, 1;
L_00000185cac868f0 .part L_00000185cabe79d0, 3, 1;
L_00000185cac87bb0 .part L_00000185cac87610, 3, 1;
L_00000185cac86670 .part L_00000185cac87570, 3, 1;
L_00000185cac86350 .part L_00000185cabe79d0, 4, 1;
L_00000185cac85d10 .part L_00000185cac87610, 4, 1;
L_00000185cac86a30 .part L_00000185cac87570, 4, 1;
LS_00000185cac86990_0_0 .concat8 [ 1 1 1 1], L_00000185caca5d60, L_00000185cac9eba0, L_00000185cac9f3f0, L_00000185cac9ed60;
LS_00000185cac86990_0_4 .concat8 [ 1 0 0 0], L_00000185cac9f2a0;
L_00000185cac86990 .concat8 [ 4 1 0 0], LS_00000185cac86990_0_0, LS_00000185cac86990_0_4;
LS_00000185cac87570_0_0 .concat8 [ 1 1 1 1], L_00000185cac0eda0, L_00000185caca5cf0, L_00000185cac9edd0, L_00000185cac9f700;
LS_00000185cac87570_0_4 .concat8 [ 1 1 0 0], L_00000185cac9f770, L_00000185cac9f8c0;
L_00000185cac87570 .concat8 [ 4 2 0 0], LS_00000185cac87570_0_0, LS_00000185cac87570_0_4;
S_00000185cab8f390 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000185cab8f070;
 .timescale -9 -12;
P_00000185cab11590 .param/l "i" 0 5 28, +C4<00>;
S_00000185cab8da90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cab8f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca5510 .functor NOT 1, L_00000185cac874d0, C4<0>, C4<0>, C4<0>;
L_00000185caca5900 .functor AND 1, L_00000185caca5510, L_00000185cac87110, C4<1>, C4<1>;
L_00000185caca59e0 .functor NOT 1, L_00000185cac874d0, C4<0>, C4<0>, C4<0>;
L_00000185caca5a50 .functor AND 1, L_00000185caca59e0, L_00000185cac86530, C4<1>, C4<1>;
L_00000185caca6000 .functor OR 1, L_00000185caca5900, L_00000185caca5a50, C4<0>, C4<0>;
L_00000185caca5c10 .functor AND 1, L_00000185cac87110, L_00000185cac86530, C4<1>, C4<1>;
L_00000185caca5cf0 .functor OR 1, L_00000185caca6000, L_00000185caca5c10, C4<0>, C4<0>;
L_00000185caca5120 .functor XOR 1, L_00000185cac874d0, L_00000185cac87110, C4<0>, C4<0>;
L_00000185caca5d60 .functor XOR 1, L_00000185caca5120, L_00000185cac86530, C4<0>, C4<0>;
v00000185cab96790_0 .net "Debe", 0 0, L_00000185caca5cf0;  1 drivers
v00000185cab94e90_0 .net "Din", 0 0, L_00000185cac86530;  1 drivers
v00000185cab94df0_0 .net "Dout", 0 0, L_00000185caca5d60;  1 drivers
v00000185cab94fd0_0 .net "Ri", 0 0, L_00000185cac87110;  1 drivers
v00000185cab96290_0 .net "Si", 0 0, L_00000185cac874d0;  1 drivers
v00000185cab95c50_0 .net *"_ivl_0", 0 0, L_00000185caca5510;  1 drivers
v00000185cab95d90_0 .net *"_ivl_10", 0 0, L_00000185caca5c10;  1 drivers
v00000185cab95390_0 .net *"_ivl_14", 0 0, L_00000185caca5120;  1 drivers
v00000185cab96a10_0 .net *"_ivl_2", 0 0, L_00000185caca5900;  1 drivers
v00000185cab965b0_0 .net *"_ivl_4", 0 0, L_00000185caca59e0;  1 drivers
v00000185cab95750_0 .net *"_ivl_6", 0 0, L_00000185caca5a50;  1 drivers
v00000185cab957f0_0 .net *"_ivl_8", 0 0, L_00000185caca6000;  1 drivers
S_00000185caba1090 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000185cab8f070;
 .timescale -9 -12;
P_00000185cab11250 .param/l "i" 0 5 28, +C4<01>;
S_00000185cab9fab0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185caba1090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca5270 .functor NOT 1, L_00000185cac863f0, C4<0>, C4<0>, C4<0>;
L_00000185caca5e40 .functor AND 1, L_00000185caca5270, L_00000185cac86fd0, C4<1>, C4<1>;
L_00000185caca5eb0 .functor NOT 1, L_00000185cac863f0, C4<0>, C4<0>, C4<0>;
L_00000185cac9f380 .functor AND 1, L_00000185caca5eb0, L_00000185cac87070, C4<1>, C4<1>;
L_00000185cac9f7e0 .functor OR 1, L_00000185caca5e40, L_00000185cac9f380, C4<0>, C4<0>;
L_00000185cac9ec80 .functor AND 1, L_00000185cac86fd0, L_00000185cac87070, C4<1>, C4<1>;
L_00000185cac9edd0 .functor OR 1, L_00000185cac9f7e0, L_00000185cac9ec80, C4<0>, C4<0>;
L_00000185cac9f070 .functor XOR 1, L_00000185cac863f0, L_00000185cac86fd0, C4<0>, C4<0>;
L_00000185cac9eba0 .functor XOR 1, L_00000185cac9f070, L_00000185cac87070, C4<0>, C4<0>;
v00000185cab95e30_0 .net "Debe", 0 0, L_00000185cac9edd0;  1 drivers
v00000185cab95ed0_0 .net "Din", 0 0, L_00000185cac87070;  1 drivers
v00000185cab961f0_0 .net "Dout", 0 0, L_00000185cac9eba0;  1 drivers
v00000185cab95f70_0 .net "Ri", 0 0, L_00000185cac86fd0;  1 drivers
v00000185cab96650_0 .net "Si", 0 0, L_00000185cac863f0;  1 drivers
v00000185cab966f0_0 .net *"_ivl_0", 0 0, L_00000185caca5270;  1 drivers
v00000185cab96ab0_0 .net *"_ivl_10", 0 0, L_00000185cac9ec80;  1 drivers
v00000185cab96b50_0 .net *"_ivl_14", 0 0, L_00000185cac9f070;  1 drivers
v00000185cab98450_0 .net *"_ivl_2", 0 0, L_00000185caca5e40;  1 drivers
v00000185cab99170_0 .net *"_ivl_4", 0 0, L_00000185caca5eb0;  1 drivers
v00000185cab988b0_0 .net *"_ivl_6", 0 0, L_00000185cac9f380;  1 drivers
v00000185cab97f50_0 .net *"_ivl_8", 0 0, L_00000185cac9f7e0;  1 drivers
S_00000185caba0730 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000185cab8f070;
 .timescale -9 -12;
P_00000185cab11450 .param/l "i" 0 5 28, +C4<010>;
S_00000185cab9f790 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185caba0730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac9e4a0 .functor NOT 1, L_00000185cac87f70, C4<0>, C4<0>, C4<0>;
L_00000185cac9f620 .functor AND 1, L_00000185cac9e4a0, L_00000185cac85e50, C4<1>, C4<1>;
L_00000185cac9e120 .functor NOT 1, L_00000185cac87f70, C4<0>, C4<0>, C4<0>;
L_00000185cac9f0e0 .functor AND 1, L_00000185cac9e120, L_00000185cac86c10, C4<1>, C4<1>;
L_00000185cac9f150 .functor OR 1, L_00000185cac9f620, L_00000185cac9f0e0, C4<0>, C4<0>;
L_00000185cac9f690 .functor AND 1, L_00000185cac85e50, L_00000185cac86c10, C4<1>, C4<1>;
L_00000185cac9f700 .functor OR 1, L_00000185cac9f150, L_00000185cac9f690, C4<0>, C4<0>;
L_00000185cac9ef90 .functor XOR 1, L_00000185cac87f70, L_00000185cac85e50, C4<0>, C4<0>;
L_00000185cac9f3f0 .functor XOR 1, L_00000185cac9ef90, L_00000185cac86c10, C4<0>, C4<0>;
v00000185cab97190_0 .net "Debe", 0 0, L_00000185cac9f700;  1 drivers
v00000185cab99350_0 .net "Din", 0 0, L_00000185cac86c10;  1 drivers
v00000185cab98a90_0 .net "Dout", 0 0, L_00000185cac9f3f0;  1 drivers
v00000185cab98590_0 .net "Ri", 0 0, L_00000185cac85e50;  1 drivers
v00000185cab974b0_0 .net "Si", 0 0, L_00000185cac87f70;  1 drivers
v00000185cab98310_0 .net *"_ivl_0", 0 0, L_00000185cac9e4a0;  1 drivers
v00000185cab98770_0 .net *"_ivl_10", 0 0, L_00000185cac9f690;  1 drivers
v00000185cab97ff0_0 .net *"_ivl_14", 0 0, L_00000185cac9ef90;  1 drivers
v00000185cab99210_0 .net *"_ivl_2", 0 0, L_00000185cac9f620;  1 drivers
v00000185cab98db0_0 .net *"_ivl_4", 0 0, L_00000185cac9e120;  1 drivers
v00000185cab97910_0 .net *"_ivl_6", 0 0, L_00000185cac9f0e0;  1 drivers
v00000185cab97550_0 .net *"_ivl_8", 0 0, L_00000185cac9f150;  1 drivers
S_00000185caba08c0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000185cab8f070;
 .timescale -9 -12;
P_00000185cab11490 .param/l "i" 0 5 28, +C4<011>;
S_00000185caba00f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185caba08c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac9f9a0 .functor NOT 1, L_00000185cac868f0, C4<0>, C4<0>, C4<0>;
L_00000185cac9e510 .functor AND 1, L_00000185cac9f9a0, L_00000185cac87bb0, C4<1>, C4<1>;
L_00000185cac9e430 .functor NOT 1, L_00000185cac868f0, C4<0>, C4<0>, C4<0>;
L_00000185cac9f850 .functor AND 1, L_00000185cac9e430, L_00000185cac86670, C4<1>, C4<1>;
L_00000185cac9e580 .functor OR 1, L_00000185cac9e510, L_00000185cac9f850, C4<0>, C4<0>;
L_00000185cac9e5f0 .functor AND 1, L_00000185cac87bb0, L_00000185cac86670, C4<1>, C4<1>;
L_00000185cac9f770 .functor OR 1, L_00000185cac9e580, L_00000185cac9e5f0, C4<0>, C4<0>;
L_00000185cac9eeb0 .functor XOR 1, L_00000185cac868f0, L_00000185cac87bb0, C4<0>, C4<0>;
L_00000185cac9ed60 .functor XOR 1, L_00000185cac9eeb0, L_00000185cac86670, C4<0>, C4<0>;
v00000185cab97730_0 .net "Debe", 0 0, L_00000185cac9f770;  1 drivers
v00000185cab99530_0 .net "Din", 0 0, L_00000185cac86670;  1 drivers
v00000185cab984f0_0 .net "Dout", 0 0, L_00000185cac9ed60;  1 drivers
v00000185cab98130_0 .net "Ri", 0 0, L_00000185cac87bb0;  1 drivers
v00000185cab98bd0_0 .net "Si", 0 0, L_00000185cac868f0;  1 drivers
v00000185cab97c30_0 .net *"_ivl_0", 0 0, L_00000185cac9f9a0;  1 drivers
v00000185cab983b0_0 .net *"_ivl_10", 0 0, L_00000185cac9e5f0;  1 drivers
v00000185cab98630_0 .net *"_ivl_14", 0 0, L_00000185cac9eeb0;  1 drivers
v00000185cab97410_0 .net *"_ivl_2", 0 0, L_00000185cac9e510;  1 drivers
v00000185cab993f0_0 .net *"_ivl_4", 0 0, L_00000185cac9e430;  1 drivers
v00000185cab992b0_0 .net *"_ivl_6", 0 0, L_00000185cac9f850;  1 drivers
v00000185cab977d0_0 .net *"_ivl_8", 0 0, L_00000185cac9e580;  1 drivers
S_00000185caba0a50 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000185cab8f070;
 .timescale -9 -12;
P_00000185cab119d0 .param/l "i" 0 5 28, +C4<0100>;
S_00000185caba0280 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185caba0a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac9e190 .functor NOT 1, L_00000185cac86350, C4<0>, C4<0>, C4<0>;
L_00000185cac9e200 .functor AND 1, L_00000185cac9e190, L_00000185cac85d10, C4<1>, C4<1>;
L_00000185cac9fbd0 .functor NOT 1, L_00000185cac86350, C4<0>, C4<0>, C4<0>;
L_00000185cac9eb30 .functor AND 1, L_00000185cac9fbd0, L_00000185cac86a30, C4<1>, C4<1>;
L_00000185cac9f1c0 .functor OR 1, L_00000185cac9e200, L_00000185cac9eb30, C4<0>, C4<0>;
L_00000185cac9f230 .functor AND 1, L_00000185cac85d10, L_00000185cac86a30, C4<1>, C4<1>;
L_00000185cac9f8c0 .functor OR 1, L_00000185cac9f1c0, L_00000185cac9f230, C4<0>, C4<0>;
L_00000185cac9ef20 .functor XOR 1, L_00000185cac86350, L_00000185cac85d10, C4<0>, C4<0>;
L_00000185cac9f2a0 .functor XOR 1, L_00000185cac9ef20, L_00000185cac86a30, C4<0>, C4<0>;
v00000185cab986d0_0 .net "Debe", 0 0, L_00000185cac9f8c0;  1 drivers
v00000185cab979b0_0 .net "Din", 0 0, L_00000185cac86a30;  1 drivers
v00000185cab98090_0 .net "Dout", 0 0, L_00000185cac9f2a0;  1 drivers
v00000185cab98b30_0 .net "Ri", 0 0, L_00000185cac85d10;  1 drivers
v00000185cab98810_0 .net "Si", 0 0, L_00000185cac86350;  1 drivers
v00000185cab975f0_0 .net *"_ivl_0", 0 0, L_00000185cac9e190;  1 drivers
v00000185cab995d0_0 .net *"_ivl_10", 0 0, L_00000185cac9f230;  1 drivers
v00000185cab98d10_0 .net *"_ivl_14", 0 0, L_00000185cac9ef20;  1 drivers
v00000185cab97a50_0 .net *"_ivl_2", 0 0, L_00000185cac9e200;  1 drivers
v00000185cab970f0_0 .net *"_ivl_4", 0 0, L_00000185cac9fbd0;  1 drivers
v00000185cab98950_0 .net *"_ivl_6", 0 0, L_00000185cac9eb30;  1 drivers
v00000185cab99490_0 .net *"_ivl_8", 0 0, L_00000185cac9f1c0;  1 drivers
S_00000185caba1540 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_00000185ca7952c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_00000185ca7d6cd0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_00000185ca7d6d08 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_00000185ca7d6d40 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_00000185cac669b0 .functor BUFZ 10, L_00000185cabe9910, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185cac66cc0 .functor BUFZ 5, L_00000185cabea9f0, C4<00000>, C4<00000>, C4<00000>;
v00000185cab90930_0 .net "A", 11 0, L_00000185cabeaef0;  1 drivers
v00000185cab8fcb0_0 .net "B", 11 0, L_00000185cabe8fb0;  1 drivers
v00000185cab916f0_0 .net "C", 12 0, L_00000185cabea090;  1 drivers
v00000185cab90570_0 .net "ExpIn", 4 0, L_00000185cabe79d0;  alias, 1 drivers
v00000185cab90ed0_0 .net "ExpOut", 4 0, L_00000185cac66cc0;  alias, 1 drivers
v00000185cab91e70_0 .net "F", 9 0, L_00000185cac669b0;  alias, 1 drivers
v00000185cab911f0_0 .net "R", 10 0, L_00000185cabe7070;  alias, 1 drivers
v00000185cab91330_0 .net "S", 10 0, L_00000185cabe6ad0;  alias, 1 drivers
v00000185cab8fd50_0 .net *"_ivl_101", 0 0, L_00000185cabe9870;  1 drivers
L_00000185cac0eb18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000185cab91b50_0 .net/2u *"_ivl_102", 1 0, L_00000185cac0eb18;  1 drivers
v00000185cab8fdf0_0 .net *"_ivl_104", 14 0, L_00000185cabea130;  1 drivers
v00000185cab91790_0 .net *"_ivl_107", 9 0, L_00000185cabea4f0;  1 drivers
v00000185cab91bf0_0 .net *"_ivl_109", 0 0, L_00000185cabe8bf0;  1 drivers
L_00000185cac0eb60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cab90070_0 .net/2u *"_ivl_110", 2 0, L_00000185cac0eb60;  1 drivers
v00000185cab8ff30_0 .net *"_ivl_112", 14 0, L_00000185cabe8d30;  1 drivers
L_00000185cac0eba8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000185cab90250_0 .net/2u *"_ivl_116", 4 0, L_00000185cac0eba8;  1 drivers
v00000185cab8fc10_0 .net *"_ivl_118", 4 0, L_00000185cabeac70;  1 drivers
L_00000185cac0ead0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cab91830_0 .net/2u *"_ivl_92", 0 0, L_00000185cac0ead0;  1 drivers
v00000185cab91d30_0 .net *"_ivl_97", 9 0, L_00000185cabeaa90;  1 drivers
v00000185cab902f0_0 .net *"_ivl_99", 0 0, L_00000185cabea3b0;  1 drivers
v00000185cab91150_0 .net "carry", 0 0, L_00000185cabe9050;  1 drivers
v00000185cab91f10_0 .net "exp_for_round", 4 0, L_00000185cabe95f0;  1 drivers
v00000185cab90390_0 .net "exp_rounded", 4 0, L_00000185cabea9f0;  1 drivers
v00000185cab90610_0 .net "frac_rounded", 9 0, L_00000185cabe9910;  1 drivers
v00000185cab91dd0_0 .net "guard_R", 0 0, L_00000185cabe8510;  alias, 1 drivers
v00000185cab906b0_0 .net "guard_S", 0 0, L_00000185cabe68f0;  alias, 1 drivers
v00000185cab90c50_0 .net "ms_for_round", 14 0, L_00000185cabe9190;  1 drivers
v00000185cab8f850_0 .net "sticky_for_round", 0 0, L_00000185cac6cb40;  alias, 1 drivers
v00000185cab909d0_0 .net "sum_bits", 11 0, L_00000185cabe9ff0;  1 drivers
L_00000185cabe6850 .part L_00000185cabeaef0, 0, 1;
L_00000185cabe6990 .part L_00000185cabe8fb0, 0, 1;
L_00000185cabe7430 .part L_00000185cabea090, 0, 1;
L_00000185cabe74d0 .part L_00000185cabeaef0, 1, 1;
L_00000185cabe80b0 .part L_00000185cabe8fb0, 1, 1;
L_00000185cabe77f0 .part L_00000185cabea090, 1, 1;
L_00000185cabe7a70 .part L_00000185cabeaef0, 2, 1;
L_00000185cabea8b0 .part L_00000185cabe8fb0, 2, 1;
L_00000185cabea270 .part L_00000185cabea090, 2, 1;
L_00000185cabea6d0 .part L_00000185cabeaef0, 3, 1;
L_00000185cabe9230 .part L_00000185cabe8fb0, 3, 1;
L_00000185cabe8a10 .part L_00000185cabea090, 3, 1;
L_00000185cabeaf90 .part L_00000185cabeaef0, 4, 1;
L_00000185cabeadb0 .part L_00000185cabe8fb0, 4, 1;
L_00000185cabeae50 .part L_00000185cabea090, 4, 1;
L_00000185cabead10 .part L_00000185cabeaef0, 5, 1;
L_00000185cabe9e10 .part L_00000185cabe8fb0, 5, 1;
L_00000185cabe9c30 .part L_00000185cabea090, 5, 1;
L_00000185cabe9410 .part L_00000185cabeaef0, 6, 1;
L_00000185cabe90f0 .part L_00000185cabe8fb0, 6, 1;
L_00000185cabe92d0 .part L_00000185cabea090, 6, 1;
L_00000185cabe9370 .part L_00000185cabeaef0, 7, 1;
L_00000185cabe8dd0 .part L_00000185cabe8fb0, 7, 1;
L_00000185cabe8b50 .part L_00000185cabea090, 7, 1;
L_00000185cabe9eb0 .part L_00000185cabeaef0, 8, 1;
L_00000185cabe8e70 .part L_00000185cabe8fb0, 8, 1;
L_00000185cabea770 .part L_00000185cabea090, 8, 1;
L_00000185cabe9550 .part L_00000185cabeaef0, 9, 1;
L_00000185cabea450 .part L_00000185cabe8fb0, 9, 1;
L_00000185cabe94b0 .part L_00000185cabea090, 9, 1;
L_00000185cabe9f50 .part L_00000185cabeaef0, 10, 1;
L_00000185cabea310 .part L_00000185cabe8fb0, 10, 1;
L_00000185cabe9a50 .part L_00000185cabea090, 10, 1;
L_00000185cabeb030 .part L_00000185cabeaef0, 11, 1;
L_00000185cabe8f10 .part L_00000185cabe8fb0, 11, 1;
L_00000185cabea810 .part L_00000185cabea090, 11, 1;
LS_00000185cabe9ff0_0_0 .concat8 [ 1 1 1 1], L_00000185cac6cd00, L_00000185cac6b5d0, L_00000185cac6c600, L_00000185cac6bb10;
LS_00000185cabe9ff0_0_4 .concat8 [ 1 1 1 1], L_00000185cac6d1d0, L_00000185cac6d6a0, L_00000185cac6d780, L_00000185cac6de80;
LS_00000185cabe9ff0_0_8 .concat8 [ 1 1 1 1], L_00000185cac6def0, L_00000185cac67820, L_00000185cac668d0, L_00000185cac66be0;
L_00000185cabe9ff0 .concat8 [ 4 4 4 0], LS_00000185cabe9ff0_0_0, LS_00000185cabe9ff0_0_4, LS_00000185cabe9ff0_0_8;
L_00000185cabeaef0 .concat [ 1 11 0 0], L_00000185cabe68f0, L_00000185cabe6ad0;
L_00000185cabe8fb0 .concat [ 1 11 0 0], L_00000185cabe8510, L_00000185cabe7070;
LS_00000185cabea090_0_0 .concat8 [ 1 1 1 1], L_00000185cac0ead0, L_00000185cac6bf70, L_00000185cac6c280, L_00000185cac6b950;
LS_00000185cabea090_0_4 .concat8 [ 1 1 1 1], L_00000185cac6d080, L_00000185cac6d8d0, L_00000185cac6d5c0, L_00000185cac6d860;
LS_00000185cabea090_0_8 .concat8 [ 1 1 1 1], L_00000185cac6d400, L_00000185cac6d320, L_00000185cac66a90, L_00000185cac66b00;
LS_00000185cabea090_0_12 .concat8 [ 1 0 0 0], L_00000185cac66b70;
L_00000185cabea090 .concat8 [ 4 4 4 1], LS_00000185cabea090_0_0, LS_00000185cabea090_0_4, LS_00000185cabea090_0_8, LS_00000185cabea090_0_12;
L_00000185cabe9050 .part L_00000185cabea090, 12, 1;
L_00000185cabeaa90 .part L_00000185cabe9ff0, 2, 10;
L_00000185cabea3b0 .part L_00000185cabe9ff0, 1, 1;
L_00000185cabe9870 .part L_00000185cabe9ff0, 0, 1;
LS_00000185cabea130_0_0 .concat [ 1 2 1 1], L_00000185cac6cb40, L_00000185cac0eb18, L_00000185cabe9870, L_00000185cabea3b0;
LS_00000185cabea130_0_4 .concat [ 10 0 0 0], L_00000185cabeaa90;
L_00000185cabea130 .concat [ 5 10 0 0], LS_00000185cabea130_0_0, LS_00000185cabea130_0_4;
L_00000185cabea4f0 .part L_00000185cabe9ff0, 1, 10;
L_00000185cabe8bf0 .part L_00000185cabe9ff0, 0, 1;
L_00000185cabe8d30 .concat [ 1 3 1 10], L_00000185cac6cb40, L_00000185cac0eb60, L_00000185cabe8bf0, L_00000185cabea4f0;
L_00000185cabe9190 .functor MUXZ 15, L_00000185cabe8d30, L_00000185cabea130, L_00000185cabe9050, C4<>;
L_00000185cabeac70 .arith/sum 5, L_00000185cabe79d0, L_00000185cac0eba8;
L_00000185cabe95f0 .functor MUXZ 5, L_00000185cabe79d0, L_00000185cabeac70, L_00000185cabe9050, C4<>;
S_00000185caba0410 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab0fe50 .param/l "i" 0 5 102, +C4<00>;
S_00000185caba1220 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185caba0410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6bcd0 .functor AND 1, L_00000185cabe6850, L_00000185cabe6990, C4<1>, C4<1>;
L_00000185cac6bdb0 .functor AND 1, L_00000185cabe6990, L_00000185cabe7430, C4<1>, C4<1>;
L_00000185cac6c520 .functor OR 1, L_00000185cac6bcd0, L_00000185cac6bdb0, C4<0>, C4<0>;
L_00000185cac6bf00 .functor AND 1, L_00000185cabe6850, L_00000185cabe7430, C4<1>, C4<1>;
L_00000185cac6bf70 .functor OR 1, L_00000185cac6c520, L_00000185cac6bf00, C4<0>, C4<0>;
L_00000185cac6c130 .functor XOR 1, L_00000185cabe6850, L_00000185cabe6990, C4<0>, C4<0>;
L_00000185cac6cd00 .functor XOR 1, L_00000185cac6c130, L_00000185cabe7430, C4<0>, C4<0>;
v00000185cab9a930_0 .net "Debe", 0 0, L_00000185cac6bf70;  1 drivers
v00000185cab9b010_0 .net "Din", 0 0, L_00000185cabe7430;  1 drivers
v00000185cab9af70_0 .net "Dout", 0 0, L_00000185cac6cd00;  1 drivers
v00000185cab9bbf0_0 .net "Ri", 0 0, L_00000185cabe6990;  1 drivers
v00000185cab9b0b0_0 .net "Si", 0 0, L_00000185cabe6850;  1 drivers
v00000185cab9a070_0 .net *"_ivl_0", 0 0, L_00000185cac6bcd0;  1 drivers
v00000185cab9abb0_0 .net *"_ivl_10", 0 0, L_00000185cac6c130;  1 drivers
v00000185cab9b150_0 .net *"_ivl_2", 0 0, L_00000185cac6bdb0;  1 drivers
v00000185cab99fd0_0 .net *"_ivl_4", 0 0, L_00000185cac6c520;  1 drivers
v00000185cab9acf0_0 .net *"_ivl_6", 0 0, L_00000185cac6bf00;  1 drivers
S_00000185caba05a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11f50 .param/l "i" 0 5 102, +C4<01>;
S_00000185caba0d70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185caba05a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6c1a0 .functor AND 1, L_00000185cabe74d0, L_00000185cabe80b0, C4<1>, C4<1>;
L_00000185cac6b640 .functor AND 1, L_00000185cabe80b0, L_00000185cabe77f0, C4<1>, C4<1>;
L_00000185cac6c7c0 .functor OR 1, L_00000185cac6c1a0, L_00000185cac6b640, C4<0>, C4<0>;
L_00000185cac6ba30 .functor AND 1, L_00000185cabe74d0, L_00000185cabe77f0, C4<1>, C4<1>;
L_00000185cac6c280 .functor OR 1, L_00000185cac6c7c0, L_00000185cac6ba30, C4<0>, C4<0>;
L_00000185cac6c050 .functor XOR 1, L_00000185cabe74d0, L_00000185cabe80b0, C4<0>, C4<0>;
L_00000185cac6b5d0 .functor XOR 1, L_00000185cac6c050, L_00000185cabe77f0, C4<0>, C4<0>;
v00000185cab9a1b0_0 .net "Debe", 0 0, L_00000185cac6c280;  1 drivers
v00000185cab9b1f0_0 .net "Din", 0 0, L_00000185cabe77f0;  1 drivers
v00000185cab99a30_0 .net "Dout", 0 0, L_00000185cac6b5d0;  1 drivers
v00000185cab9b290_0 .net "Ri", 0 0, L_00000185cabe80b0;  1 drivers
v00000185cab9a4d0_0 .net "Si", 0 0, L_00000185cabe74d0;  1 drivers
v00000185cab9a750_0 .net *"_ivl_0", 0 0, L_00000185cac6c1a0;  1 drivers
v00000185cab99ad0_0 .net *"_ivl_10", 0 0, L_00000185cac6c050;  1 drivers
v00000185cab9b650_0 .net *"_ivl_2", 0 0, L_00000185cac6b640;  1 drivers
v00000185cab9a430_0 .net *"_ivl_4", 0 0, L_00000185cac6c7c0;  1 drivers
v00000185cab9ab10_0 .net *"_ivl_6", 0 0, L_00000185cac6ba30;  1 drivers
S_00000185caba0f00 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11850 .param/l "i" 0 5 102, +C4<010>;
S_00000185caba13b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185caba0f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6cde0 .functor AND 1, L_00000185cabe7a70, L_00000185cabea8b0, C4<1>, C4<1>;
L_00000185cac6cec0 .functor AND 1, L_00000185cabea8b0, L_00000185cabea270, C4<1>, C4<1>;
L_00000185cac6cf30 .functor OR 1, L_00000185cac6cde0, L_00000185cac6cec0, C4<0>, C4<0>;
L_00000185cac6c0c0 .functor AND 1, L_00000185cabe7a70, L_00000185cabea270, C4<1>, C4<1>;
L_00000185cac6b950 .functor OR 1, L_00000185cac6cf30, L_00000185cac6c0c0, C4<0>, C4<0>;
L_00000185cac6c210 .functor XOR 1, L_00000185cabe7a70, L_00000185cabea8b0, C4<0>, C4<0>;
L_00000185cac6c600 .functor XOR 1, L_00000185cac6c210, L_00000185cabea270, C4<0>, C4<0>;
v00000185cab9bc90_0 .net "Debe", 0 0, L_00000185cac6b950;  1 drivers
v00000185cab9bd30_0 .net "Din", 0 0, L_00000185cabea270;  1 drivers
v00000185cab9b3d0_0 .net "Dout", 0 0, L_00000185cac6c600;  1 drivers
v00000185cab9bdd0_0 .net "Ri", 0 0, L_00000185cabea8b0;  1 drivers
v00000185cab99c10_0 .net "Si", 0 0, L_00000185cabe7a70;  1 drivers
v00000185cab9b470_0 .net *"_ivl_0", 0 0, L_00000185cac6cde0;  1 drivers
v00000185cab9a250_0 .net *"_ivl_10", 0 0, L_00000185cac6c210;  1 drivers
v00000185cab99d50_0 .net *"_ivl_2", 0 0, L_00000185cac6cec0;  1 drivers
v00000185cab9a2f0_0 .net *"_ivl_4", 0 0, L_00000185cac6cf30;  1 drivers
v00000185cab9a890_0 .net *"_ivl_6", 0 0, L_00000185cac6c0c0;  1 drivers
S_00000185caba0be0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11a10 .param/l "i" 0 5 102, +C4<011>;
S_00000185cab9fc40 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185caba0be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6c670 .functor AND 1, L_00000185cabea6d0, L_00000185cabe9230, C4<1>, C4<1>;
L_00000185cac6c6e0 .functor AND 1, L_00000185cabe9230, L_00000185cabe8a10, C4<1>, C4<1>;
L_00000185cac6c750 .functor OR 1, L_00000185cac6c670, L_00000185cac6c6e0, C4<0>, C4<0>;
L_00000185cac6d010 .functor AND 1, L_00000185cabea6d0, L_00000185cabe8a10, C4<1>, C4<1>;
L_00000185cac6d080 .functor OR 1, L_00000185cac6c750, L_00000185cac6d010, C4<0>, C4<0>;
L_00000185cac6b4f0 .functor XOR 1, L_00000185cabea6d0, L_00000185cabe9230, C4<0>, C4<0>;
L_00000185cac6bb10 .functor XOR 1, L_00000185cac6b4f0, L_00000185cabe8a10, C4<0>, C4<0>;
v00000185cab9a390_0 .net "Debe", 0 0, L_00000185cac6d080;  1 drivers
v00000185cab9b830_0 .net "Din", 0 0, L_00000185cabe8a10;  1 drivers
v00000185cab9aa70_0 .net "Dout", 0 0, L_00000185cac6bb10;  1 drivers
v00000185cab9b510_0 .net "Ri", 0 0, L_00000185cabe9230;  1 drivers
v00000185cab9b5b0_0 .net "Si", 0 0, L_00000185cabea6d0;  1 drivers
v00000185cab9b6f0_0 .net *"_ivl_0", 0 0, L_00000185cac6c670;  1 drivers
v00000185cab9b790_0 .net *"_ivl_10", 0 0, L_00000185cac6b4f0;  1 drivers
v00000185cab9b8d0_0 .net *"_ivl_2", 0 0, L_00000185cac6c6e0;  1 drivers
v00000185cab9b970_0 .net *"_ivl_4", 0 0, L_00000185cac6c750;  1 drivers
v00000185cab9ccd0_0 .net *"_ivl_6", 0 0, L_00000185cac6d010;  1 drivers
S_00000185cab9f920 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11a50 .param/l "i" 0 5 102, +C4<0100>;
S_00000185cab9ff60 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cab9f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6b790 .functor AND 1, L_00000185cabeaf90, L_00000185cabeadb0, C4<1>, C4<1>;
L_00000185cac6dfd0 .functor AND 1, L_00000185cabeadb0, L_00000185cabeae50, C4<1>, C4<1>;
L_00000185cac6d4e0 .functor OR 1, L_00000185cac6b790, L_00000185cac6dfd0, C4<0>, C4<0>;
L_00000185cac6d630 .functor AND 1, L_00000185cabeaf90, L_00000185cabeae50, C4<1>, C4<1>;
L_00000185cac6d8d0 .functor OR 1, L_00000185cac6d4e0, L_00000185cac6d630, C4<0>, C4<0>;
L_00000185cac6d470 .functor XOR 1, L_00000185cabeaf90, L_00000185cabeadb0, C4<0>, C4<0>;
L_00000185cac6d1d0 .functor XOR 1, L_00000185cac6d470, L_00000185cabeae50, C4<0>, C4<0>;
v00000185cab9e2b0_0 .net "Debe", 0 0, L_00000185cac6d8d0;  1 drivers
v00000185cab9c690_0 .net "Din", 0 0, L_00000185cabeae50;  1 drivers
v00000185cab9de50_0 .net "Dout", 0 0, L_00000185cac6d1d0;  1 drivers
v00000185cab9d450_0 .net "Ri", 0 0, L_00000185cabeadb0;  1 drivers
v00000185cab9c230_0 .net "Si", 0 0, L_00000185cabeaf90;  1 drivers
v00000185cab9dd10_0 .net *"_ivl_0", 0 0, L_00000185cac6b790;  1 drivers
v00000185cab9e710_0 .net *"_ivl_10", 0 0, L_00000185cac6d470;  1 drivers
v00000185cab9c190_0 .net *"_ivl_2", 0 0, L_00000185cac6dfd0;  1 drivers
v00000185cab9e670_0 .net *"_ivl_4", 0 0, L_00000185cac6d4e0;  1 drivers
v00000185cab9e350_0 .net *"_ivl_6", 0 0, L_00000185cac6d630;  1 drivers
S_00000185cab9fdd0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11ed0 .param/l "i" 0 5 102, +C4<0101>;
S_00000185cabaad90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cab9fdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6d160 .functor AND 1, L_00000185cabead10, L_00000185cabe9e10, C4<1>, C4<1>;
L_00000185cac6d550 .functor AND 1, L_00000185cabe9e10, L_00000185cabe9c30, C4<1>, C4<1>;
L_00000185cac6da90 .functor OR 1, L_00000185cac6d160, L_00000185cac6d550, C4<0>, C4<0>;
L_00000185cac6dbe0 .functor AND 1, L_00000185cabead10, L_00000185cabe9c30, C4<1>, C4<1>;
L_00000185cac6d5c0 .functor OR 1, L_00000185cac6da90, L_00000185cac6dbe0, C4<0>, C4<0>;
L_00000185cac6d390 .functor XOR 1, L_00000185cabead10, L_00000185cabe9e10, C4<0>, C4<0>;
L_00000185cac6d6a0 .functor XOR 1, L_00000185cac6d390, L_00000185cabe9c30, C4<0>, C4<0>;
v00000185cab9d6d0_0 .net "Debe", 0 0, L_00000185cac6d5c0;  1 drivers
v00000185cab9c730_0 .net "Din", 0 0, L_00000185cabe9c30;  1 drivers
v00000185cab9c550_0 .net "Dout", 0 0, L_00000185cac6d6a0;  1 drivers
v00000185cab9bfb0_0 .net "Ri", 0 0, L_00000185cabe9e10;  1 drivers
v00000185cab9e170_0 .net "Si", 0 0, L_00000185cabead10;  1 drivers
v00000185cab9c050_0 .net *"_ivl_0", 0 0, L_00000185cac6d160;  1 drivers
v00000185cab9d4f0_0 .net *"_ivl_10", 0 0, L_00000185cac6d390;  1 drivers
v00000185cab9c0f0_0 .net *"_ivl_2", 0 0, L_00000185cac6d550;  1 drivers
v00000185cab9e030_0 .net *"_ivl_4", 0 0, L_00000185cac6da90;  1 drivers
v00000185cab9cf50_0 .net *"_ivl_6", 0 0, L_00000185cac6dbe0;  1 drivers
S_00000185cabaa750 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11b50 .param/l "i" 0 5 102, +C4<0110>;
S_00000185cabaa5c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabaa750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6d7f0 .functor AND 1, L_00000185cabe9410, L_00000185cabe90f0, C4<1>, C4<1>;
L_00000185cac6db00 .functor AND 1, L_00000185cabe90f0, L_00000185cabe92d0, C4<1>, C4<1>;
L_00000185cac6dd30 .functor OR 1, L_00000185cac6d7f0, L_00000185cac6db00, C4<0>, C4<0>;
L_00000185cac6d710 .functor AND 1, L_00000185cabe9410, L_00000185cabe92d0, C4<1>, C4<1>;
L_00000185cac6d860 .functor OR 1, L_00000185cac6dd30, L_00000185cac6d710, C4<0>, C4<0>;
L_00000185cac6d940 .functor XOR 1, L_00000185cabe9410, L_00000185cabe90f0, C4<0>, C4<0>;
L_00000185cac6d780 .functor XOR 1, L_00000185cac6d940, L_00000185cabe92d0, C4<0>, C4<0>;
v00000185cab9e5d0_0 .net "Debe", 0 0, L_00000185cac6d860;  1 drivers
v00000185cab9e3f0_0 .net "Din", 0 0, L_00000185cabe92d0;  1 drivers
v00000185cab9db30_0 .net "Dout", 0 0, L_00000185cac6d780;  1 drivers
v00000185cab9d090_0 .net "Ri", 0 0, L_00000185cabe90f0;  1 drivers
v00000185cab9c910_0 .net "Si", 0 0, L_00000185cabe9410;  1 drivers
v00000185cab9c370_0 .net *"_ivl_0", 0 0, L_00000185cac6d7f0;  1 drivers
v00000185cab9e0d0_0 .net *"_ivl_10", 0 0, L_00000185cac6d940;  1 drivers
v00000185cab9c2d0_0 .net *"_ivl_2", 0 0, L_00000185cac6db00;  1 drivers
v00000185cab9e490_0 .net *"_ivl_4", 0 0, L_00000185cac6dd30;  1 drivers
v00000185cab9dbd0_0 .net *"_ivl_6", 0 0, L_00000185cac6d710;  1 drivers
S_00000185cabaa110 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11c50 .param/l "i" 0 5 102, +C4<0111>;
S_00000185cabaac00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabaa110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6de10 .functor AND 1, L_00000185cabe9370, L_00000185cabe8dd0, C4<1>, C4<1>;
L_00000185cac6df60 .functor AND 1, L_00000185cabe8dd0, L_00000185cabe8b50, C4<1>, C4<1>;
L_00000185cac6d9b0 .functor OR 1, L_00000185cac6de10, L_00000185cac6df60, C4<0>, C4<0>;
L_00000185cac6da20 .functor AND 1, L_00000185cabe9370, L_00000185cabe8b50, C4<1>, C4<1>;
L_00000185cac6d400 .functor OR 1, L_00000185cac6d9b0, L_00000185cac6da20, C4<0>, C4<0>;
L_00000185cac6db70 .functor XOR 1, L_00000185cabe9370, L_00000185cabe8dd0, C4<0>, C4<0>;
L_00000185cac6de80 .functor XOR 1, L_00000185cac6db70, L_00000185cabe8b50, C4<0>, C4<0>;
v00000185cab9d130_0 .net "Debe", 0 0, L_00000185cac6d400;  1 drivers
v00000185cab9c9b0_0 .net "Din", 0 0, L_00000185cabe8b50;  1 drivers
v00000185cab9ca50_0 .net "Dout", 0 0, L_00000185cac6de80;  1 drivers
v00000185cab9dc70_0 .net "Ri", 0 0, L_00000185cabe8dd0;  1 drivers
v00000185cab9c7d0_0 .net "Si", 0 0, L_00000185cabe9370;  1 drivers
v00000185cab9e530_0 .net *"_ivl_0", 0 0, L_00000185cac6de10;  1 drivers
v00000185cab9d590_0 .net *"_ivl_10", 0 0, L_00000185cac6db70;  1 drivers
v00000185cab9d1d0_0 .net *"_ivl_2", 0 0, L_00000185cac6df60;  1 drivers
v00000185cab9caf0_0 .net *"_ivl_4", 0 0, L_00000185cac6d9b0;  1 drivers
v00000185cab9cc30_0 .net *"_ivl_6", 0 0, L_00000185cac6da20;  1 drivers
S_00000185cabaaf20 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11c90 .param/l "i" 0 5 102, +C4<01000>;
S_00000185caba9c60 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabaaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6dc50 .functor AND 1, L_00000185cabe9eb0, L_00000185cabe8e70, C4<1>, C4<1>;
L_00000185cac6d240 .functor AND 1, L_00000185cabe8e70, L_00000185cabea770, C4<1>, C4<1>;
L_00000185cac6dcc0 .functor OR 1, L_00000185cac6dc50, L_00000185cac6d240, C4<0>, C4<0>;
L_00000185cac6d2b0 .functor AND 1, L_00000185cabe9eb0, L_00000185cabea770, C4<1>, C4<1>;
L_00000185cac6d320 .functor OR 1, L_00000185cac6dcc0, L_00000185cac6d2b0, C4<0>, C4<0>;
L_00000185cac6dda0 .functor XOR 1, L_00000185cabe9eb0, L_00000185cabe8e70, C4<0>, C4<0>;
L_00000185cac6def0 .functor XOR 1, L_00000185cac6dda0, L_00000185cabea770, C4<0>, C4<0>;
v00000185cab9e210_0 .net "Debe", 0 0, L_00000185cac6d320;  1 drivers
v00000185cab9d310_0 .net "Din", 0 0, L_00000185cabea770;  1 drivers
v00000185cab9c410_0 .net "Dout", 0 0, L_00000185cac6def0;  1 drivers
v00000185cab9c4b0_0 .net "Ri", 0 0, L_00000185cabe8e70;  1 drivers
v00000185cab9cb90_0 .net "Si", 0 0, L_00000185cabe9eb0;  1 drivers
v00000185cab9c5f0_0 .net *"_ivl_0", 0 0, L_00000185cac6dc50;  1 drivers
v00000185cab9d3b0_0 .net *"_ivl_10", 0 0, L_00000185cac6dda0;  1 drivers
v00000185cab9cd70_0 .net *"_ivl_2", 0 0, L_00000185cac6d240;  1 drivers
v00000185cab9d270_0 .net *"_ivl_4", 0 0, L_00000185cac6dcc0;  1 drivers
v00000185cab9d8b0_0 .net *"_ivl_6", 0 0, L_00000185cac6d2b0;  1 drivers
S_00000185cabab0b0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab11f10 .param/l "i" 0 5 102, +C4<01001>;
S_00000185cabaa8e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabab0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6d0f0 .functor AND 1, L_00000185cabe9550, L_00000185cabea450, C4<1>, C4<1>;
L_00000185cac66a20 .functor AND 1, L_00000185cabea450, L_00000185cabe94b0, C4<1>, C4<1>;
L_00000185cac66d30 .functor OR 1, L_00000185cac6d0f0, L_00000185cac66a20, C4<0>, C4<0>;
L_00000185cac66940 .functor AND 1, L_00000185cabe9550, L_00000185cabe94b0, C4<1>, C4<1>;
L_00000185cac66a90 .functor OR 1, L_00000185cac66d30, L_00000185cac66940, C4<0>, C4<0>;
L_00000185cac67430 .functor XOR 1, L_00000185cabe9550, L_00000185cabea450, C4<0>, C4<0>;
L_00000185cac67820 .functor XOR 1, L_00000185cac67430, L_00000185cabe94b0, C4<0>, C4<0>;
v00000185cab9ce10_0 .net "Debe", 0 0, L_00000185cac66a90;  1 drivers
v00000185cab9c870_0 .net "Din", 0 0, L_00000185cabe94b0;  1 drivers
v00000185cab9ceb0_0 .net "Dout", 0 0, L_00000185cac67820;  1 drivers
v00000185cab9cff0_0 .net "Ri", 0 0, L_00000185cabea450;  1 drivers
v00000185cab9d630_0 .net "Si", 0 0, L_00000185cabe9550;  1 drivers
v00000185cab9d770_0 .net *"_ivl_0", 0 0, L_00000185cac6d0f0;  1 drivers
v00000185cab9d810_0 .net *"_ivl_10", 0 0, L_00000185cac67430;  1 drivers
v00000185cab9ddb0_0 .net *"_ivl_2", 0 0, L_00000185cac66a20;  1 drivers
v00000185cab9d950_0 .net *"_ivl_4", 0 0, L_00000185cac66d30;  1 drivers
v00000185cab9def0_0 .net *"_ivl_6", 0 0, L_00000185cac66940;  1 drivers
S_00000185cabaa2a0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab12ed0 .param/l "i" 0 5 102, +C4<01010>;
S_00000185cabab560 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabaa2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac66f60 .functor AND 1, L_00000185cabe9f50, L_00000185cabea310, C4<1>, C4<1>;
L_00000185cac67b30 .functor AND 1, L_00000185cabea310, L_00000185cabe9a50, C4<1>, C4<1>;
L_00000185cac66860 .functor OR 1, L_00000185cac66f60, L_00000185cac67b30, C4<0>, C4<0>;
L_00000185cac67190 .functor AND 1, L_00000185cabe9f50, L_00000185cabe9a50, C4<1>, C4<1>;
L_00000185cac66b00 .functor OR 1, L_00000185cac66860, L_00000185cac67190, C4<0>, C4<0>;
L_00000185cac667f0 .functor XOR 1, L_00000185cabe9f50, L_00000185cabea310, C4<0>, C4<0>;
L_00000185cac668d0 .functor XOR 1, L_00000185cac667f0, L_00000185cabe9a50, C4<0>, C4<0>;
v00000185cab9d9f0_0 .net "Debe", 0 0, L_00000185cac66b00;  1 drivers
v00000185cab9da90_0 .net "Din", 0 0, L_00000185cabe9a50;  1 drivers
v00000185cab9df90_0 .net "Dout", 0 0, L_00000185cac668d0;  1 drivers
v00000185cab9e850_0 .net "Ri", 0 0, L_00000185cabea310;  1 drivers
v00000185cab9f4d0_0 .net "Si", 0 0, L_00000185cabe9f50;  1 drivers
v00000185cab9f1b0_0 .net *"_ivl_0", 0 0, L_00000185cac66f60;  1 drivers
v00000185cab9edf0_0 .net *"_ivl_10", 0 0, L_00000185cac667f0;  1 drivers
v00000185cab9e990_0 .net *"_ivl_2", 0 0, L_00000185cac67b30;  1 drivers
v00000185cab9e8f0_0 .net *"_ivl_4", 0 0, L_00000185cac66860;  1 drivers
v00000185cab9ee90_0 .net *"_ivl_6", 0 0, L_00000185cac67190;  1 drivers
S_00000185cabab240 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_00000185caba1540;
 .timescale -9 -12;
P_00000185cab12f10 .param/l "i" 0 5 102, +C4<01011>;
S_00000185caba9df0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabab240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac67580 .functor AND 1, L_00000185cabeb030, L_00000185cabe8f10, C4<1>, C4<1>;
L_00000185cac66fd0 .functor AND 1, L_00000185cabe8f10, L_00000185cabea810, C4<1>, C4<1>;
L_00000185cac67510 .functor OR 1, L_00000185cac67580, L_00000185cac66fd0, C4<0>, C4<0>;
L_00000185cac67270 .functor AND 1, L_00000185cabeb030, L_00000185cabea810, C4<1>, C4<1>;
L_00000185cac66b70 .functor OR 1, L_00000185cac67510, L_00000185cac67270, C4<0>, C4<0>;
L_00000185cac675f0 .functor XOR 1, L_00000185cabeb030, L_00000185cabe8f10, C4<0>, C4<0>;
L_00000185cac66be0 .functor XOR 1, L_00000185cac675f0, L_00000185cabea810, C4<0>, C4<0>;
v00000185cab9ea30_0 .net "Debe", 0 0, L_00000185cac66b70;  1 drivers
v00000185cab9f250_0 .net "Din", 0 0, L_00000185cabea810;  1 drivers
v00000185cab9e7b0_0 .net "Dout", 0 0, L_00000185cac66be0;  1 drivers
v00000185cab9f110_0 .net "Ri", 0 0, L_00000185cabe8f10;  1 drivers
v00000185cab9ef30_0 .net "Si", 0 0, L_00000185cabeb030;  1 drivers
v00000185cab9efd0_0 .net *"_ivl_0", 0 0, L_00000185cac67580;  1 drivers
v00000185cab9f570_0 .net *"_ivl_10", 0 0, L_00000185cac675f0;  1 drivers
v00000185cab9f390_0 .net *"_ivl_2", 0 0, L_00000185cac66fd0;  1 drivers
v00000185cab9f070_0 .net *"_ivl_4", 0 0, L_00000185cac67510;  1 drivers
v00000185cab9f2f0_0 .net *"_ivl_6", 0 0, L_00000185cac67270;  1 drivers
S_00000185cabaaa70 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_00000185caba1540;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_00000185ca7c73c0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_00000185ca7c73f8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_00000185ca7c7430 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_00000185ca7c7468 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_00000185cac66e80 .functor NOT 1, L_00000185cabe9730, C4<0>, C4<0>, C4<0>;
L_00000185cac67900 .functor OR 1, L_00000185cabeab30, L_00000185cabe8c90, C4<0>, C4<0>;
L_00000185cac66da0 .functor AND 1, L_00000185cabea1d0, L_00000185cac67900, C4<1>, C4<1>;
v00000185cab9ed50_0 .net *"_ivl_11", 9 0, L_00000185cabea950;  1 drivers
v00000185cab9f430_0 .net *"_ivl_12", 10 0, L_00000185cabea630;  1 drivers
L_00000185cac0ebf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cab9f610_0 .net *"_ivl_15", 0 0, L_00000185cac0ebf0;  1 drivers
v00000185cab9ead0_0 .net *"_ivl_17", 0 0, L_00000185cabe8c90;  1 drivers
v00000185cab9ec10_0 .net *"_ivl_19", 0 0, L_00000185cac67900;  1 drivers
v00000185cab9eb70_0 .net *"_ivl_21", 0 0, L_00000185cac66da0;  1 drivers
L_00000185cac0ec38 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000185cab9ecb0_0 .net/2u *"_ivl_22", 10 0, L_00000185cac0ec38;  1 drivers
L_00000185cac0ec80 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cab90bb0_0 .net/2u *"_ivl_24", 10 0, L_00000185cac0ec80;  1 drivers
v00000185cab90110_0 .net *"_ivl_26", 10 0, L_00000185cabeabd0;  1 drivers
v00000185cab90430_0 .net *"_ivl_3", 3 0, L_00000185cabe9690;  1 drivers
v00000185cab910b0_0 .net *"_ivl_33", 0 0, L_00000185cabe88d0;  1 drivers
v00000185cab904d0_0 .net *"_ivl_34", 4 0, L_00000185cabe97d0;  1 drivers
L_00000185cac0ecc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000185cab915b0_0 .net *"_ivl_37", 3 0, L_00000185cac0ecc8;  1 drivers
v00000185cab91650_0 .net *"_ivl_7", 0 0, L_00000185cabe9730;  1 drivers
v00000185cab90b10_0 .net "boolean", 0 0, L_00000185cabeab30;  1 drivers
v00000185cab8fa30_0 .net "exp", 4 0, L_00000185cabe95f0;  alias, 1 drivers
v00000185cab8f8f0_0 .net "exp_round", 4 0, L_00000185cabea9f0;  alias, 1 drivers
v00000185cab901b0_0 .net "guard", 0 0, L_00000185cabea1d0;  1 drivers
v00000185cab91c90_0 .net "is_even", 0 0, L_00000185cac66e80;  1 drivers
v00000185cab8fe90_0 .net "ms", 14 0, L_00000185cabe9190;  alias, 1 drivers
v00000185cab8f990_0 .net "ms_round", 9 0, L_00000185cabe9910;  alias, 1 drivers
v00000185cab8fad0_0 .net "temp", 10 0, L_00000185cabea590;  1 drivers
L_00000185cabea1d0 .part L_00000185cabe9190, 4, 1;
L_00000185cabe9690 .part L_00000185cabe9190, 0, 4;
L_00000185cabeab30 .reduce/or L_00000185cabe9690;
L_00000185cabe9730 .part L_00000185cabe9190, 5, 1;
L_00000185cabea950 .part L_00000185cabe9190, 5, 10;
L_00000185cabea630 .concat [ 10 1 0 0], L_00000185cabea950, L_00000185cac0ebf0;
L_00000185cabe8c90 .reduce/nor L_00000185cac66e80;
L_00000185cabeabd0 .functor MUXZ 11, L_00000185cac0ec80, L_00000185cac0ec38, L_00000185cac66da0, C4<>;
L_00000185cabea590 .arith/sum 11, L_00000185cabea630, L_00000185cabeabd0;
L_00000185cabe9910 .part L_00000185cabea590, 0, 10;
L_00000185cabe88d0 .part L_00000185cabea590, 10, 1;
L_00000185cabe97d0 .concat [ 1 4 0 0], L_00000185cabe88d0, L_00000185cac0ecc8;
L_00000185cabea9f0 .arith/sum 5, L_00000185cabe95f0, L_00000185cabe97d0;
S_00000185cabab3d0 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_00000185ca7952c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_00000185ca7c74b0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_00000185ca7c74e8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_00000185ca7c7520 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v00000185cab934f0_0 .net "Debe", 5 0, L_00000185cac04fd0;  1 drivers
v00000185cab94670_0 .net "F", 4 0, L_00000185cac04f30;  alias, 1 drivers
v00000185cab927d0_0 .net "R", 4 0, L_00000185cac045d0;  alias, 1 drivers
v00000185cab94710_0 .net "S", 4 0, L_00000185cac043f0;  alias, 1 drivers
L_00000185cac0e800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cab942b0_0 .net/2u *"_ivl_39", 0 0, L_00000185cac0e800;  1 drivers
L_00000185cac059d0 .part L_00000185cac043f0, 0, 1;
L_00000185cac05cf0 .part L_00000185cac045d0, 0, 1;
L_00000185cac04670 .part L_00000185cac04fd0, 0, 1;
L_00000185cac047b0 .part L_00000185cac043f0, 1, 1;
L_00000185cac04e90 .part L_00000185cac045d0, 1, 1;
L_00000185cac04990 .part L_00000185cac04fd0, 1, 1;
L_00000185cac04c10 .part L_00000185cac043f0, 2, 1;
L_00000185cac05110 .part L_00000185cac045d0, 2, 1;
L_00000185cac05d90 .part L_00000185cac04fd0, 2, 1;
L_00000185cac04d50 .part L_00000185cac043f0, 3, 1;
L_00000185cac04df0 .part L_00000185cac045d0, 3, 1;
L_00000185cac054d0 .part L_00000185cac04fd0, 3, 1;
L_00000185cac05c50 .part L_00000185cac043f0, 4, 1;
L_00000185cac052f0 .part L_00000185cac045d0, 4, 1;
L_00000185cac05e30 .part L_00000185cac04fd0, 4, 1;
LS_00000185cac04f30_0_0 .concat8 [ 1 1 1 1], L_00000185cac6a5a0, L_00000185cac699d0, L_00000185cac6a0d0, L_00000185cac6a3e0;
LS_00000185cac04f30_0_4 .concat8 [ 1 0 0 0], L_00000185cac6aa70;
L_00000185cac04f30 .concat8 [ 4 1 0 0], LS_00000185cac04f30_0_0, LS_00000185cac04f30_0_4;
LS_00000185cac04fd0_0_0 .concat8 [ 1 1 1 1], L_00000185cac0e800, L_00000185cac6a060, L_00000185cac6b3a0, L_00000185cac69c00;
LS_00000185cac04fd0_0_4 .concat8 [ 1 1 0 0], L_00000185cac6b480, L_00000185cac6a290;
L_00000185cac04fd0 .concat8 [ 4 2 0 0], LS_00000185cac04fd0_0_0, LS_00000185cac04fd0_0_4;
S_00000185caba97b0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000185cabab3d0;
 .timescale -9 -12;
P_00000185cab12fd0 .param/l "i" 0 5 28, +C4<00>;
S_00000185caba9f80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185caba97b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caab5050 .functor NOT 1, L_00000185cac059d0, C4<0>, C4<0>, C4<0>;
L_00000185caab50c0 .functor AND 1, L_00000185caab5050, L_00000185cac05cf0, C4<1>, C4<1>;
L_00000185caab5a60 .functor NOT 1, L_00000185cac059d0, C4<0>, C4<0>, C4<0>;
L_00000185caab5b40 .functor AND 1, L_00000185caab5a60, L_00000185cac04670, C4<1>, C4<1>;
L_00000185caab5bb0 .functor OR 1, L_00000185caab50c0, L_00000185caab5b40, C4<0>, C4<0>;
L_00000185caab5c20 .functor AND 1, L_00000185cac05cf0, L_00000185cac04670, C4<1>, C4<1>;
L_00000185cac6a060 .functor OR 1, L_00000185caab5bb0, L_00000185caab5c20, C4<0>, C4<0>;
L_00000185cac6a7d0 .functor XOR 1, L_00000185cac059d0, L_00000185cac05cf0, C4<0>, C4<0>;
L_00000185cac6a5a0 .functor XOR 1, L_00000185cac6a7d0, L_00000185cac04670, C4<0>, C4<0>;
v00000185cab8ffd0_0 .net "Debe", 0 0, L_00000185cac6a060;  1 drivers
v00000185cab907f0_0 .net "Din", 0 0, L_00000185cac04670;  1 drivers
v00000185cab90cf0_0 .net "Dout", 0 0, L_00000185cac6a5a0;  1 drivers
v00000185cab90f70_0 .net "Ri", 0 0, L_00000185cac05cf0;  1 drivers
v00000185cab91010_0 .net "Si", 0 0, L_00000185cac059d0;  1 drivers
v00000185cab913d0_0 .net *"_ivl_0", 0 0, L_00000185caab5050;  1 drivers
v00000185cab8f7b0_0 .net *"_ivl_10", 0 0, L_00000185caab5c20;  1 drivers
v00000185cab8fb70_0 .net *"_ivl_14", 0 0, L_00000185cac6a7d0;  1 drivers
v00000185cab90750_0 .net *"_ivl_2", 0 0, L_00000185caab50c0;  1 drivers
v00000185cab90890_0 .net *"_ivl_4", 0 0, L_00000185caab5a60;  1 drivers
v00000185cab91290_0 .net *"_ivl_6", 0 0, L_00000185caab5b40;  1 drivers
v00000185cab90a70_0 .net *"_ivl_8", 0 0, L_00000185caab5bb0;  1 drivers
S_00000185caba9940 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000185cabab3d0;
 .timescale -9 -12;
P_00000185cab12490 .param/l "i" 0 5 28, +C4<01>;
S_00000185cabaa430 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185caba9940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6b100 .functor NOT 1, L_00000185cac047b0, C4<0>, C4<0>, C4<0>;
L_00000185cac69f80 .functor AND 1, L_00000185cac6b100, L_00000185cac04e90, C4<1>, C4<1>;
L_00000185cac6b090 .functor NOT 1, L_00000185cac047b0, C4<0>, C4<0>, C4<0>;
L_00000185cac6a370 .functor AND 1, L_00000185cac6b090, L_00000185cac04990, C4<1>, C4<1>;
L_00000185cac69ea0 .functor OR 1, L_00000185cac69f80, L_00000185cac6a370, C4<0>, C4<0>;
L_00000185cac6b170 .functor AND 1, L_00000185cac04e90, L_00000185cac04990, C4<1>, C4<1>;
L_00000185cac6b3a0 .functor OR 1, L_00000185cac69ea0, L_00000185cac6b170, C4<0>, C4<0>;
L_00000185cac69ff0 .functor XOR 1, L_00000185cac047b0, L_00000185cac04e90, C4<0>, C4<0>;
L_00000185cac699d0 .functor XOR 1, L_00000185cac69ff0, L_00000185cac04990, C4<0>, C4<0>;
v00000185cab90d90_0 .net "Debe", 0 0, L_00000185cac6b3a0;  1 drivers
v00000185cab90e30_0 .net "Din", 0 0, L_00000185cac04990;  1 drivers
v00000185cab91470_0 .net "Dout", 0 0, L_00000185cac699d0;  1 drivers
v00000185cab91510_0 .net "Ri", 0 0, L_00000185cac04e90;  1 drivers
v00000185cab918d0_0 .net "Si", 0 0, L_00000185cac047b0;  1 drivers
v00000185cab91970_0 .net *"_ivl_0", 0 0, L_00000185cac6b100;  1 drivers
v00000185cab91a10_0 .net *"_ivl_10", 0 0, L_00000185cac6b170;  1 drivers
v00000185cab91ab0_0 .net *"_ivl_14", 0 0, L_00000185cac69ff0;  1 drivers
v00000185cab92550_0 .net *"_ivl_2", 0 0, L_00000185cac69f80;  1 drivers
v00000185cab92eb0_0 .net *"_ivl_4", 0 0, L_00000185cac6b090;  1 drivers
v00000185cab92870_0 .net *"_ivl_6", 0 0, L_00000185cac6a370;  1 drivers
v00000185cab93590_0 .net *"_ivl_8", 0 0, L_00000185cac69ea0;  1 drivers
S_00000185caba9ad0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000185cabab3d0;
 .timescale -9 -12;
P_00000185cab12990 .param/l "i" 0 5 28, +C4<010>;
S_00000185cababe00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185caba9ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6b410 .functor NOT 1, L_00000185cac04c10, C4<0>, C4<0>, C4<0>;
L_00000185cac6ac30 .functor AND 1, L_00000185cac6b410, L_00000185cac05110, C4<1>, C4<1>;
L_00000185cac69c70 .functor NOT 1, L_00000185cac04c10, C4<0>, C4<0>, C4<0>;
L_00000185cac6abc0 .functor AND 1, L_00000185cac69c70, L_00000185cac05d90, C4<1>, C4<1>;
L_00000185cac6a920 .functor OR 1, L_00000185cac6ac30, L_00000185cac6abc0, C4<0>, C4<0>;
L_00000185cac69a40 .functor AND 1, L_00000185cac05110, L_00000185cac05d90, C4<1>, C4<1>;
L_00000185cac69c00 .functor OR 1, L_00000185cac6a920, L_00000185cac69a40, C4<0>, C4<0>;
L_00000185cac6aca0 .functor XOR 1, L_00000185cac04c10, L_00000185cac05110, C4<0>, C4<0>;
L_00000185cac6a0d0 .functor XOR 1, L_00000185cac6aca0, L_00000185cac05d90, C4<0>, C4<0>;
v00000185cab93630_0 .net "Debe", 0 0, L_00000185cac69c00;  1 drivers
v00000185cab92c30_0 .net "Din", 0 0, L_00000185cac05d90;  1 drivers
v00000185cab93db0_0 .net "Dout", 0 0, L_00000185cac6a0d0;  1 drivers
v00000185cab93e50_0 .net "Ri", 0 0, L_00000185cac05110;  1 drivers
v00000185cab94530_0 .net "Si", 0 0, L_00000185cac04c10;  1 drivers
v00000185cab92230_0 .net *"_ivl_0", 0 0, L_00000185cac6b410;  1 drivers
v00000185cab920f0_0 .net *"_ivl_10", 0 0, L_00000185cac69a40;  1 drivers
v00000185cab936d0_0 .net *"_ivl_14", 0 0, L_00000185cac6aca0;  1 drivers
v00000185cab94490_0 .net *"_ivl_2", 0 0, L_00000185cac6ac30;  1 drivers
v00000185cab92690_0 .net *"_ivl_4", 0 0, L_00000185cac69c70;  1 drivers
v00000185cab92370_0 .net *"_ivl_6", 0 0, L_00000185cac6abc0;  1 drivers
v00000185cab93a90_0 .net *"_ivl_8", 0 0, L_00000185cac6a920;  1 drivers
S_00000185cababf90 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000185cabab3d0;
 .timescale -9 -12;
P_00000185cab12f50 .param/l "i" 0 5 28, +C4<011>;
S_00000185cabacda0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cababf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac69ce0 .functor NOT 1, L_00000185cac04d50, C4<0>, C4<0>, C4<0>;
L_00000185cac6b1e0 .functor AND 1, L_00000185cac69ce0, L_00000185cac04df0, C4<1>, C4<1>;
L_00000185cac6a760 .functor NOT 1, L_00000185cac04d50, C4<0>, C4<0>, C4<0>;
L_00000185cac6a530 .functor AND 1, L_00000185cac6a760, L_00000185cac054d0, C4<1>, C4<1>;
L_00000185cac6a140 .functor OR 1, L_00000185cac6b1e0, L_00000185cac6a530, C4<0>, C4<0>;
L_00000185cac6a990 .functor AND 1, L_00000185cac04df0, L_00000185cac054d0, C4<1>, C4<1>;
L_00000185cac6b480 .functor OR 1, L_00000185cac6a140, L_00000185cac6a990, C4<0>, C4<0>;
L_00000185cac6a300 .functor XOR 1, L_00000185cac04d50, L_00000185cac04df0, C4<0>, C4<0>;
L_00000185cac6a3e0 .functor XOR 1, L_00000185cac6a300, L_00000185cac054d0, C4<0>, C4<0>;
v00000185cab93770_0 .net "Debe", 0 0, L_00000185cac6b480;  1 drivers
v00000185cab933b0_0 .net "Din", 0 0, L_00000185cac054d0;  1 drivers
v00000185cab92190_0 .net "Dout", 0 0, L_00000185cac6a3e0;  1 drivers
v00000185cab922d0_0 .net "Ri", 0 0, L_00000185cac04df0;  1 drivers
v00000185cab940d0_0 .net "Si", 0 0, L_00000185cac04d50;  1 drivers
v00000185cab93b30_0 .net *"_ivl_0", 0 0, L_00000185cac69ce0;  1 drivers
v00000185cab92910_0 .net *"_ivl_10", 0 0, L_00000185cac6a990;  1 drivers
v00000185cab924b0_0 .net *"_ivl_14", 0 0, L_00000185cac6a300;  1 drivers
v00000185cab92410_0 .net *"_ivl_2", 0 0, L_00000185cac6b1e0;  1 drivers
v00000185cab92f50_0 .net *"_ivl_4", 0 0, L_00000185cac6a760;  1 drivers
v00000185cab945d0_0 .net *"_ivl_6", 0 0, L_00000185cac6a530;  1 drivers
v00000185cab925f0_0 .net *"_ivl_8", 0 0, L_00000185cac6a140;  1 drivers
S_00000185cabad0c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000185cabab3d0;
 .timescale -9 -12;
P_00000185cab12f90 .param/l "i" 0 5 28, +C4<0100>;
S_00000185cababae0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabad0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6afb0 .functor NOT 1, L_00000185cac05c50, C4<0>, C4<0>, C4<0>;
L_00000185cac6aa00 .functor AND 1, L_00000185cac6afb0, L_00000185cac052f0, C4<1>, C4<1>;
L_00000185cac6b250 .functor NOT 1, L_00000185cac05c50, C4<0>, C4<0>, C4<0>;
L_00000185cac69b20 .functor AND 1, L_00000185cac6b250, L_00000185cac05e30, C4<1>, C4<1>;
L_00000185cac6a1b0 .functor OR 1, L_00000185cac6aa00, L_00000185cac69b20, C4<0>, C4<0>;
L_00000185cac6a220 .functor AND 1, L_00000185cac052f0, L_00000185cac05e30, C4<1>, C4<1>;
L_00000185cac6a290 .functor OR 1, L_00000185cac6a1b0, L_00000185cac6a220, C4<0>, C4<0>;
L_00000185cac6ad10 .functor XOR 1, L_00000185cac05c50, L_00000185cac052f0, C4<0>, C4<0>;
L_00000185cac6aa70 .functor XOR 1, L_00000185cac6ad10, L_00000185cac05e30, C4<0>, C4<0>;
v00000185cab93bd0_0 .net "Debe", 0 0, L_00000185cac6a290;  1 drivers
v00000185cab93c70_0 .net "Din", 0 0, L_00000185cac05e30;  1 drivers
v00000185cab93810_0 .net "Dout", 0 0, L_00000185cac6aa70;  1 drivers
v00000185cab92730_0 .net "Ri", 0 0, L_00000185cac052f0;  1 drivers
v00000185cab938b0_0 .net "Si", 0 0, L_00000185cac05c50;  1 drivers
v00000185cab93ef0_0 .net *"_ivl_0", 0 0, L_00000185cac6afb0;  1 drivers
v00000185cab94170_0 .net *"_ivl_10", 0 0, L_00000185cac6a220;  1 drivers
v00000185cab92050_0 .net *"_ivl_14", 0 0, L_00000185cac6ad10;  1 drivers
v00000185cab93450_0 .net *"_ivl_2", 0 0, L_00000185cac6aa00;  1 drivers
v00000185cab94210_0 .net *"_ivl_4", 0 0, L_00000185cac6b250;  1 drivers
v00000185cab93950_0 .net *"_ivl_6", 0 0, L_00000185cac69b20;  1 drivers
v00000185cab92ff0_0 .net *"_ivl_8", 0 0, L_00000185cac6a1b0;  1 drivers
S_00000185cabac120 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_00000185ca7952c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_00000185ca7c7560 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_00000185ca7c7598 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_00000185ca7c75d0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v00000185cabb1b80_0 .net "Debe", 5 0, L_00000185cabe62b0;  1 drivers
v00000185cabb17c0_0 .net "F", 4 0, L_00000185cabe6b70;  alias, 1 drivers
v00000185cabb19a0_0 .net "R", 4 0, L_00000185cac043f0;  alias, 1 drivers
v00000185cabb0780_0 .net "S", 4 0, L_00000185cac045d0;  alias, 1 drivers
L_00000185cac0e848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb00a0_0 .net/2u *"_ivl_39", 0 0, L_00000185cac0e848;  1 drivers
L_00000185cac05070 .part L_00000185cac045d0, 0, 1;
L_00000185cac05750 .part L_00000185cac043f0, 0, 1;
L_00000185cac051b0 .part L_00000185cabe62b0, 0, 1;
L_00000185cac05390 .part L_00000185cac045d0, 1, 1;
L_00000185cac05570 .part L_00000185cac043f0, 1, 1;
L_00000185cabe72f0 .part L_00000185cabe62b0, 1, 1;
L_00000185cabe65d0 .part L_00000185cac045d0, 2, 1;
L_00000185cabe86f0 .part L_00000185cac043f0, 2, 1;
L_00000185cabe7e30 .part L_00000185cabe62b0, 2, 1;
L_00000185cabe83d0 .part L_00000185cac045d0, 3, 1;
L_00000185cabe81f0 .part L_00000185cac043f0, 3, 1;
L_00000185cabe7250 .part L_00000185cabe62b0, 3, 1;
L_00000185cabe6cb0 .part L_00000185cac045d0, 4, 1;
L_00000185cabe8790 .part L_00000185cac043f0, 4, 1;
L_00000185cabe8010 .part L_00000185cabe62b0, 4, 1;
LS_00000185cabe6b70_0_0 .concat8 [ 1 1 1 1], L_00000185cac6a840, L_00000185cac6ae60, L_00000185cac6bd40, L_00000185cac6c2f0;
LS_00000185cabe6b70_0_4 .concat8 [ 1 0 0 0], L_00000185cac6bfe0;
L_00000185cabe6b70 .concat8 [ 4 1 0 0], LS_00000185cabe6b70_0_0, LS_00000185cabe6b70_0_4;
LS_00000185cabe62b0_0_0 .concat8 [ 1 1 1 1], L_00000185cac0e848, L_00000185cac6a680, L_00000185cac6ad80, L_00000185cac69f10;
LS_00000185cabe62b0_0_4 .concat8 [ 1 1 0 0], L_00000185cac6cad0, L_00000185cac6c360;
L_00000185cabe62b0 .concat8 [ 4 2 0 0], LS_00000185cabe62b0_0_0, LS_00000185cabe62b0_0_4;
S_00000185cabaca80 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000185cabac120;
 .timescale -9 -12;
P_00000185cab13010 .param/l "i" 0 5 28, +C4<00>;
S_00000185cabacf30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabaca80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6a450 .functor NOT 1, L_00000185cac05070, C4<0>, C4<0>, C4<0>;
L_00000185cac6a4c0 .functor AND 1, L_00000185cac6a450, L_00000185cac05750, C4<1>, C4<1>;
L_00000185cac6a8b0 .functor NOT 1, L_00000185cac05070, C4<0>, C4<0>, C4<0>;
L_00000185cac6a610 .functor AND 1, L_00000185cac6a8b0, L_00000185cac051b0, C4<1>, C4<1>;
L_00000185cac6b020 .functor OR 1, L_00000185cac6a4c0, L_00000185cac6a610, C4<0>, C4<0>;
L_00000185cac6b2c0 .functor AND 1, L_00000185cac05750, L_00000185cac051b0, C4<1>, C4<1>;
L_00000185cac6a680 .functor OR 1, L_00000185cac6b020, L_00000185cac6b2c0, C4<0>, C4<0>;
L_00000185cac69ab0 .functor XOR 1, L_00000185cac05070, L_00000185cac05750, C4<0>, C4<0>;
L_00000185cac6a840 .functor XOR 1, L_00000185cac69ab0, L_00000185cac051b0, C4<0>, C4<0>;
v00000185cab93130_0 .net "Debe", 0 0, L_00000185cac6a680;  1 drivers
v00000185cab929b0_0 .net "Din", 0 0, L_00000185cac051b0;  1 drivers
v00000185cab93d10_0 .net "Dout", 0 0, L_00000185cac6a840;  1 drivers
v00000185cab92a50_0 .net "Ri", 0 0, L_00000185cac05750;  1 drivers
v00000185cab931d0_0 .net "Si", 0 0, L_00000185cac05070;  1 drivers
v00000185cab92af0_0 .net *"_ivl_0", 0 0, L_00000185cac6a450;  1 drivers
v00000185cab92b90_0 .net *"_ivl_10", 0 0, L_00000185cac6b2c0;  1 drivers
v00000185cab93f90_0 .net *"_ivl_14", 0 0, L_00000185cac69ab0;  1 drivers
v00000185cab939f0_0 .net *"_ivl_2", 0 0, L_00000185cac6a4c0;  1 drivers
v00000185cab94350_0 .net *"_ivl_4", 0 0, L_00000185cac6a8b0;  1 drivers
v00000185cab92cd0_0 .net *"_ivl_6", 0 0, L_00000185cac6a610;  1 drivers
v00000185cab94030_0 .net *"_ivl_8", 0 0, L_00000185cac6b020;  1 drivers
S_00000185cabac760 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000185cabac120;
 .timescale -9 -12;
P_00000185cab12c10 .param/l "i" 0 5 28, +C4<01>;
S_00000185cabac440 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabac760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac698f0 .functor NOT 1, L_00000185cac05390, C4<0>, C4<0>, C4<0>;
L_00000185cac6a6f0 .functor AND 1, L_00000185cac698f0, L_00000185cac05570, C4<1>, C4<1>;
L_00000185cac6b330 .functor NOT 1, L_00000185cac05390, C4<0>, C4<0>, C4<0>;
L_00000185cac6aae0 .functor AND 1, L_00000185cac6b330, L_00000185cabe72f0, C4<1>, C4<1>;
L_00000185cac6ab50 .functor OR 1, L_00000185cac6a6f0, L_00000185cac6aae0, C4<0>, C4<0>;
L_00000185cac69960 .functor AND 1, L_00000185cac05570, L_00000185cabe72f0, C4<1>, C4<1>;
L_00000185cac6ad80 .functor OR 1, L_00000185cac6ab50, L_00000185cac69960, C4<0>, C4<0>;
L_00000185cac6adf0 .functor XOR 1, L_00000185cac05390, L_00000185cac05570, C4<0>, C4<0>;
L_00000185cac6ae60 .functor XOR 1, L_00000185cac6adf0, L_00000185cabe72f0, C4<0>, C4<0>;
v00000185cab92d70_0 .net "Debe", 0 0, L_00000185cac6ad80;  1 drivers
v00000185cab93090_0 .net "Din", 0 0, L_00000185cabe72f0;  1 drivers
v00000185cab92e10_0 .net "Dout", 0 0, L_00000185cac6ae60;  1 drivers
v00000185cab943f0_0 .net "Ri", 0 0, L_00000185cac05570;  1 drivers
v00000185cab91fb0_0 .net "Si", 0 0, L_00000185cac05390;  1 drivers
v00000185cab93270_0 .net *"_ivl_0", 0 0, L_00000185cac698f0;  1 drivers
v00000185cab93310_0 .net *"_ivl_10", 0 0, L_00000185cac69960;  1 drivers
v00000185cabb0f00_0 .net *"_ivl_14", 0 0, L_00000185cac6adf0;  1 drivers
v00000185cabb0aa0_0 .net *"_ivl_2", 0 0, L_00000185cac6a6f0;  1 drivers
v00000185cabb1680_0 .net *"_ivl_4", 0 0, L_00000185cac6b330;  1 drivers
v00000185cabb0be0_0 .net *"_ivl_6", 0 0, L_00000185cac6aae0;  1 drivers
v00000185cabb26c0_0 .net *"_ivl_8", 0 0, L_00000185cac6ab50;  1 drivers
S_00000185cabad3e0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000185cabac120;
 .timescale -9 -12;
P_00000185cab12190 .param/l "i" 0 5 28, +C4<010>;
S_00000185cabac8f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabad3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6aed0 .functor NOT 1, L_00000185cabe65d0, C4<0>, C4<0>, C4<0>;
L_00000185cac6af40 .functor AND 1, L_00000185cac6aed0, L_00000185cabe86f0, C4<1>, C4<1>;
L_00000185cac69b90 .functor NOT 1, L_00000185cabe65d0, C4<0>, C4<0>, C4<0>;
L_00000185cac69d50 .functor AND 1, L_00000185cac69b90, L_00000185cabe7e30, C4<1>, C4<1>;
L_00000185cac69dc0 .functor OR 1, L_00000185cac6af40, L_00000185cac69d50, C4<0>, C4<0>;
L_00000185cac69e30 .functor AND 1, L_00000185cabe86f0, L_00000185cabe7e30, C4<1>, C4<1>;
L_00000185cac69f10 .functor OR 1, L_00000185cac69dc0, L_00000185cac69e30, C4<0>, C4<0>;
L_00000185cac6baa0 .functor XOR 1, L_00000185cabe65d0, L_00000185cabe86f0, C4<0>, C4<0>;
L_00000185cac6bd40 .functor XOR 1, L_00000185cac6baa0, L_00000185cabe7e30, C4<0>, C4<0>;
v00000185cabb0320_0 .net "Debe", 0 0, L_00000185cac69f10;  1 drivers
v00000185cabb06e0_0 .net "Din", 0 0, L_00000185cabe7e30;  1 drivers
v00000185cabb03c0_0 .net "Dout", 0 0, L_00000185cac6bd40;  1 drivers
v00000185cabb1ae0_0 .net "Ri", 0 0, L_00000185cabe86f0;  1 drivers
v00000185cabb2580_0 .net "Si", 0 0, L_00000185cabe65d0;  1 drivers
v00000185cabb14a0_0 .net *"_ivl_0", 0 0, L_00000185cac6aed0;  1 drivers
v00000185cabb1180_0 .net *"_ivl_10", 0 0, L_00000185cac69e30;  1 drivers
v00000185cabb0b40_0 .net *"_ivl_14", 0 0, L_00000185cac6baa0;  1 drivers
v00000185cabb2760_0 .net *"_ivl_2", 0 0, L_00000185cac6af40;  1 drivers
v00000185cabb0c80_0 .net *"_ivl_4", 0 0, L_00000185cac69b90;  1 drivers
v00000185cabb1540_0 .net *"_ivl_6", 0 0, L_00000185cac69d50;  1 drivers
v00000185cabb1cc0_0 .net *"_ivl_8", 0 0, L_00000185cac69dc0;  1 drivers
S_00000185cabacc10 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000185cabac120;
 .timescale -9 -12;
P_00000185cab12650 .param/l "i" 0 5 28, +C4<011>;
S_00000185cabac5d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabacc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6bb80 .functor NOT 1, L_00000185cabe83d0, C4<0>, C4<0>, C4<0>;
L_00000185cac6cc90 .functor AND 1, L_00000185cac6bb80, L_00000185cabe81f0, C4<1>, C4<1>;
L_00000185cac6b720 .functor NOT 1, L_00000185cabe83d0, C4<0>, C4<0>, C4<0>;
L_00000185cac6c590 .functor AND 1, L_00000185cac6b720, L_00000185cabe7250, C4<1>, C4<1>;
L_00000185cac6cd70 .functor OR 1, L_00000185cac6cc90, L_00000185cac6c590, C4<0>, C4<0>;
L_00000185cac6ca60 .functor AND 1, L_00000185cabe81f0, L_00000185cabe7250, C4<1>, C4<1>;
L_00000185cac6cad0 .functor OR 1, L_00000185cac6cd70, L_00000185cac6ca60, C4<0>, C4<0>;
L_00000185cac6cfa0 .functor XOR 1, L_00000185cabe83d0, L_00000185cabe81f0, C4<0>, C4<0>;
L_00000185cac6c2f0 .functor XOR 1, L_00000185cac6cfa0, L_00000185cabe7250, C4<0>, C4<0>;
v00000185cabb15e0_0 .net "Debe", 0 0, L_00000185cac6cad0;  1 drivers
v00000185cabb0d20_0 .net "Din", 0 0, L_00000185cabe7250;  1 drivers
v00000185cabb0fa0_0 .net "Dout", 0 0, L_00000185cac6c2f0;  1 drivers
v00000185cabb1220_0 .net "Ri", 0 0, L_00000185cabe81f0;  1 drivers
v00000185cabb0dc0_0 .net "Si", 0 0, L_00000185cabe83d0;  1 drivers
v00000185cabb0820_0 .net *"_ivl_0", 0 0, L_00000185cac6bb80;  1 drivers
v00000185cabb0a00_0 .net *"_ivl_10", 0 0, L_00000185cac6ca60;  1 drivers
v00000185cabb2260_0 .net *"_ivl_14", 0 0, L_00000185cac6cfa0;  1 drivers
v00000185cabb0500_0 .net *"_ivl_2", 0 0, L_00000185cac6cc90;  1 drivers
v00000185cabb1720_0 .net *"_ivl_4", 0 0, L_00000185cac6b720;  1 drivers
v00000185cabb2620_0 .net *"_ivl_6", 0 0, L_00000185cac6c590;  1 drivers
v00000185cabb0280_0 .net *"_ivl_8", 0 0, L_00000185cac6cd70;  1 drivers
S_00000185cabad570 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000185cabac120;
 .timescale -9 -12;
P_00000185cab12450 .param/l "i" 0 5 28, +C4<0100>;
S_00000185cabab950 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabad570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac6c830 .functor NOT 1, L_00000185cabe6cb0, C4<0>, C4<0>, C4<0>;
L_00000185cac6c9f0 .functor AND 1, L_00000185cac6c830, L_00000185cabe8790, C4<1>, C4<1>;
L_00000185cac6ce50 .functor NOT 1, L_00000185cabe6cb0, C4<0>, C4<0>, C4<0>;
L_00000185cac6c3d0 .functor AND 1, L_00000185cac6ce50, L_00000185cabe8010, C4<1>, C4<1>;
L_00000185cac6bc60 .functor OR 1, L_00000185cac6c9f0, L_00000185cac6c3d0, C4<0>, C4<0>;
L_00000185cac6be20 .functor AND 1, L_00000185cabe8790, L_00000185cabe8010, C4<1>, C4<1>;
L_00000185cac6c360 .functor OR 1, L_00000185cac6bc60, L_00000185cac6be20, C4<0>, C4<0>;
L_00000185cac6cbb0 .functor XOR 1, L_00000185cabe6cb0, L_00000185cabe8790, C4<0>, C4<0>;
L_00000185cac6bfe0 .functor XOR 1, L_00000185cac6cbb0, L_00000185cabe8010, C4<0>, C4<0>;
v00000185cabb1360_0 .net "Debe", 0 0, L_00000185cac6c360;  1 drivers
v00000185cabb12c0_0 .net "Din", 0 0, L_00000185cabe8010;  1 drivers
v00000185cabb0e60_0 .net "Dout", 0 0, L_00000185cac6bfe0;  1 drivers
v00000185cabb21c0_0 .net "Ri", 0 0, L_00000185cabe8790;  1 drivers
v00000185cabb1f40_0 .net "Si", 0 0, L_00000185cabe6cb0;  1 drivers
v00000185cabb1040_0 .net *"_ivl_0", 0 0, L_00000185cac6c830;  1 drivers
v00000185cabb0000_0 .net *"_ivl_10", 0 0, L_00000185cac6be20;  1 drivers
v00000185cabb05a0_0 .net *"_ivl_14", 0 0, L_00000185cac6cbb0;  1 drivers
v00000185cabb1400_0 .net *"_ivl_2", 0 0, L_00000185cac6c9f0;  1 drivers
v00000185cabb0460_0 .net *"_ivl_4", 0 0, L_00000185cac6ce50;  1 drivers
v00000185cabb0640_0 .net *"_ivl_6", 0 0, L_00000185cac6c3d0;  1 drivers
v00000185cabb2300_0 .net *"_ivl_8", 0 0, L_00000185cac6bc60;  1 drivers
S_00000185cabad250 .scope module, "U_DIV" "DivHP" 4 72, 7 75 0, S_00000185ca7939d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_00000185ca767100 .param/l "BS" 0 7 75, +C4<00000000000000000000000000001111>;
P_00000185ca767138 .param/l "EBS" 0 7 75, +C4<00000000000000000000000000000100>;
P_00000185ca767170 .param/l "MBS" 0 7 75, +C4<00000000000000000000000000001001>;
L_00000185caccd5c0 .functor XOR 1, L_00000185cac96c50, L_00000185cac96250, C4<0>, C4<0>;
L_00000185caccdef0 .functor AND 1, L_00000185cac95e90, L_00000185cac955d0, C4<1>, C4<1>;
L_00000185cacce970 .functor AND 1, L_00000185cac967f0, L_00000185cac96bb0, C4<1>, C4<1>;
L_00000185caccd7f0 .functor AND 1, L_00000185caccdef0, L_00000185cac97dd0, C4<1>, C4<1>;
L_00000185caccd010 .functor AND 1, L_00000185caccdef0, L_00000185cac98410, C4<1>, C4<1>;
L_00000185cacce350 .functor AND 1, L_00000185caccdef0, L_00000185cac996d0, C4<1>, C4<1>;
L_00000185caccd6a0 .functor AND 1, L_00000185caccdef0, L_00000185cac98e10, C4<1>, C4<1>;
L_00000185caccd710 .functor AND 1, L_00000185caccdef0, L_00000185cac98550, C4<1>, C4<1>;
L_00000185caccdb70 .functor AND 1, L_00000185caccdef0, L_00000185cac98730, C4<1>, C4<1>;
v00000185cabb7c60_0 .net "F", 15 0, L_00000185cac99590;  alias, 1 drivers
v00000185cabb9a60_0 .net "R", 15 0, v00000185cac01c90_0;  alias, 1 drivers
v00000185cabb83e0_0 .net "S", 15 0, v00000185cac02cd0_0;  alias, 1 drivers
v00000185cabb8660_0 .net *"_ivl_100", 0 0, L_00000185caccd710;  1 drivers
L_00000185cac10cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb87a0_0 .net/2u *"_ivl_101", 0 0, L_00000185cac10cd8;  1 drivers
v00000185cabb9b00_0 .net *"_ivl_106", 0 0, L_00000185cac98730;  1 drivers
v00000185cabb8d40_0 .net *"_ivl_108", 0 0, L_00000185caccdb70;  1 drivers
L_00000185cac10d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb9600_0 .net/2u *"_ivl_109", 0 0, L_00000185cac10d20;  1 drivers
L_00000185cac10420 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabb8de0_0 .net/2u *"_ivl_14", 4 0, L_00000185cac10420;  1 drivers
v00000185cabb7d00_0 .net *"_ivl_16", 0 0, L_00000185cac95e90;  1 drivers
L_00000185cac10468 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb88e0_0 .net/2u *"_ivl_18", 9 0, L_00000185cac10468;  1 drivers
v00000185cabb96a0_0 .net *"_ivl_20", 0 0, L_00000185cac955d0;  1 drivers
L_00000185cac104b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabb8ac0_0 .net/2u *"_ivl_24", 4 0, L_00000185cac104b0;  1 drivers
v00000185cabb9740_0 .net *"_ivl_26", 0 0, L_00000185cac967f0;  1 drivers
L_00000185cac104f8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb9ce0_0 .net/2u *"_ivl_28", 9 0, L_00000185cac104f8;  1 drivers
v00000185cabb7e40_0 .net *"_ivl_30", 0 0, L_00000185cac96bb0;  1 drivers
v00000185cabb9920_0 .net *"_ivl_36", 7 0, L_00000185cac95210;  1 drivers
L_00000185cac10588 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cabb97e0_0 .net *"_ivl_39", 2 0, L_00000185cac10588;  1 drivers
v00000185cabb9c40_0 .net *"_ivl_40", 7 0, L_00000185cac97010;  1 drivers
L_00000185cac105d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cabb9ec0_0 .net *"_ivl_43", 2 0, L_00000185cac105d0;  1 drivers
v00000185cabbbea0_0 .net *"_ivl_44", 7 0, L_00000185cac96930;  1 drivers
v00000185cabbb5e0_0 .net *"_ivl_46", 7 0, L_00000185cac95670;  1 drivers
L_00000185cac10618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabbc4e0_0 .net/2u *"_ivl_50", 0 0, L_00000185cac10618;  1 drivers
L_00000185cac10660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabba0a0_0 .net/2u *"_ivl_54", 0 0, L_00000185cac10660;  1 drivers
v00000185cabbc440_0 .net *"_ivl_61", 0 0, L_00000185cac97dd0;  1 drivers
v00000185cabbc300_0 .net *"_ivl_63", 0 0, L_00000185caccd7f0;  1 drivers
L_00000185cac10bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabbb7c0_0 .net/2u *"_ivl_64", 0 0, L_00000185cac10bb8;  1 drivers
v00000185cabba8c0_0 .net *"_ivl_66", 0 0, L_00000185cac98d70;  1 drivers
v00000185cabbb400_0 .net *"_ivl_71", 0 0, L_00000185cac98410;  1 drivers
v00000185cabbb180_0 .net *"_ivl_73", 0 0, L_00000185caccd010;  1 drivers
L_00000185cac10c00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabbbc20_0 .net/2u *"_ivl_74", 4 0, L_00000185cac10c00;  1 drivers
v00000185cabbac80_0 .net *"_ivl_76", 4 0, L_00000185cac97790;  1 drivers
v00000185cabbb4a0_0 .net *"_ivl_82", 0 0, L_00000185cac996d0;  1 drivers
v00000185cabbab40_0 .net *"_ivl_84", 0 0, L_00000185cacce350;  1 drivers
L_00000185cac10c48 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabbb860_0 .net/2u *"_ivl_85", 9 0, L_00000185cac10c48;  1 drivers
v00000185cabbba40_0 .net *"_ivl_87", 9 0, L_00000185cac97e70;  1 drivers
v00000185cabbc3a0_0 .net *"_ivl_90", 0 0, L_00000185cac98e10;  1 drivers
v00000185cabbbfe0_0 .net *"_ivl_92", 0 0, L_00000185caccd6a0;  1 drivers
L_00000185cac10c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabbbf40_0 .net/2u *"_ivl_93", 0 0, L_00000185cac10c90;  1 drivers
v00000185cabbb540_0 .net *"_ivl_98", 0 0, L_00000185cac98550;  1 drivers
L_00000185cac10540 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v00000185cabbaf00_0 .net "bias", 7 0, L_00000185cac10540;  1 drivers
v00000185cabba960_0 .net "e1", 4 0, L_00000185cac96750;  1 drivers
v00000185cabbb680_0 .net "e2", 4 0, L_00000185cac96070;  1 drivers
v00000185cabba140_0 .net "exp_final", 4 0, L_00000185cac985f0;  1 drivers
v00000185cabbb720_0 .net "exp_to_use", 4 0, L_00000185cac950d0;  1 drivers
v00000185cabbc580_0 .net "inexact", 0 0, L_00000185cac987d0;  alias, 1 drivers
v00000185cabbae60_0 .net "inv_op", 0 0, L_00000185caccd470;  alias, 1 drivers
v00000185cabbb220_0 .net "is_zero_dividend", 0 0, L_00000185caccdef0;  1 drivers
v00000185cabbaaa0_0 .net "is_zero_divisor", 0 0, L_00000185cacce970;  1 drivers
v00000185cabbb900_0 .net "ix_core", 0 0, L_00000185caccce50;  1 drivers
v00000185cabbb9a0_0 .net "m1", 9 0, L_00000185cac96610;  1 drivers
v00000185cabbabe0_0 .net "m2", 9 0, L_00000185cac95490;  1 drivers
v00000185cabbc6c0_0 .net "m_final", 9 0, L_00000185cac97650;  1 drivers
v00000185cabba780_0 .net "of_core", 0 0, L_00000185cac99270;  1 drivers
v00000185cabbc620_0 .net "overflow", 0 0, L_00000185cac98eb0;  alias, 1 drivers
v00000185cabbbe00_0 .net "param_m1", 10 0, L_00000185cac95170;  1 drivers
v00000185cabbb360_0 .net "param_m2", 10 0, L_00000185cac969d0;  1 drivers
v00000185cabba000_0 .net "s1", 0 0, L_00000185cac96c50;  1 drivers
v00000185cabba1e0_0 .net "s2", 0 0, L_00000185cac96250;  1 drivers
v00000185cabbbae0_0 .net "sign", 0 0, L_00000185caccd5c0;  1 drivers
v00000185cabbaa00_0 .net "uf_core", 0 0, L_00000185cacccf30;  1 drivers
v00000185cabbc760_0 .net "underflow", 0 0, L_00000185cac97970;  alias, 1 drivers
L_00000185cac96610 .part v00000185cac02cd0_0, 0, 10;
L_00000185cac95490 .part v00000185cac01c90_0, 0, 10;
L_00000185cac96750 .part v00000185cac02cd0_0, 10, 5;
L_00000185cac96070 .part v00000185cac01c90_0, 10, 5;
L_00000185cac96c50 .part v00000185cac02cd0_0, 15, 1;
L_00000185cac96250 .part v00000185cac01c90_0, 15, 1;
L_00000185cac95e90 .cmp/eq 5, L_00000185cac96750, L_00000185cac10420;
L_00000185cac955d0 .cmp/eq 10, L_00000185cac96610, L_00000185cac10468;
L_00000185cac967f0 .cmp/eq 5, L_00000185cac96070, L_00000185cac104b0;
L_00000185cac96bb0 .cmp/eq 10, L_00000185cac95490, L_00000185cac104f8;
L_00000185cac95210 .concat [ 5 3 0 0], L_00000185cac96750, L_00000185cac10588;
L_00000185cac97010 .concat [ 5 3 0 0], L_00000185cac96070, L_00000185cac105d0;
L_00000185cac96930 .arith/sub 8, L_00000185cac95210, L_00000185cac97010;
L_00000185cac95670 .arith/sum 8, L_00000185cac96930, L_00000185cac10540;
L_00000185cac950d0 .part L_00000185cac95670, 0, 5;
L_00000185cac95170 .concat [ 10 1 0 0], L_00000185cac96610, L_00000185cac10618;
L_00000185cac969d0 .concat [ 10 1 0 0], L_00000185cac95490, L_00000185cac10660;
L_00000185cac97dd0 .reduce/nor L_00000185cacce970;
L_00000185cac98d70 .functor MUXZ 1, L_00000185caccd5c0, L_00000185cac10bb8, L_00000185caccd7f0, C4<>;
L_00000185cac98410 .reduce/nor L_00000185cacce970;
L_00000185cac97790 .functor MUXZ 5, L_00000185cac985f0, L_00000185cac10c00, L_00000185caccd010, C4<>;
L_00000185cac99590 .concat8 [ 10 5 1 0], L_00000185cac97e70, L_00000185cac97790, L_00000185cac98d70;
L_00000185cac996d0 .reduce/nor L_00000185cacce970;
L_00000185cac97e70 .functor MUXZ 10, L_00000185cac97650, L_00000185cac10c48, L_00000185cacce350, C4<>;
L_00000185cac98e10 .reduce/nor L_00000185cacce970;
L_00000185cac98eb0 .functor MUXZ 1, L_00000185cac99270, L_00000185cac10c90, L_00000185caccd6a0, C4<>;
L_00000185cac98550 .reduce/nor L_00000185cacce970;
L_00000185cac97970 .functor MUXZ 1, L_00000185cacccf30, L_00000185cac10cd8, L_00000185caccd710, C4<>;
L_00000185cac98730 .reduce/nor L_00000185cacce970;
L_00000185cac987d0 .functor MUXZ 1, L_00000185caccce50, L_00000185cac10d20, L_00000185caccdb70, C4<>;
S_00000185cabab7c0 .scope module, "div" "Division" 7 110, 7 3 0, S_00000185cabad250;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "underflow";
    .port_info 7 /OUTPUT 1 "inexact";
P_00000185ca7d8de0 .param/l "BS" 0 7 3, +C4<00000000000000000000000000001111>;
P_00000185ca7d8e18 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000100>;
P_00000185ca7d8e50 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000001110>;
P_00000185ca7d8e88 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000001001>;
L_00000185caccd630 .functor AND 1, L_00000185cac95b70, L_00000185cac95c10, C4<1>, C4<1>;
L_00000185caccd320 .functor AND 1, L_00000185cac97290, L_00000185cac994f0, C4<1>, C4<1>;
L_00000185caccd080 .functor AND 17, L_00000185cac95f30, L_00000185cac98190, C4<11111111111111111>, C4<11111111111111111>;
L_00000185cacce200 .functor OR 1, L_00000185cac998b0, L_00000185cac97ab0, C4<0>, C4<0>;
L_00000185cacce040 .functor OR 1, L_00000185cacce200, L_00000185cac97d30, C4<0>, C4<0>;
L_00000185caccd8d0 .functor OR 1, L_00000185cacce040, L_00000185cac989b0, C4<0>, C4<0>;
L_00000185caccce50 .functor OR 1, L_00000185caccd8d0, L_00000185cac982d0, C4<0>, C4<0>;
L_00000185cacccf30 .functor AND 1, L_00000185cac97c90, L_00000185caccce50, C4<1>, C4<1>;
v00000185cabb56e0_0 .net "Debe", 0 0, L_00000185cac96cf0;  1 drivers
v00000185cabb53c0_0 .net "ExpIn", 4 0, L_00000185cac950d0;  alias, 1 drivers
v00000185cabb5280_0 .net "ExpOut", 4 0, L_00000185cac985f0;  alias, 1 drivers
v00000185cabb5820_0 .net "ExpOut_temp", 4 0, L_00000185cac98370;  1 drivers
v00000185cabb6f40_0 .net "Faux", 16 0, L_00000185cac95f30;  1 drivers
v00000185cabb7300_0 .net "Fm", 9 0, L_00000185cac97650;  alias, 1 drivers
v00000185cabb6ae0_0 .net "Fm_out", 14 0, L_00000185cac96390;  1 drivers
v00000185cabb5dc0_0 .net "Result", 24 0, L_00000185cac96e30;  1 drivers
v00000185cabb6720_0 .net "Rm", 10 0, L_00000185cac969d0;  alias, 1 drivers
v00000185cabb76c0_0 .net "ShiftCondition", 0 0, L_00000185caccd630;  1 drivers
v00000185cabb51e0_0 .net "Sm", 10 0, L_00000185cac95170;  alias, 1 drivers
L_00000185cac106a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb5460_0 .net/2u *"_ivl_0", 14 0, L_00000185cac106a8;  1 drivers
v00000185cabb55a0_0 .net *"_ivl_100", 0 0, L_00000185cacce200;  1 drivers
v00000185cabb73a0_0 .net *"_ivl_102", 0 0, L_00000185cacce040;  1 drivers
v00000185cabb6cc0_0 .net *"_ivl_104", 0 0, L_00000185caccd8d0;  1 drivers
L_00000185cac10b28 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabb5640_0 .net/2u *"_ivl_108", 4 0, L_00000185cac10b28;  1 drivers
L_00000185cac10b70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabb6d60_0 .net/2u *"_ivl_112", 4 0, L_00000185cac10b70;  1 drivers
v00000185cabb65e0_0 .net *"_ivl_114", 0 0, L_00000185cac97c90;  1 drivers
v00000185cabb67c0_0 .net *"_ivl_17", 0 0, L_00000185cac95b70;  1 drivers
v00000185cabb69a0_0 .net *"_ivl_19", 0 0, L_00000185cac95fd0;  1 drivers
v00000185cabb6860_0 .net *"_ivl_2", 25 0, L_00000185cac95850;  1 drivers
v00000185cabb6fe0_0 .net *"_ivl_21", 0 0, L_00000185cac95c10;  1 drivers
v00000185cabb5be0_0 .net *"_ivl_25", 4 0, L_00000185cac95cb0;  1 drivers
L_00000185cac10738 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabb7620_0 .net/2u *"_ivl_26", 4 0, L_00000185cac10738;  1 drivers
v00000185cabb5e60_0 .net *"_ivl_31", 14 0, L_00000185cac970b0;  1 drivers
v00000185cabb7080_0 .net *"_ivl_33", 14 0, L_00000185cac95d50;  1 drivers
v00000185cabb6360_0 .net *"_ivl_34", 14 0, L_00000185cac961b0;  1 drivers
L_00000185cac10780 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000185cabb5fa0_0 .net/2u *"_ivl_38", 4 0, L_00000185cac10780;  1 drivers
v00000185cabb6040_0 .net *"_ivl_4", 25 0, L_00000185cac958f0;  1 drivers
v00000185cabb7120_0 .net *"_ivl_40", 4 0, L_00000185cac94950;  1 drivers
v00000185cabb6a40_0 .net *"_ivl_42", 4 0, L_00000185cac97470;  1 drivers
L_00000185cac108e8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb7440_0 .net/2u *"_ivl_46", 14 0, L_00000185cac108e8;  1 drivers
v00000185cabb7760_0 .net *"_ivl_48", 25 0, L_00000185cac99630;  1 drivers
v00000185cabb6680_0 .net *"_ivl_50", 25 0, L_00000185cac97bf0;  1 drivers
L_00000185cac10930 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb74e0_0 .net *"_ivl_53", 14 0, L_00000185cac10930;  1 drivers
v00000185cabb58c0_0 .net *"_ivl_54", 25 0, L_00000185cac971f0;  1 drivers
v00000185cabb7580_0 .net *"_ivl_61", 0 0, L_00000185cac97f10;  1 drivers
L_00000185cac10978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb5000_0 .net/2u *"_ivl_62", 0 0, L_00000185cac10978;  1 drivers
L_00000185cac109c0 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v00000185cabb5140_0 .net/2s *"_ivl_66", 16 0, L_00000185cac109c0;  1 drivers
v00000185cabb7ee0_0 .net *"_ivl_68", 16 0, L_00000185cac98a50;  1 drivers
L_00000185cac106f0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb8840_0 .net *"_ivl_7", 14 0, L_00000185cac106f0;  1 drivers
L_00000185cac10a08 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v00000185cabb8b60_0 .net/2s *"_ivl_70", 16 0, L_00000185cac10a08;  1 drivers
v00000185cabb8fc0_0 .net *"_ivl_75", 0 0, L_00000185cac97290;  1 drivers
v00000185cabb9060_0 .net *"_ivl_76", 31 0, L_00000185cac98050;  1 drivers
L_00000185cac10a50 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb9380_0 .net *"_ivl_79", 26 0, L_00000185cac10a50;  1 drivers
v00000185cabb9f60_0 .net *"_ivl_8", 25 0, L_00000185cac96110;  1 drivers
L_00000185cac10a98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb7b20_0 .net/2u *"_ivl_80", 31 0, L_00000185cac10a98;  1 drivers
v00000185cabb8480_0 .net *"_ivl_82", 0 0, L_00000185cac994f0;  1 drivers
v00000185cabb7da0_0 .net *"_ivl_85", 0 0, L_00000185caccd320;  1 drivers
v00000185cabb7bc0_0 .net *"_ivl_86", 16 0, L_00000185caccd080;  1 drivers
v00000185cabb92e0_0 .net *"_ivl_89", 0 0, L_00000185cac99810;  1 drivers
L_00000185cac10ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb9ba0_0 .net/2u *"_ivl_90", 0 0, L_00000185cac10ae0;  1 drivers
v00000185cabb8980_0 .net *"_ivl_97", 3 0, L_00000185cac98f50;  1 drivers
v00000185cabb8160_0 .net "guard_bit", 0 0, L_00000185cac998b0;  1 drivers
v00000185cabb78a0_0 .net "inexact", 0 0, L_00000185caccce50;  alias, 1 drivers
v00000185cabb8f20_0 .net "lost_pre_bit", 0 0, L_00000185cac97d30;  1 drivers
v00000185cabb9420_0 .net "lost_shift_bits", 0 0, L_00000185cac989b0;  1 drivers
v00000185cabb7f80_0 .net "low_mask", 16 0, L_00000185cac98190;  1 drivers
v00000185cabb9d80_0 .net "overflow", 0 0, L_00000185cac99270;  alias, 1 drivers
v00000185cabb99c0_0 .net "rem_nz", 0 0, L_00000185cac982d0;  1 drivers
v00000185cabb8c00_0 .net "remainder", 10 0, L_00000185cac98cd0;  1 drivers
v00000185cabb91a0_0 .net "shifts", 4 0, L_00000185cac96d90;  1 drivers
v00000185cabb8020_0 .net "tail_bits_nz", 0 0, L_00000185cac97ab0;  1 drivers
v00000185cabb7800_0 .net "underflow", 0 0, L_00000185cacccf30;  alias, 1 drivers
E_00000185cab128d0 .event anyedge, v00000185cabb7260_0, v00000185cabb5780_0;
L_00000185cac95850 .concat [ 15 11 0 0], L_00000185cac106a8, L_00000185cac95170;
L_00000185cac958f0 .concat [ 11 15 0 0], L_00000185cac969d0, L_00000185cac106f0;
L_00000185cac96110 .arith/div 26, L_00000185cac95850, L_00000185cac958f0;
L_00000185cac96e30 .part L_00000185cac96110, 0, 25;
L_00000185cac95f30 .part L_00000185cac96e30, 0, 17;
L_00000185cac96cf0 .part L_00000185cac95f30, 16, 1;
L_00000185cac95b70 .reduce/nor L_00000185cac96cf0;
L_00000185cac95fd0 .part L_00000185cac95f30, 15, 1;
L_00000185cac95c10 .reduce/nor L_00000185cac95fd0;
L_00000185cac95cb0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_DIV.div.first_one_div, 5, L_00000185cac95f30 (v00000185cabb42e0_0) S_00000185cababc70;
L_00000185cac96d90 .functor MUXZ 5, L_00000185cac10738, L_00000185cac95cb0, L_00000185caccd630, C4<>;
L_00000185cac970b0 .part L_00000185cac95f30, 1, 15;
L_00000185cac95d50 .part L_00000185cac95f30, 0, 15;
L_00000185cac961b0 .shift/l 15, L_00000185cac95d50, L_00000185cac96d90;
L_00000185cac96390 .functor MUXZ 15, L_00000185cac961b0, L_00000185cac970b0, L_00000185cac96cf0, C4<>;
L_00000185cac94950 .arith/sum 5, L_00000185cac950d0, L_00000185cac10780;
L_00000185cac97470 .arith/sub 5, L_00000185cac950d0, L_00000185cac96d90;
L_00000185cac98370 .functor MUXZ 5, L_00000185cac97470, L_00000185cac94950, L_00000185cac96cf0, C4<>;
L_00000185cac99630 .concat [ 15 11 0 0], L_00000185cac108e8, L_00000185cac95170;
L_00000185cac97bf0 .concat [ 11 15 0 0], L_00000185cac969d0, L_00000185cac10930;
L_00000185cac971f0 .arith/mod 26, L_00000185cac99630, L_00000185cac97bf0;
L_00000185cac98cd0 .part L_00000185cac971f0, 0, 11;
L_00000185cac982d0 .reduce/or L_00000185cac98cd0;
L_00000185cac97f10 .part L_00000185cac95f30, 0, 1;
L_00000185cac97d30 .functor MUXZ 1, L_00000185cac10978, L_00000185cac97f10, L_00000185cac96cf0, C4<>;
L_00000185cac98a50 .shift/l 17, L_00000185cac109c0, L_00000185cac96d90;
L_00000185cac98190 .arith/sub 17, L_00000185cac98a50, L_00000185cac10a08;
L_00000185cac97290 .reduce/nor L_00000185cac96cf0;
L_00000185cac98050 .concat [ 5 27 0 0], L_00000185cac96d90, L_00000185cac10a50;
L_00000185cac994f0 .cmp/ne 32, L_00000185cac98050, L_00000185cac10a98;
L_00000185cac99810 .reduce/or L_00000185caccd080;
L_00000185cac989b0 .functor MUXZ 1, L_00000185cac10ae0, L_00000185cac99810, L_00000185caccd320, C4<>;
L_00000185cac998b0 .part L_00000185cac96390, 4, 1;
L_00000185cac98f50 .part L_00000185cac96390, 0, 4;
L_00000185cac97ab0 .reduce/or L_00000185cac98f50;
L_00000185cac99270 .cmp/eq 5, L_00000185cac985f0, L_00000185cac10b28;
L_00000185cac97c90 .cmp/eq 5, L_00000185cac985f0, L_00000185cac10b70;
S_00000185cababc70 .scope function.vec4.s5, "first_one_div" "first_one_div" 7 14, 7 14 0, S_00000185cabab7c0;
 .timescale -9 -12;
v00000185cabb42e0_0 .var "bits", 16 0;
; Variable first_one_div is vec4 return value of scope S_00000185cababc70
v00000185cabb60e0_0 .var "found", 0 0;
v00000185cabb5500_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cabb60e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 14, 0, 32;
    %store/vec4 v00000185cabb5500_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000185cabb5500_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000185cabb60e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v00000185cabb42e0_0;
    %load/vec4 v00000185cabb5500_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 15, 0, 33;
    %load/vec4 v00000185cabb5500_0;
    %pad/s 33;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabb60e0_0, 0, 1;
T_1.6 ;
    %load/vec4 v00000185cabb5500_0;
    %subi 1, 0, 32;
    %store/vec4 v00000185cabb5500_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_00000185cabac2b0 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_00000185cabab7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_00000185ca7d8ed0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_00000185ca7d8f08 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_00000185ca7d8f40 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_00000185ca7d8f78 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_00000185caccd4e0 .functor NOT 1, L_00000185cac99310, C4<0>, C4<0>, C4<0>;
L_00000185cacccde0 .functor OR 1, L_00000185cac976f0, L_00000185cac98690, C4<0>, C4<0>;
L_00000185cacccfa0 .functor AND 1, L_00000185cac99770, L_00000185cacccde0, C4<1>, C4<1>;
v00000185cabb6e00_0 .net *"_ivl_11", 9 0, L_00000185cac98b90;  1 drivers
v00000185cabb5c80_0 .net *"_ivl_12", 10 0, L_00000185cac97a10;  1 drivers
L_00000185cac107c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabb5320_0 .net *"_ivl_15", 0 0, L_00000185cac107c8;  1 drivers
v00000185cabb6ea0_0 .net *"_ivl_17", 0 0, L_00000185cac98690;  1 drivers
v00000185cabb50a0_0 .net *"_ivl_19", 0 0, L_00000185cacccde0;  1 drivers
v00000185cabb6180_0 .net *"_ivl_21", 0 0, L_00000185cacccfa0;  1 drivers
L_00000185cac10810 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000185cabb5960_0 .net/2u *"_ivl_22", 10 0, L_00000185cac10810;  1 drivers
L_00000185cac10858 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabb5aa0_0 .net/2u *"_ivl_24", 10 0, L_00000185cac10858;  1 drivers
v00000185cabb6b80_0 .net *"_ivl_26", 10 0, L_00000185cac97fb0;  1 drivers
v00000185cabb6900_0 .net *"_ivl_3", 3 0, L_00000185cac978d0;  1 drivers
v00000185cabb71c0_0 .net *"_ivl_33", 0 0, L_00000185cac97b50;  1 drivers
v00000185cabb5a00_0 .net *"_ivl_34", 4 0, L_00000185cac975b0;  1 drivers
L_00000185cac108a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000185cabb6c20_0 .net *"_ivl_37", 3 0, L_00000185cac108a0;  1 drivers
v00000185cabb5d20_0 .net *"_ivl_7", 0 0, L_00000185cac99310;  1 drivers
v00000185cabb6400_0 .net "boolean", 0 0, L_00000185cac976f0;  1 drivers
v00000185cabb5b40_0 .net "exp", 4 0, L_00000185cac98370;  alias, 1 drivers
v00000185cabb6540_0 .net "exp_round", 4 0, L_00000185cac985f0;  alias, 1 drivers
v00000185cabb6220_0 .net "guard", 0 0, L_00000185cac99770;  1 drivers
v00000185cabb62c0_0 .net "is_even", 0 0, L_00000185caccd4e0;  1 drivers
v00000185cabb7260_0 .net "ms", 14 0, L_00000185cac96390;  alias, 1 drivers
v00000185cabb5780_0 .net "ms_round", 9 0, L_00000185cac97650;  alias, 1 drivers
v00000185cabb5f00_0 .net "temp", 10 0, L_00000185cac98c30;  1 drivers
L_00000185cac99770 .part L_00000185cac96390, 4, 1;
L_00000185cac978d0 .part L_00000185cac96390, 0, 4;
L_00000185cac976f0 .reduce/or L_00000185cac978d0;
L_00000185cac99310 .part L_00000185cac96390, 5, 1;
L_00000185cac98b90 .part L_00000185cac96390, 5, 10;
L_00000185cac97a10 .concat [ 10 1 0 0], L_00000185cac98b90, L_00000185cac107c8;
L_00000185cac98690 .reduce/nor L_00000185caccd4e0;
L_00000185cac97fb0 .functor MUXZ 11, L_00000185cac10858, L_00000185cac10810, L_00000185cacccfa0, C4<>;
L_00000185cac98c30 .arith/sum 11, L_00000185cac97a10, L_00000185cac97fb0;
L_00000185cac97650 .part L_00000185cac98c30, 0, 10;
L_00000185cac97b50 .part L_00000185cac98c30, 10, 1;
L_00000185cac975b0 .concat [ 1 4 0 0], L_00000185cac97b50, L_00000185cac108a0;
L_00000185cac985f0 .arith/sum 5, L_00000185cac98370, L_00000185cac975b0;
S_00000185cabbf270 .scope module, "flag4" "is_invalid_op" 7 118, 8 34 0, S_00000185cabad250;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_00000185ca7b2d90 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_00000185ca7b2dc8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_00000185ca7b2e00 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_00000185caccd9b0 .functor AND 1, L_00000185cac993b0, L_00000185cac98af0, C4<1>, C4<1>;
L_00000185caccda90 .functor AND 1, L_00000185cac980f0, L_00000185cac97510, C4<1>, C4<1>;
L_00000185caccd390 .functor AND 1, L_00000185cac98230, L_00000185cac97150, C4<1>, C4<1>;
L_00000185caccd400 .functor AND 1, L_00000185cac984b0, L_00000185cac97830, C4<1>, C4<1>;
L_00000185caccd860 .functor OR 1, L_00000185caccd9b0, L_00000185caccda90, C4<0>, C4<0>;
L_00000185cacce270 .functor OR 1, L_00000185caccd860, L_00000185caccd390, C4<0>, C4<0>;
L_00000185caccd470 .functor OR 1, L_00000185cacce270, L_00000185caccd400, C4<0>, C4<0>;
v00000185cabb8ca0_0 .net "Exp1", 4 0, L_00000185cac96750;  alias, 1 drivers
v00000185cabb7940_0 .net "Exp2", 4 0, L_00000185cac96070;  alias, 1 drivers
v00000185cabb82a0_0 .net "InvalidOp", 0 0, L_00000185caccd470;  alias, 1 drivers
v00000185cabb8700_0 .net "Man1", 9 0, L_00000185cac96610;  alias, 1 drivers
v00000185cabb8a20_0 .net "Man2", 9 0, L_00000185cac95490;  alias, 1 drivers
v00000185cabb8e80_0 .net *"_ivl_1", 0 0, L_00000185cac993b0;  1 drivers
v00000185cabb9100_0 .net *"_ivl_13", 0 0, L_00000185cac98230;  1 drivers
v00000185cabb8200_0 .net *"_ivl_15", 0 0, L_00000185cac97150;  1 drivers
v00000185cabb9240_0 .net *"_ivl_19", 0 0, L_00000185cac984b0;  1 drivers
v00000185cabb8520_0 .net *"_ivl_21", 0 0, L_00000185cac97830;  1 drivers
v00000185cabb80c0_0 .net *"_ivl_24", 0 0, L_00000185caccd860;  1 drivers
v00000185cabb94c0_0 .net *"_ivl_26", 0 0, L_00000185cacce270;  1 drivers
v00000185cabb9e20_0 .net *"_ivl_3", 0 0, L_00000185cac98af0;  1 drivers
v00000185cabb8340_0 .net *"_ivl_7", 0 0, L_00000185cac980f0;  1 drivers
v00000185cabb79e0_0 .net *"_ivl_9", 0 0, L_00000185cac97510;  1 drivers
v00000185cabb7a80_0 .net "is_inf_Val1", 0 0, L_00000185caccd9b0;  1 drivers
v00000185cabb9560_0 .net "is_inf_Val2", 0 0, L_00000185caccda90;  1 drivers
v00000185cabb9880_0 .net "is_invalid_Val1", 0 0, L_00000185caccd390;  1 drivers
v00000185cabb85c0_0 .net "is_invalid_Val2", 0 0, L_00000185caccd400;  1 drivers
L_00000185cac993b0 .reduce/and L_00000185cac96750;
L_00000185cac98af0 .reduce/nor L_00000185cac96610;
L_00000185cac980f0 .reduce/and L_00000185cac96070;
L_00000185cac97510 .reduce/nor L_00000185cac95490;
L_00000185cac98230 .reduce/and L_00000185cac96750;
L_00000185cac97150 .reduce/or L_00000185cac96610;
L_00000185cac984b0 .reduce/and L_00000185cac96070;
L_00000185cac97830 .reduce/or L_00000185cac95490;
S_00000185cabbec30 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_00000185ca7939d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_00000185ca7d91d0 .param/l "BS" 0 9 90, +C4<00000000000000000000000000001111>;
P_00000185ca7d9208 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000100>;
P_00000185ca7d9240 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000001001>;
L_00000185caccd940 .functor XOR 1, L_00000185cac93e10, L_00000185cac92fb0, C4<0>, C4<0>;
L_00000185caccd0f0 .functor AND 1, L_00000185cac93cd0, L_00000185cac94450, C4<1>, C4<1>;
L_00000185cacce820 .functor AND 1, L_00000185cac935f0, L_00000185cac94630, C4<1>, C4<1>;
L_00000185cacce580 .functor OR 1, L_00000185caccd0f0, L_00000185cacce820, C4<0>, C4<0>;
L_00000185cacce660 .functor AND 1, L_00000185cac949f0, L_00000185cac95710, C4<1>, C4<1>;
L_00000185cacce900 .functor OR 1, L_00000185cacce660, L_00000185cac95530, C4<0>, C4<0>;
L_00000185cacce7b0 .functor OR 1, L_00000185cacce900, L_00000185cacce5f0, C4<0>, C4<0>;
v00000185cabc7810_0 .net "F", 15 0, L_00000185cac94bd0;  alias, 1 drivers
v00000185cabc7b30_0 .net "R", 15 0, v00000185cac01c90_0;  alias, 1 drivers
v00000185cabc6410_0 .net "S", 15 0, v00000185cac02cd0_0;  alias, 1 drivers
v00000185cabc6b90_0 .net *"_ivl_101", 9 0, L_00000185cac94f90;  1 drivers
v00000185cabc7ef0_0 .net *"_ivl_103", 7 0, L_00000185cac94d10;  1 drivers
L_00000185cac10270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000185cabc6cd0_0 .net *"_ivl_106", 1 0, L_00000185cac10270;  1 drivers
v00000185cabc7db0_0 .net *"_ivl_107", 0 0, L_00000185cac949f0;  1 drivers
L_00000185cac102b8 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v00000185cabc6690_0 .net/2u *"_ivl_109", 5 0, L_00000185cac102b8;  1 drivers
v00000185cabc7630_0 .net *"_ivl_111", 0 0, L_00000185cac95710;  1 drivers
v00000185cabc6eb0_0 .net *"_ivl_115", 7 0, L_00000185cac95a30;  1 drivers
L_00000185cac10300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000185cabc6730_0 .net *"_ivl_118", 1 0, L_00000185cac10300;  1 drivers
L_00000185cac10348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabc6f50_0 .net/2u *"_ivl_121", 0 0, L_00000185cac10348;  1 drivers
v00000185cabc64b0_0 .net *"_ivl_123", 0 0, L_00000185cacce900;  1 drivers
v00000185cabc76d0_0 .net *"_ivl_125", 0 0, L_00000185cacce7b0;  1 drivers
L_00000185cac10390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabc7770_0 .net/2u *"_ivl_129", 0 0, L_00000185cac10390;  1 drivers
L_00000185cac103d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabc6c30_0 .net/2u *"_ivl_133", 0 0, L_00000185cac103d8;  1 drivers
L_00000185cac0f8e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabc5830_0 .net/2u *"_ivl_14", 4 0, L_00000185cac0f8e0;  1 drivers
v00000185cabc6ff0_0 .net *"_ivl_16", 0 0, L_00000185cac93cd0;  1 drivers
L_00000185cac0f928 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabc6230_0 .net/2u *"_ivl_18", 9 0, L_00000185cac0f928;  1 drivers
v00000185cabc5b50_0 .net *"_ivl_20", 0 0, L_00000185cac94450;  1 drivers
L_00000185cac0f970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabc7090_0 .net/2u *"_ivl_24", 4 0, L_00000185cac0f970;  1 drivers
v00000185cabc7130_0 .net *"_ivl_26", 0 0, L_00000185cac935f0;  1 drivers
L_00000185cac0f9b8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabc5fb0_0 .net/2u *"_ivl_28", 9 0, L_00000185cac0f9b8;  1 drivers
v00000185cabc5ab0_0 .net *"_ivl_30", 0 0, L_00000185cac94630;  1 drivers
v00000185cabc6d70_0 .net *"_ivl_38", 7 0, L_00000185cac934b0;  1 drivers
L_00000185cac0fa48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cabc69b0_0 .net *"_ivl_41", 2 0, L_00000185cac0fa48;  1 drivers
v00000185cabc62d0_0 .net *"_ivl_42", 7 0, L_00000185cac92f10;  1 drivers
L_00000185cac0fa90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cabc79f0_0 .net *"_ivl_45", 2 0, L_00000185cac0fa90;  1 drivers
v00000185cabc7310_0 .net *"_ivl_46", 7 0, L_00000185cac930f0;  1 drivers
v00000185cabc6550_0 .net *"_ivl_48", 7 0, L_00000185cac94090;  1 drivers
v00000185cabc71d0_0 .net *"_ivl_52", 5 0, L_00000185cac93050;  1 drivers
L_00000185cac0fad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabc6e10_0 .net *"_ivl_55", 0 0, L_00000185cac0fad8;  1 drivers
v00000185cabc5a10_0 .net *"_ivl_56", 5 0, L_00000185cac93690;  1 drivers
L_00000185cac0fb20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabc5bf0_0 .net *"_ivl_59", 0 0, L_00000185cac0fb20;  1 drivers
v00000185cabc5c90_0 .net *"_ivl_62", 7 0, L_00000185cac941d0;  1 drivers
L_00000185cac0fb68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cabc7bd0_0 .net *"_ivl_65", 2 0, L_00000185cac0fb68;  1 drivers
v00000185cabc73b0_0 .net *"_ivl_66", 7 0, L_00000185cac946d0;  1 drivers
L_00000185cac0fbb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cabc5d30_0 .net *"_ivl_69", 2 0, L_00000185cac0fbb0;  1 drivers
v00000185cabc7450_0 .net *"_ivl_70", 7 0, L_00000185cac92290;  1 drivers
v00000185cabc74f0_0 .net *"_ivl_72", 7 0, L_00000185cac92bf0;  1 drivers
L_00000185cac0fbf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabc7270_0 .net/2u *"_ivl_76", 0 0, L_00000185cac0fbf8;  1 drivers
L_00000185cac0fc40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabc5f10_0 .net/2u *"_ivl_80", 0 0, L_00000185cac0fc40;  1 drivers
L_00000185cac10198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabc5dd0_0 .net/2u *"_ivl_86", 0 0, L_00000185cac10198;  1 drivers
v00000185cabc7590_0 .net *"_ivl_88", 0 0, L_00000185cac96890;  1 drivers
L_00000185cac101e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabc78b0_0 .net/2u *"_ivl_92", 4 0, L_00000185cac101e0;  1 drivers
v00000185cabc7950_0 .net *"_ivl_94", 4 0, L_00000185cac952b0;  1 drivers
L_00000185cac10228 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabc6050_0 .net/2u *"_ivl_99", 9 0, L_00000185cac10228;  1 drivers
L_00000185cac0fa00 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v00000185cabc7c70_0 .net "bias", 7 0, L_00000185cac0fa00;  1 drivers
v00000185cabc60f0_0 .net "despues_la_borro", 5 0, L_00000185cac92c90;  1 drivers
v00000185cabc5e70_0 .net "e1", 4 0, L_00000185cac94310;  1 drivers
v00000185cabc7d10_0 .net "e2", 4 0, L_00000185cac93c30;  1 drivers
v00000185cabc6190_0 .net "evaluate_flags", 5 0, L_00000185cac92ab0;  1 drivers
v00000185cabc6370_0 .net "exp_final", 4 0, L_00000185cacce740;  1 drivers
v00000185cabc65f0_0 .net "exp_to_use", 4 0, L_00000185cac921f0;  1 drivers
v00000185cabc7e50_0 .net "inexact", 0 0, L_00000185cac962f0;  alias, 1 drivers
v00000185cabc67d0_0 .net "inexact_core", 0 0, L_00000185caccd550;  1 drivers
v00000185cabc7f90_0 .net "inv_op", 0 0, L_00000185cacce5f0;  alias, 1 drivers
v00000185cabc6870_0 .net "is_zero_r", 0 0, L_00000185cacce820;  1 drivers
v00000185cabc58d0_0 .net "is_zero_s", 0 0, L_00000185caccd0f0;  1 drivers
v00000185cabc6af0_0 .net "m1", 9 0, L_00000185cac90c10;  1 drivers
v00000185cabc5970_0 .net "m2", 9 0, L_00000185cac92b50;  1 drivers
v00000185cabc6910_0 .net "m_final", 9 0, L_00000185cacce510;  1 drivers
v00000185cabc6a50_0 .net "over_t1", 0 0, L_00000185cacce660;  1 drivers
v00000185cabc8a30_0 .net "over_t2", 0 0, L_00000185cac95530;  1 drivers
v00000185cabc9bb0_0 .net "overflow", 0 0, L_00000185cac94a90;  alias, 1 drivers
v00000185cabc8530_0 .net "param_m1", 10 0, L_00000185cac94810;  1 drivers
v00000185cabc9e30_0 .net "param_m2", 10 0, L_00000185cac92d30;  1 drivers
v00000185cabca3d0_0 .net "result_is_zero", 0 0, L_00000185cacce580;  1 drivers
v00000185cabc9610_0 .net "s1", 0 0, L_00000185cac93e10;  1 drivers
v00000185cabc9750_0 .net "s2", 0 0, L_00000185cac92fb0;  1 drivers
v00000185cabc99d0_0 .net "sign", 0 0, L_00000185caccd940;  1 drivers
v00000185cabca790_0 .net "under_t1", 0 0, L_00000185cac94db0;  1 drivers
v00000185cabc85d0_0 .net "underflow", 0 0, L_00000185cac95350;  alias, 1 drivers
L_00000185cac90c10 .part v00000185cac02cd0_0, 0, 10;
L_00000185cac92b50 .part v00000185cac01c90_0, 0, 10;
L_00000185cac94310 .part v00000185cac02cd0_0, 10, 5;
L_00000185cac93c30 .part v00000185cac01c90_0, 10, 5;
L_00000185cac93e10 .part v00000185cac02cd0_0, 15, 1;
L_00000185cac92fb0 .part v00000185cac01c90_0, 15, 1;
L_00000185cac93cd0 .cmp/eq 5, L_00000185cac94310, L_00000185cac0f8e0;
L_00000185cac94450 .cmp/eq 10, L_00000185cac90c10, L_00000185cac0f928;
L_00000185cac935f0 .cmp/eq 5, L_00000185cac93c30, L_00000185cac0f970;
L_00000185cac94630 .cmp/eq 10, L_00000185cac92b50, L_00000185cac0f9b8;
L_00000185cac934b0 .concat [ 5 3 0 0], L_00000185cac94310, L_00000185cac0fa48;
L_00000185cac92f10 .concat [ 5 3 0 0], L_00000185cac93c30, L_00000185cac0fa90;
L_00000185cac930f0 .arith/sum 8, L_00000185cac934b0, L_00000185cac92f10;
L_00000185cac94090 .arith/sub 8, L_00000185cac930f0, L_00000185cac0fa00;
L_00000185cac921f0 .part L_00000185cac94090, 0, 5;
L_00000185cac93050 .concat [ 5 1 0 0], L_00000185cac94310, L_00000185cac0fad8;
L_00000185cac93690 .concat [ 5 1 0 0], L_00000185cac93c30, L_00000185cac0fb20;
L_00000185cac92ab0 .arith/sum 6, L_00000185cac93050, L_00000185cac93690;
L_00000185cac941d0 .concat [ 5 3 0 0], L_00000185cac94310, L_00000185cac0fb68;
L_00000185cac946d0 .concat [ 5 3 0 0], L_00000185cac93c30, L_00000185cac0fbb0;
L_00000185cac92290 .arith/sum 8, L_00000185cac941d0, L_00000185cac946d0;
L_00000185cac92bf0 .arith/sub 8, L_00000185cac92290, L_00000185cac0fa00;
L_00000185cac92c90 .part L_00000185cac92bf0, 0, 6;
L_00000185cac94810 .concat [ 10 1 0 0], L_00000185cac90c10, L_00000185cac0fbf8;
L_00000185cac92d30 .concat [ 10 1 0 0], L_00000185cac92b50, L_00000185cac0fc40;
L_00000185cac96890 .functor MUXZ 1, L_00000185caccd940, L_00000185cac10198, L_00000185cacce580, C4<>;
L_00000185cac952b0 .functor MUXZ 5, L_00000185cacce740, L_00000185cac101e0, L_00000185cacce580, C4<>;
L_00000185cac94bd0 .concat8 [ 10 5 1 0], L_00000185cac94f90, L_00000185cac952b0, L_00000185cac96890;
L_00000185cac94f90 .functor MUXZ 10, L_00000185cacce510, L_00000185cac10228, L_00000185cacce580, C4<>;
L_00000185cac94d10 .concat [ 6 2 0 0], L_00000185cac92ab0, L_00000185cac10270;
L_00000185cac949f0 .cmp/ge 8, L_00000185cac94d10, L_00000185cac0fa00;
L_00000185cac95710 .cmp/ge 6, L_00000185cac92c90, L_00000185cac102b8;
L_00000185cac95a30 .concat [ 6 2 0 0], L_00000185cac92ab0, L_00000185cac10300;
L_00000185cac94db0 .cmp/gt 8, L_00000185cac0fa00, L_00000185cac95a30;
L_00000185cac94a90 .functor MUXZ 1, L_00000185cacce7b0, L_00000185cac10348, L_00000185cacce580, C4<>;
L_00000185cac95350 .functor MUXZ 1, L_00000185cac94db0, L_00000185cac10390, L_00000185cacce580, C4<>;
L_00000185cac962f0 .functor MUXZ 1, L_00000185caccd550, L_00000185cac103d8, L_00000185cacce580, C4<>;
S_00000185cabbef50 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_00000185cabbec30;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_00000185ca7797c0 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_00000185ca7797f8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_00000185ca779830 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_00000185caccdb00 .functor AND 1, L_00000185cac96ed0, L_00000185cac94c70, C4<1>, C4<1>;
L_00000185cacce6d0 .functor AND 1, L_00000185cac96a70, L_00000185cac95ad0, C4<1>, C4<1>;
L_00000185caccd240 .functor AND 1, L_00000185cac94ef0, L_00000185cac96430, C4<1>, C4<1>;
L_00000185cacce890 .functor AND 1, L_00000185cac95030, L_00000185cac953f0, C4<1>, C4<1>;
L_00000185cacce120 .functor OR 1, L_00000185caccdb00, L_00000185cacce6d0, C4<0>, C4<0>;
L_00000185caccd780 .functor OR 1, L_00000185cacce120, L_00000185caccd240, C4<0>, C4<0>;
L_00000185cacce5f0 .functor OR 1, L_00000185caccd780, L_00000185cacce890, C4<0>, C4<0>;
v00000185cabbbb80_0 .net "Exp1", 4 0, L_00000185cac94310;  alias, 1 drivers
v00000185cabbc120_0 .net "Exp2", 4 0, L_00000185cac93c30;  alias, 1 drivers
v00000185cabba280_0 .net "InvalidOp", 0 0, L_00000185cacce5f0;  alias, 1 drivers
v00000185cabbbcc0_0 .net "Man1", 9 0, L_00000185cac90c10;  alias, 1 drivers
v00000185cabba3c0_0 .net "Man2", 9 0, L_00000185cac92b50;  alias, 1 drivers
v00000185cabbbd60_0 .net *"_ivl_1", 0 0, L_00000185cac96ed0;  1 drivers
v00000185cabbc080_0 .net *"_ivl_13", 0 0, L_00000185cac94ef0;  1 drivers
v00000185cabbad20_0 .net *"_ivl_15", 0 0, L_00000185cac96430;  1 drivers
v00000185cabba460_0 .net *"_ivl_19", 0 0, L_00000185cac95030;  1 drivers
v00000185cabba320_0 .net *"_ivl_21", 0 0, L_00000185cac953f0;  1 drivers
v00000185cabba5a0_0 .net *"_ivl_24", 0 0, L_00000185cacce120;  1 drivers
v00000185cabba500_0 .net *"_ivl_26", 0 0, L_00000185caccd780;  1 drivers
v00000185cabbc1c0_0 .net *"_ivl_3", 0 0, L_00000185cac94c70;  1 drivers
v00000185cabba640_0 .net *"_ivl_7", 0 0, L_00000185cac96a70;  1 drivers
v00000185cabbadc0_0 .net *"_ivl_9", 0 0, L_00000185cac95ad0;  1 drivers
v00000185cabbc260_0 .net "is_inf_Val1", 0 0, L_00000185caccdb00;  1 drivers
v00000185cabba6e0_0 .net "is_inf_Val2", 0 0, L_00000185cacce6d0;  1 drivers
v00000185cabbafa0_0 .net "is_invalid_Val1", 0 0, L_00000185caccd240;  1 drivers
v00000185cabba820_0 .net "is_invalid_Val2", 0 0, L_00000185cacce890;  1 drivers
L_00000185cac96ed0 .reduce/and L_00000185cac94310;
L_00000185cac94c70 .reduce/nor L_00000185cac90c10;
L_00000185cac96a70 .reduce/and L_00000185cac93c30;
L_00000185cac95ad0 .reduce/nor L_00000185cac92b50;
L_00000185cac94ef0 .reduce/and L_00000185cac94310;
L_00000185cac96430 .reduce/or L_00000185cac90c10;
L_00000185cac95030 .reduce/and L_00000185cac93c30;
L_00000185cac953f0 .reduce/or L_00000185cac92b50;
S_00000185cabbd970 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_00000185cabbec30;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_00000185ca779870 .param/l "BS" 0 9 3, +C4<00000000000000000000000000001111>;
P_00000185ca7798a8 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000100>;
P_00000185ca7798e0 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000001110>;
P_00000185ca779918 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000001001>;
P_00000185ca779950 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000010101>;
P_00000185ca779988 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000011011>;
L_00000185caccda20 .functor AND 1, L_00000185cac93370, L_00000185cac937d0, C4<1>, C4<1>;
L_00000185cacce510 .functor BUFZ 10, L_00000185cac94b30, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185cacce740 .functor BUFZ 5, L_00000185cac95990, C4<00000>, C4<00000>, C4<00000>;
v00000185cabafce0_0 .net "Debe", 0 0, L_00000185cac93730;  1 drivers
v00000185cabad940_0 .net "ExpIn", 4 0, L_00000185cac921f0;  alias, 1 drivers
v00000185cabadb20_0 .net "ExpOut", 4 0, L_00000185cacce740;  alias, 1 drivers
v00000185cabae980_0 .net "Fm", 9 0, L_00000185cacce510;  alias, 1 drivers
v00000185cabadbc0_0 .net "Result", 21 0, L_00000185cac93190;  1 drivers
v00000185cabaf6a0_0 .net "Rm", 10 0, L_00000185cac92d30;  alias, 1 drivers
v00000185cabaee80_0 .net "ShiftCondition", 0 0, L_00000185caccda20;  1 drivers
v00000185cabaea20_0 .net "Sm", 10 0, L_00000185cac94810;  alias, 1 drivers
v00000185cabaf060_0 .net *"_ivl_0", 21 0, L_00000185cac92dd0;  1 drivers
v00000185cabafc40_0 .net *"_ivl_13", 0 0, L_00000185cac93370;  1 drivers
v00000185cabafb00_0 .net *"_ivl_15", 0 0, L_00000185cac92e70;  1 drivers
v00000185cabaf100_0 .net *"_ivl_17", 0 0, L_00000185cac937d0;  1 drivers
v00000185cabae0c0_0 .net *"_ivl_21", 4 0, L_00000185cac93af0;  1 drivers
v00000185cabaf7e0_0 .net *"_ivl_23", 20 0, L_00000185cac94270;  1 drivers
v00000185cabaf9c0_0 .net *"_ivl_24", 9 0, L_00000185cac93870;  1 drivers
L_00000185cac0fd18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabadc60_0 .net *"_ivl_27", 4 0, L_00000185cac0fd18;  1 drivers
L_00000185cac0fd60 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabaeca0_0 .net/2u *"_ivl_28", 9 0, L_00000185cac0fd60;  1 drivers
L_00000185cac0fc88 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabafa60_0 .net *"_ivl_3", 10 0, L_00000185cac0fc88;  1 drivers
v00000185cabaf1a0_0 .net *"_ivl_32", 9 0, L_00000185cac93230;  1 drivers
L_00000185cac0fda8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabae7a0_0 .net *"_ivl_35", 4 0, L_00000185cac0fda8;  1 drivers
L_00000185cac0fdf0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000185cabaf560_0 .net/2u *"_ivl_36", 9 0, L_00000185cac0fdf0;  1 drivers
v00000185cabadda0_0 .net *"_ivl_38", 9 0, L_00000185cac92470;  1 drivers
v00000185cabaed40_0 .net *"_ivl_4", 21 0, L_00000185cac93910;  1 drivers
v00000185cabae840_0 .net *"_ivl_40", 9 0, L_00000185cac932d0;  1 drivers
L_00000185cac0fe38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabadee0_0 .net *"_ivl_43", 4 0, L_00000185cac0fe38;  1 drivers
v00000185cabae160_0 .net *"_ivl_44", 9 0, L_00000185cac93410;  1 drivers
v00000185cabafec0_0 .net *"_ivl_46", 9 0, L_00000185cac93550;  1 drivers
L_00000185cac0fe80 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000185cabafd80_0 .net/2u *"_ivl_50", 5 0, L_00000185cac0fe80;  1 drivers
v00000185cabaf380_0 .net *"_ivl_54", 27 0, L_00000185cac93b90;  1 drivers
v00000185cabae8e0_0 .net *"_ivl_56", 16 0, L_00000185cac94590;  1 drivers
L_00000185cac0fec8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabadf80_0 .net *"_ivl_58", 10 0, L_00000185cac0fec8;  1 drivers
v00000185cabae020_0 .net *"_ivl_60", 27 0, L_00000185cac93d70;  1 drivers
v00000185cabaff60_0 .net *"_ivl_62", 17 0, L_00000185cac93a50;  1 drivers
L_00000185cac0ff10 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabae660_0 .net *"_ivl_64", 9 0, L_00000185cac0ff10;  1 drivers
v00000185cabaf240_0 .net *"_ivl_68", 27 0, L_00000185cac93eb0;  1 drivers
L_00000185cac0fcd0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabaf420_0 .net *"_ivl_7", 10 0, L_00000185cac0fcd0;  1 drivers
v00000185cabad800_0 .net *"_ivl_79", 1 0, L_00000185cac948b0;  1 drivers
L_00000185cac10150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabae200_0 .net/2u *"_ivl_94", 0 0, L_00000185cac10150;  1 drivers
v00000185cabae480_0 .net "exp_pre", 4 0, L_00000185cac944f0;  1 drivers
v00000185cabaec00_0 .net "exp_rnd", 4 0, L_00000185cac95990;  1 drivers
v00000185cabaf600_0 .net "frac_rnd", 9 0, L_00000185cac94b30;  1 drivers
v00000185cabae340_0 .net "guard", 0 0, L_00000185cac92a10;  1 drivers
v00000185cabaef20_0 .net "h_overflow", 0 0, L_00000185cac966b0;  1 drivers
v00000185cabaeac0_0 .net "inexact", 0 0, L_00000185caccd550;  alias, 1 drivers
v00000185cabae3e0_0 .net "ms15", 14 0, L_00000185cac923d0;  1 drivers
v00000185cabae520_0 .net "overflow", 0 0, L_00000185cac95530;  alias, 1 drivers
v00000185cabae700_0 .net "rest3", 2 0, L_00000185cac93ff0;  1 drivers
v00000185cabaeb60_0 .net "rest4", 3 0, L_00000185cac92330;  1 drivers
v00000185cabaefc0_0 .net "shifts", 9 0, L_00000185cac94770;  1 drivers
v00000185cabaf2e0_0 .net "sticky", 0 0, L_00000185cac92150;  1 drivers
v00000185cabaf4c0_0 .net "stream0", 27 0, L_00000185cac939b0;  1 drivers
v00000185cabaf880_0 .net "stream1", 27 0, L_00000185cac94130;  1 drivers
v00000185cabaf920_0 .net "stream2", 27 0, L_00000185cac943b0;  1 drivers
v00000185cabc7a90_0 .net "top10", 9 0, L_00000185cac93f50;  1 drivers
L_00000185cac92dd0 .concat [ 11 11 0 0], L_00000185cac94810, L_00000185cac0fc88;
L_00000185cac93910 .concat [ 11 11 0 0], L_00000185cac92d30, L_00000185cac0fcd0;
L_00000185cac93190 .arith/mult 22, L_00000185cac92dd0, L_00000185cac93910;
L_00000185cac93730 .part L_00000185cac93190, 21, 1;
L_00000185cac93370 .reduce/nor L_00000185cac93730;
L_00000185cac92e70 .part L_00000185cac93190, 20, 1;
L_00000185cac937d0 .reduce/nor L_00000185cac92e70;
L_00000185cac93af0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one, 5, L_00000185cac94270 (v00000185cabbb040_0) S_00000185cabbe5f0;
L_00000185cac94270 .part L_00000185cac93190, 0, 21;
L_00000185cac93870 .concat [ 5 5 0 0], L_00000185cac93af0, L_00000185cac0fd18;
L_00000185cac94770 .functor MUXZ 10, L_00000185cac0fd60, L_00000185cac93870, L_00000185caccda20, C4<>;
L_00000185cac93230 .concat [ 5 5 0 0], L_00000185cac921f0, L_00000185cac0fda8;
L_00000185cac92470 .arith/sum 10, L_00000185cac93230, L_00000185cac0fdf0;
L_00000185cac932d0 .concat [ 5 5 0 0], L_00000185cac921f0, L_00000185cac0fe38;
L_00000185cac93410 .arith/sub 10, L_00000185cac932d0, L_00000185cac94770;
L_00000185cac93550 .functor MUXZ 10, L_00000185cac93410, L_00000185cac92470, L_00000185cac93730, C4<>;
L_00000185cac944f0 .part L_00000185cac93550, 0, 5;
L_00000185cac939b0 .concat [ 6 22 0 0], L_00000185cac0fe80, L_00000185cac93190;
L_00000185cac94590 .part L_00000185cac939b0, 11, 17;
L_00000185cac93b90 .concat [ 17 11 0 0], L_00000185cac94590, L_00000185cac0fec8;
L_00000185cac93a50 .part L_00000185cac939b0, 10, 18;
L_00000185cac93d70 .concat [ 18 10 0 0], L_00000185cac93a50, L_00000185cac0ff10;
L_00000185cac94130 .functor MUXZ 28, L_00000185cac93d70, L_00000185cac93b90, L_00000185cac93730, C4<>;
L_00000185cac93eb0 .shift/l 28, L_00000185cac94130, L_00000185cac94770;
L_00000185cac943b0 .functor MUXZ 28, L_00000185cac94130, L_00000185cac93eb0, L_00000185caccda20, C4<>;
L_00000185cac93f50 .part L_00000185cac943b0, 6, 10;
L_00000185cac92a10 .part L_00000185cac943b0, 5, 1;
L_00000185cac93ff0 .part L_00000185cac943b0, 2, 3;
L_00000185cac948b0 .part L_00000185cac943b0, 0, 2;
L_00000185cac92150 .reduce/or L_00000185cac948b0;
L_00000185cac92330 .concat [ 1 3 0 0], L_00000185cac92150, L_00000185cac93ff0;
L_00000185cac923d0 .concat [ 4 1 10 0], L_00000185cac92330, L_00000185cac92a10, L_00000185cac93f50;
L_00000185cac96b10 .part L_00000185cac93190, 10, 10;
L_00000185cac95530 .functor MUXZ 1, L_00000185cac10150, L_00000185cac966b0, L_00000185cac93730, C4<>;
S_00000185cabbe5f0 .scope function.vec4.s5, "first_one" "first_one" 9 17, 9 17 0, S_00000185cabbd970;
 .timescale -9 -12;
v00000185cabbb040_0 .var "bits", 20 0;
; Variable first_one is vec4 return value of scope S_00000185cabbe5f0
v00000185cabbb2c0_0 .var "found", 0 0;
v00000185cabbce40_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cabbb2c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 18, 0, 32;
    %store/vec4 v00000185cabbce40_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000185cabbce40_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000185cabbb2c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v00000185cabbb040_0;
    %load/vec4 v00000185cabbce40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v00000185cabbce40_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabbb2c0_0, 0, 1;
T_2.10 ;
    %load/vec4 v00000185cabbce40_0;
    %subi 1, 0, 32;
    %store/vec4 v00000185cabbce40_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_00000185cabbedc0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_00000185cabbd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_00000185ca7799d0 .param/l "BS" 0 8 24, +C4<00000000000000000000000000001111>;
P_00000185ca779a08 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000100>;
P_00000185ca779a40 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000001001>;
L_00000185caccd550 .functor AND 1, L_00000185cac95df0, L_00000185cac93730, C4<1>, C4<1>;
v00000185cabbd660_0 .net "CarryOut", 0 0, L_00000185cac93730;  alias, 1 drivers
v00000185cabbd2a0_0 .net "Man", 9 0, L_00000185cac96b10;  1 drivers
v00000185cabbc8a0_0 .net *"_ivl_1", 0 0, L_00000185cac95df0;  1 drivers
v00000185cabbd480_0 .net "inexact", 0 0, L_00000185caccd550;  alias, 1 drivers
L_00000185cac95df0 .part L_00000185cac96b10, 0, 1;
S_00000185cabbdb00 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_00000185cabbd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp";
    .port_info 1 /INPUT 5 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_00000185cabc0240 .param/l "BS" 0 8 1, +C4<00000000000000000000000000001111>;
P_00000185cabc0278 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000100>;
P_00000185cabc02b0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000001001>;
L_00000185cac10108 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000185cabbcb20_0 .net "AddExp", 4 0, L_00000185cac10108;  1 drivers
v00000185cabbcf80_0 .net "Exp", 4 0, L_00000185cac921f0;  alias, 1 drivers
v00000185cabbd200_0 .net "NewExp", 5 0, L_00000185cac96570;  1 drivers
v00000185cabbc800_0 .net "OverFlow", 0 0, L_00000185cac966b0;  alias, 1 drivers
v00000185cabbd340_0 .net *"_ivl_0", 5 0, L_00000185cac96f70;  1 drivers
L_00000185cac100c0 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v00000185cabbc940_0 .net/2u *"_ivl_10", 5 0, L_00000185cac100c0;  1 drivers
L_00000185cac10078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabbd3e0_0 .net *"_ivl_3", 0 0, L_00000185cac10078;  1 drivers
L_00000185cac10e88 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v00000185cabbd520_0 .net *"_ivl_4", 5 0, L_00000185cac10e88;  1 drivers
L_00000185cac96f70 .concat [ 5 1 0 0], L_00000185cac921f0, L_00000185cac10078;
L_00000185cac96570 .arith/sum 6, L_00000185cac96f70, L_00000185cac10e88;
L_00000185cac966b0 .cmp/ge 6, L_00000185cac96570, L_00000185cac100c0;
S_00000185cabbf400 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_00000185cabbd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_00000185ca712510 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_00000185ca712548 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_00000185ca712580 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_00000185ca7125b8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_00000185caccd1d0 .functor NOT 1, L_00000185cac926f0, C4<0>, C4<0>, C4<0>;
L_00000185caccd160 .functor OR 1, L_00000185cac92650, L_00000185cac928d0, C4<0>, C4<0>;
L_00000185cacce190 .functor AND 1, L_00000185cac92510, L_00000185caccd160, C4<1>, C4<1>;
v00000185cabbcc60_0 .net *"_ivl_11", 9 0, L_00000185cac92790;  1 drivers
v00000185cabbcda0_0 .net *"_ivl_12", 10 0, L_00000185cac92830;  1 drivers
L_00000185cac0ff58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabbc9e0_0 .net *"_ivl_15", 0 0, L_00000185cac0ff58;  1 drivers
v00000185cabbcee0_0 .net *"_ivl_17", 0 0, L_00000185cac928d0;  1 drivers
v00000185cabbd5c0_0 .net *"_ivl_19", 0 0, L_00000185caccd160;  1 drivers
v00000185cabbca80_0 .net *"_ivl_21", 0 0, L_00000185cacce190;  1 drivers
L_00000185cac0ffa0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000185cabbcbc0_0 .net/2u *"_ivl_22", 10 0, L_00000185cac0ffa0;  1 drivers
L_00000185cac0ffe8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabbcd00_0 .net/2u *"_ivl_24", 10 0, L_00000185cac0ffe8;  1 drivers
v00000185cabbd020_0 .net *"_ivl_26", 10 0, L_00000185cac92970;  1 drivers
v00000185cabbd0c0_0 .net *"_ivl_3", 3 0, L_00000185cac925b0;  1 drivers
v00000185cabbd160_0 .net *"_ivl_33", 0 0, L_00000185cac964d0;  1 drivers
v00000185cabaf740_0 .net *"_ivl_34", 4 0, L_00000185cac94e50;  1 drivers
L_00000185cac10030 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000185cabae2a0_0 .net *"_ivl_37", 3 0, L_00000185cac10030;  1 drivers
v00000185cabad8a0_0 .net *"_ivl_7", 0 0, L_00000185cac926f0;  1 drivers
v00000185cabae5c0_0 .net "boolean", 0 0, L_00000185cac92650;  1 drivers
v00000185cabad9e0_0 .net "exp", 4 0, L_00000185cac944f0;  alias, 1 drivers
v00000185cabafba0_0 .net "exp_round", 4 0, L_00000185cac95990;  alias, 1 drivers
v00000185cabade40_0 .net "guard", 0 0, L_00000185cac92510;  1 drivers
v00000185cabaede0_0 .net "is_even", 0 0, L_00000185caccd1d0;  1 drivers
v00000185cabadd00_0 .net "ms", 14 0, L_00000185cac923d0;  alias, 1 drivers
v00000185cabada80_0 .net "ms_round", 9 0, L_00000185cac94b30;  alias, 1 drivers
v00000185cabafe20_0 .net "temp", 10 0, L_00000185cac957b0;  1 drivers
L_00000185cac92510 .part L_00000185cac923d0, 4, 1;
L_00000185cac925b0 .part L_00000185cac923d0, 0, 4;
L_00000185cac92650 .reduce/or L_00000185cac925b0;
L_00000185cac926f0 .part L_00000185cac923d0, 5, 1;
L_00000185cac92790 .part L_00000185cac923d0, 5, 10;
L_00000185cac92830 .concat [ 10 1 0 0], L_00000185cac92790, L_00000185cac0ff58;
L_00000185cac928d0 .reduce/nor L_00000185caccd1d0;
L_00000185cac92970 .functor MUXZ 11, L_00000185cac0ffe8, L_00000185cac0ffa0, L_00000185cacce190, C4<>;
L_00000185cac957b0 .arith/sum 11, L_00000185cac92830, L_00000185cac92970;
L_00000185cac94b30 .part L_00000185cac957b0, 0, 10;
L_00000185cac964d0 .part L_00000185cac957b0, 10, 1;
L_00000185cac94e50 .concat [ 1 4 0 0], L_00000185cac964d0, L_00000185cac10030;
L_00000185cac95990 .arith/sum 5, L_00000185cac944f0, L_00000185cac94e50;
S_00000185cabbe140 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 219 0, S_00000185ca7939d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_00000185cabbfed0 .param/l "BS" 0 5 219, +C4<00000000000000000000000000001111>;
P_00000185cabbff08 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000100>;
P_00000185cabbff40 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000001001>;
L_00000185caca31a0 .functor OR 1, L_00000185cac8a450, L_00000185cac89eb0, C4<0>, C4<0>;
L_00000185caca2e90 .functor OR 1, L_00000185cac89730, L_00000185cac88dd0, C4<0>, C4<0>;
L_00000185caca3210 .functor XOR 1, L_00000185cac88e70, L_00000185cac89690, C4<0>, C4<0>;
L_00000185caca2100 .functor AND 1, L_00000185caca3210, L_00000185cac88830, C4<1>, C4<1>;
L_00000185caca2d40 .functor AND 1, L_00000185caca2100, L_00000185cac88b50, C4<1>, C4<1>;
L_00000185caca3280 .functor NOT 10, L_00000185cac87d90, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185caca2090 .functor AND 1, L_00000185cac88c90, L_00000185cac8c250, C4<1>, C4<1>;
L_00000185caca1d80 .functor NOT 10, L_00000185cac871b0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185caca2170 .functor AND 1, L_00000185caca2090, L_00000185cac8bb70, C4<1>, C4<1>;
L_00000185caca2db0 .functor NOT 5, L_00000185cac87a70, C4<00000>, C4<00000>, C4<00000>;
L_00000185caca2b10 .functor AND 1, L_00000185caca2170, L_00000185cac8c930, C4<1>, C4<1>;
L_00000185caca1fb0 .functor NOT 5, L_00000185cac87430, C4<00000>, C4<00000>, C4<00000>;
L_00000185caca2480 .functor AND 1, L_00000185caca2b10, L_00000185cac8bc10, C4<1>, C4<1>;
L_00000185caca3360 .functor OR 1, L_00000185caca2d40, L_00000185caca2480, C4<0>, C4<0>;
L_00000185cacb5a50 .functor AND 1, L_00000185caca3210, L_00000185caca3360, C4<1>, C4<1>;
L_00000185cacb5b30 .functor BUFZ 5, L_00000185cac8ff90, C4<00000>, C4<00000>, C4<00000>;
L_00000185cacb5c10 .functor BUFZ 10, L_00000185cac90ad0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185cacb5c80 .functor BUFZ 1, L_00000185caca2e90, C4<0>, C4<0>, C4<0>;
L_00000185cacce3c0 .functor AND 1, L_00000185cac907b0, L_00000185cacb5c80, C4<1>, C4<1>;
v00000185cabf9d10_0 .net "F", 15 0, L_00000185cac90030;  alias, 1 drivers
v00000185cabf91d0_0 .net "R", 15 0, L_00000185cac90a30;  1 drivers
v00000185cabf8910_0 .net "S", 15 0, v00000185cac02cd0_0;  alias, 1 drivers
v00000185cabf89b0_0 .net *"_ivl_109", 0 0, L_00000185cacb5a50;  1 drivers
L_00000185cac0f808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabf7f10_0 .net/2u *"_ivl_110", 0 0, L_00000185cac0f808;  1 drivers
v00000185cabf98b0_0 .net *"_ivl_112", 0 0, L_00000185cac90990;  1 drivers
v00000185cabf8af0_0 .net *"_ivl_117", 4 0, L_00000185cacb5b30;  1 drivers
v00000185cabf8b90_0 .net *"_ivl_122", 9 0, L_00000185cacb5c10;  1 drivers
L_00000185cac0f850 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabf9db0_0 .net/2u *"_ivl_125", 4 0, L_00000185cac0f850;  1 drivers
L_00000185cac0f898 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabf80f0_0 .net/2u *"_ivl_129", 4 0, L_00000185cac0f898;  1 drivers
v00000185cabf8cd0_0 .net *"_ivl_131", 0 0, L_00000185cac907b0;  1 drivers
L_00000185cac0f220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabf9e50_0 .net/2u *"_ivl_16", 0 0, L_00000185cac0f220;  1 drivers
v00000185cabf78d0_0 .net *"_ivl_18", 10 0, L_00000185cac890f0;  1 drivers
L_00000185cac0f268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabf7c90_0 .net/2u *"_ivl_22", 0 0, L_00000185cac0f268;  1 drivers
v00000185cabf7d30_0 .net *"_ivl_24", 10 0, L_00000185cac89f50;  1 drivers
L_00000185cac0f2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabf7fb0_0 .net/2u *"_ivl_28", 0 0, L_00000185cac0f2b0;  1 drivers
L_00000185cac0f2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabf8050_0 .net/2u *"_ivl_32", 0 0, L_00000185cac0f2f8;  1 drivers
v00000185cabf8190_0 .net *"_ivl_41", 9 0, L_00000185cac8a090;  1 drivers
v00000185cabfc0b0_0 .net *"_ivl_45", 9 0, L_00000185cac88a10;  1 drivers
v00000185cabfa7b0_0 .net *"_ivl_52", 0 0, L_00000185cac8a3b0;  1 drivers
v00000185cabfb6b0_0 .net *"_ivl_54", 0 0, L_00000185cac886f0;  1 drivers
v00000185cabfb890_0 .net *"_ivl_56", 0 0, L_00000185cac88330;  1 drivers
v00000185cabfa850_0 .net *"_ivl_58", 0 0, L_00000185cac8a4f0;  1 drivers
v00000185cabfa350_0 .net *"_ivl_60", 0 0, L_00000185cac892d0;  1 drivers
v00000185cabfbc50_0 .net *"_ivl_62", 0 0, L_00000185cac883d0;  1 drivers
v00000185cabfaa30_0 .net *"_ivl_66", 0 0, L_00000185cac88830;  1 drivers
v00000185cabfaad0_0 .net *"_ivl_69", 0 0, L_00000185caca2100;  1 drivers
v00000185cabfb570_0 .net *"_ivl_70", 0 0, L_00000185cac88b50;  1 drivers
v00000185cabfa3f0_0 .net *"_ivl_73", 0 0, L_00000185caca2d40;  1 drivers
v00000185cabfbbb0_0 .net *"_ivl_75", 0 0, L_00000185cac88c90;  1 drivers
v00000185cabfb070_0 .net *"_ivl_76", 9 0, L_00000185caca3280;  1 drivers
v00000185cabfc6f0_0 .net *"_ivl_79", 0 0, L_00000185cac8c250;  1 drivers
v00000185cabfa2b0_0 .net *"_ivl_81", 0 0, L_00000185caca2090;  1 drivers
v00000185cabfb4d0_0 .net *"_ivl_82", 9 0, L_00000185caca1d80;  1 drivers
v00000185cabfa490_0 .net *"_ivl_85", 0 0, L_00000185cac8bb70;  1 drivers
v00000185cabfc3d0_0 .net *"_ivl_87", 0 0, L_00000185caca2170;  1 drivers
v00000185cabfbcf0_0 .net *"_ivl_88", 4 0, L_00000185caca2db0;  1 drivers
v00000185cabfa5d0_0 .net *"_ivl_91", 0 0, L_00000185cac8c930;  1 drivers
v00000185cabfc470_0 .net *"_ivl_93", 0 0, L_00000185caca2b10;  1 drivers
v00000185cabfc510_0 .net *"_ivl_94", 4 0, L_00000185caca1fb0;  1 drivers
v00000185cabfa670_0 .net *"_ivl_97", 0 0, L_00000185cac8bc10;  1 drivers
v00000185cabfab70_0 .net *"_ivl_99", 0 0, L_00000185caca2480;  1 drivers
v00000185cabfbd90_0 .net "boolean1", 0 0, L_00000185cac8a310;  1 drivers
v00000185cabfc5b0_0 .net "boolean2", 0 0, L_00000185caca3210;  1 drivers
v00000185cabfb750_0 .net "diff_exp1", 4 0, L_00000185cac8a810;  1 drivers
v00000185cabfa530_0 .net "diff_exp2", 4 0, L_00000185cac89c30;  1 drivers
v00000185cabfb930_0 .net "e1", 4 0, L_00000185cac87a70;  1 drivers
v00000185cabfbb10_0 .net "e2", 4 0, L_00000185cac87430;  1 drivers
v00000185cabfc650_0 .net "exp_aux", 4 0, L_00000185cac89230;  1 drivers
v00000185cabfc150_0 .net "exp_sum_add", 4 0, L_00000185cacaeeb0;  1 drivers
v00000185cabfba70_0 .net "exp_sum_sub", 4 0, L_00000185cacb6700;  1 drivers
v00000185cabfb9d0_0 .net "final_exp", 4 0, L_00000185cac8ff90;  1 drivers
v00000185cabfac10_0 .net "g1", 0 0, L_00000185cac89370;  1 drivers
v00000185cabfbe30_0 .net "g1_shift", 0 0, L_00000185cac88290;  1 drivers
v00000185cabfb2f0_0 .net "g2", 0 0, L_00000185cac89ff0;  1 drivers
v00000185cabfa990_0 .net "g2_shift", 0 0, L_00000185cac8a270;  1 drivers
v00000185cabfbed0_0 .net "inexact", 0 0, L_00000185cacb5c80;  alias, 1 drivers
v00000185cabfb7f0_0 .net "inexact_m1", 0 0, L_00000185cac89730;  1 drivers
v00000185cabfacb0_0 .net "inexact_m2", 0 0, L_00000185cac88dd0;  1 drivers
v00000185cabfafd0_0 .net "is_same_exp", 0 0, L_00000185cac89a50;  1 drivers
v00000185cabfb110_0 .net "is_zero_result", 0 0, L_00000185caca3360;  1 drivers
v00000185cabfbf70_0 .net "lost_align", 0 0, L_00000185caca2e90;  1 drivers
v00000185cabfc010_0 .net "m1_10", 9 0, L_00000185cac89050;  1 drivers
v00000185cabfc1f0_0 .net "m1_11", 10 0, L_00000185cac8a590;  1 drivers
v00000185cabfad50_0 .net "m1_init", 9 0, L_00000185cac87d90;  1 drivers
v00000185cabfc790_0 .net "m1_shift", 10 0, L_00000185cac88150;  1 drivers
v00000185cabfa8f0_0 .net "m2_10", 9 0, L_00000185cac8a130;  1 drivers
v00000185cabfc290_0 .net "m2_11", 10 0, L_00000185cac8a630;  1 drivers
v00000185cabfc830_0 .net "m2_init", 9 0, L_00000185cac871b0;  1 drivers
v00000185cabfa710_0 .net "m2_shift", 10 0, L_00000185cac89e10;  1 drivers
v00000185cabfa210_0 .net "op_sum", 9 0, L_00000185cac90ad0;  1 drivers
v00000185cabfc330_0 .net "op_sum_add", 9 0, L_00000185cacaf310;  1 drivers
v00000185cabfa0d0_0 .net "op_sum_sub", 9 0, L_00000185cacb59e0;  1 drivers
v00000185cabfa170_0 .net "overflow", 0 0, L_00000185cac90210;  alias, 1 drivers
v00000185cabfadf0_0 .net "s1", 0 0, L_00000185cac88e70;  1 drivers
v00000185cabfae90_0 .net "s2", 0 0, L_00000185cac89690;  1 drivers
v00000185cabfaf30_0 .net "sign", 0 0, L_00000185cac88790;  1 drivers
v00000185cabfb1b0_0 .net "sticky_for_round", 0 0, L_00000185caca31a0;  1 drivers
v00000185cabfb430_0 .net "sticky_m1", 0 0, L_00000185cac8a450;  1 drivers
v00000185cabfb250_0 .net "sticky_m2", 0 0, L_00000185cac89eb0;  1 drivers
v00000185cabfb390_0 .net "underflow", 0 0, L_00000185cacce3c0;  alias, 1 drivers
L_00000185cac87d90 .part v00000185cac02cd0_0, 0, 10;
L_00000185cac871b0 .part L_00000185cac90a30, 0, 10;
L_00000185cac87a70 .part v00000185cac02cd0_0, 10, 5;
L_00000185cac87430 .part L_00000185cac90a30, 10, 5;
L_00000185cac88e70 .part v00000185cac02cd0_0, 15, 1;
L_00000185cac89690 .part L_00000185cac90a30, 15, 1;
L_00000185cac8a310 .cmp/gt 5, L_00000185cac87a70, L_00000185cac87430;
L_00000185cac89a50 .cmp/eq 5, L_00000185cac87a70, L_00000185cac87430;
L_00000185cac890f0 .concat [ 10 1 0 0], L_00000185cac87d90, L_00000185cac0f220;
L_00000185cac8a590 .functor MUXZ 11, L_00000185cac88150, L_00000185cac890f0, L_00000185cac8a310, C4<>;
L_00000185cac89f50 .concat [ 10 1 0 0], L_00000185cac871b0, L_00000185cac0f268;
L_00000185cac8a630 .functor MUXZ 11, L_00000185cac89f50, L_00000185cac89e10, L_00000185cac8a310, C4<>;
L_00000185cac89370 .functor MUXZ 1, L_00000185cac88290, L_00000185cac0f2b0, L_00000185cac8a310, C4<>;
L_00000185cac89ff0 .functor MUXZ 1, L_00000185cac0f2f8, L_00000185cac8a270, L_00000185cac8a310, C4<>;
L_00000185cac8a090 .part L_00000185cac88150, 0, 10;
L_00000185cac89050 .functor MUXZ 10, L_00000185cac8a090, L_00000185cac87d90, L_00000185cac8a310, C4<>;
L_00000185cac88a10 .part L_00000185cac89e10, 0, 10;
L_00000185cac8a130 .functor MUXZ 10, L_00000185cac871b0, L_00000185cac88a10, L_00000185cac8a310, C4<>;
L_00000185cac89230 .functor MUXZ 5, L_00000185cac87430, L_00000185cac87a70, L_00000185cac8a310, C4<>;
L_00000185cac8a3b0 .cmp/gt 5, L_00000185cac87a70, L_00000185cac87430;
L_00000185cac886f0 .cmp/gt 5, L_00000185cac87430, L_00000185cac87a70;
L_00000185cac88330 .cmp/ge 10, L_00000185cac87d90, L_00000185cac871b0;
L_00000185cac8a4f0 .functor MUXZ 1, L_00000185cac89690, L_00000185cac88e70, L_00000185cac88330, C4<>;
L_00000185cac892d0 .functor MUXZ 1, L_00000185cac8a4f0, L_00000185cac89690, L_00000185cac886f0, C4<>;
L_00000185cac883d0 .functor MUXZ 1, L_00000185cac892d0, L_00000185cac88e70, L_00000185cac8a3b0, C4<>;
L_00000185cac88790 .functor MUXZ 1, L_00000185cac88e70, L_00000185cac883d0, L_00000185caca3210, C4<>;
L_00000185cac88830 .cmp/eq 10, L_00000185cac87d90, L_00000185cac871b0;
L_00000185cac88b50 .cmp/eq 5, L_00000185cac87a70, L_00000185cac87430;
L_00000185cac88c90 .reduce/nor L_00000185caca3210;
L_00000185cac8c250 .reduce/and L_00000185caca3280;
L_00000185cac8bb70 .reduce/and L_00000185caca1d80;
L_00000185cac8c930 .reduce/and L_00000185caca2db0;
L_00000185cac8bc10 .reduce/and L_00000185caca1fb0;
L_00000185cac90ad0 .functor MUXZ 10, L_00000185cacaf310, L_00000185cacb59e0, L_00000185caca3210, C4<>;
L_00000185cac8ff90 .functor MUXZ 5, L_00000185cacaeeb0, L_00000185cacb6700, L_00000185caca3210, C4<>;
L_00000185cac90990 .functor MUXZ 1, L_00000185cac88790, L_00000185cac0f808, L_00000185cacb5a50, C4<>;
L_00000185cac90030 .concat8 [ 10 5 1 0], L_00000185cacb5c10, L_00000185cacb5b30, L_00000185cac90990;
L_00000185cac90210 .cmp/eq 5, L_00000185cac8ff90, L_00000185cac0f850;
L_00000185cac907b0 .cmp/eq 5, L_00000185cac8ff90, L_00000185cac0f898;
S_00000185cabbf0e0 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_00000185cabbe140;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000185cabbf950 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_00000185cabbf988 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_00000185cabbf9c0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v00000185cabc8990_0 .net "F", 10 0, L_00000185cac88150;  alias, 1 drivers
L_00000185cac0f100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabc8210_0 .net/2u *"_ivl_0", 0 0, L_00000185cac0f100;  1 drivers
v00000185cabc94d0_0 .net *"_ivl_13", 8 0, L_00000185cac88f10;  1 drivers
v00000185cabc9110_0 .net *"_ivl_17", 9 0, L_00000185cac89d70;  1 drivers
L_00000185cac0f148 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabc8670_0 .net/2u *"_ivl_2", 9 0, L_00000185cac0f148;  1 drivers
v00000185cabc9070_0 .net "full_value", 20 0, L_00000185cac88510;  1 drivers
v00000185cabc9390_0 .net "guard_bit", 0 0, L_00000185cac88290;  alias, 1 drivers
v00000185cabc8df0_0 .net "inexact_flag", 0 0, L_00000185cac89730;  alias, 1 drivers
v00000185cabca510_0 .net "mantisa", 9 0, L_00000185cac87d90;  alias, 1 drivers
v00000185cabc9c50_0 .net "shifted", 20 0, L_00000185cac88970;  1 drivers
v00000185cabc8030_0 .net "shifts", 4 0, L_00000185cac89c30;  alias, 1 drivers
v00000185cabc8350_0 .net "sticky_bits", 0 0, L_00000185cac8a450;  alias, 1 drivers
L_00000185cac88510 .concat [ 10 10 1 0], L_00000185cac0f148, L_00000185cac87d90, L_00000185cac0f100;
L_00000185cac88970 .shift/r 21, L_00000185cac88510, L_00000185cac89c30;
L_00000185cac88150 .part L_00000185cac88970, 10, 11;
L_00000185cac88290 .part L_00000185cac88970, 9, 1;
L_00000185cac88f10 .part L_00000185cac88970, 0, 9;
L_00000185cac8a450 .reduce/or L_00000185cac88f10;
L_00000185cac89d70 .part L_00000185cac88970, 0, 10;
L_00000185cac89730 .reduce/or L_00000185cac89d70;
S_00000185cabbf590 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_00000185cabbe140;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000185cabc0500 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_00000185cabc0538 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_00000185cabc0570 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v00000185cabc9cf0_0 .net "F", 10 0, L_00000185cac89e10;  alias, 1 drivers
L_00000185cac0f190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cabc9930_0 .net/2u *"_ivl_0", 0 0, L_00000185cac0f190;  1 drivers
v00000185cabc9570_0 .net *"_ivl_13", 8 0, L_00000185cac885b0;  1 drivers
v00000185cabc9a70_0 .net *"_ivl_17", 9 0, L_00000185cac89b90;  1 drivers
L_00000185cac0f1d8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabc9b10_0 .net/2u *"_ivl_2", 9 0, L_00000185cac0f1d8;  1 drivers
v00000185cabca1f0_0 .net "full_value", 20 0, L_00000185cac89190;  1 drivers
v00000185cabc96b0_0 .net "guard_bit", 0 0, L_00000185cac8a270;  alias, 1 drivers
v00000185cabc97f0_0 .net "inexact_flag", 0 0, L_00000185cac88dd0;  alias, 1 drivers
v00000185cabc9d90_0 .net "mantisa", 9 0, L_00000185cac871b0;  alias, 1 drivers
v00000185cabc9ed0_0 .net "shifted", 20 0, L_00000185cac89af0;  1 drivers
v00000185cabc9f70_0 .net "shifts", 4 0, L_00000185cac8a810;  alias, 1 drivers
v00000185cabc9890_0 .net "sticky_bits", 0 0, L_00000185cac89eb0;  alias, 1 drivers
L_00000185cac89190 .concat [ 10 10 1 0], L_00000185cac0f1d8, L_00000185cac871b0, L_00000185cac0f190;
L_00000185cac89af0 .shift/r 21, L_00000185cac89190, L_00000185cac8a810;
L_00000185cac89e10 .part L_00000185cac89af0, 10, 11;
L_00000185cac8a270 .part L_00000185cac89af0, 9, 1;
L_00000185cac885b0 .part L_00000185cac89af0, 0, 9;
L_00000185cac89eb0 .reduce/or L_00000185cac885b0;
L_00000185cac89b90 .part L_00000185cac89af0, 0, 10;
L_00000185cac88dd0 .reduce/or L_00000185cac89b90;
S_00000185cabbd7e0 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_00000185cabbe140;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_00000185cabbff80 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_00000185cabbffb8 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_00000185cabbfff0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_00000185cacb4630 .functor AND 1, L_00000185cac903f0, L_00000185cac90490, C4<1>, C4<1>;
L_00000185cacb5510 .functor AND 1, L_00000185cac89a50, L_00000185cac900d0, C4<1>, C4<1>;
L_00000185cacb3d70 .functor OR 1, L_00000185cacb4630, L_00000185cacb5510, C4<0>, C4<0>;
L_00000185cacb4b00 .functor AND 1, L_00000185cac90670, L_00000185cac90b70, C4<1>, C4<1>;
L_00000185cacb5660 .functor OR 1, L_00000185cacb4b00, L_00000185cac89a50, C4<0>, C4<0>;
L_00000185cacb5740 .functor AND 1, L_00000185cac8a310, L_00000185cac91930, C4<1>, C4<1>;
L_00000185cacb57b0 .functor OR 1, L_00000185cacb5660, L_00000185cacb5740, C4<0>, C4<0>;
L_00000185cacb6700 .functor BUFZ 5, L_00000185cac8fdb0, C4<00000>, C4<00000>, C4<00000>;
L_00000185cacb59e0 .functor BUFZ 10, L_00000185cac916b0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v00000185cabeb210_0 .net "Debe", 10 0, L_00000185cac8fef0;  1 drivers
v00000185cabebdf0_0 .net "Debe_e", 10 0, L_00000185cac91430;  1 drivers
v00000185cabeb7b0_0 .net "ExpAux", 4 0, L_00000185cac91bb0;  1 drivers
v00000185cabec890_0 .net "ExpFinal", 4 0, L_00000185cac8fdb0;  1 drivers
v00000185cabed830_0 .net "ExpIn", 4 0, L_00000185cac89230;  alias, 1 drivers
v00000185cabec430_0 .net "ExpOut", 4 0, L_00000185cacb6700;  alias, 1 drivers
v00000185cabec2f0_0 .net "ExpOutTemp", 4 0, L_00000185cac92010;  1 drivers
v00000185cabebe90_0 .net "F", 9 0, L_00000185cacb59e0;  alias, 1 drivers
v00000185cabed290_0 .net "FFinal", 9 0, L_00000185cac916b0;  1 drivers
v00000185cabed0b0_0 .net "FTemp", 9 0, L_00000185cac920b0;  1 drivers
v00000185cabeb0d0_0 .net "FToRound", 14 0, L_00000185cac91250;  1 drivers
v00000185cabeb2b0_0 .net "F_aux", 9 0, L_00000185cac8f6d0;  1 drivers
v00000185cabeb170_0 .net "F_aux_e", 9 0, L_00000185cac90350;  1 drivers
v00000185cabecbb0_0 .net "F_to_use", 9 0, L_00000185cac902b0;  1 drivers
v00000185cabecc50_0 .net "R", 9 0, L_00000185cac8a130;  alias, 1 drivers
v00000185cabeb5d0_0 .net "S", 9 0, L_00000185cac89050;  alias, 1 drivers
L_00000185cac0f580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabebfd0_0 .net/2u *"_ivl_145", 0 0, L_00000185cac0f580;  1 drivers
L_00000185cac0f5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabeb670_0 .net/2u *"_ivl_150", 0 0, L_00000185cac0f5c8;  1 drivers
v00000185cabed150_0 .net *"_ivl_157", 0 0, L_00000185cac903f0;  1 drivers
v00000185cabecd90_0 .net *"_ivl_159", 0 0, L_00000185cac90490;  1 drivers
v00000185cabed1f0_0 .net *"_ivl_161", 0 0, L_00000185cacb4630;  1 drivers
v00000185cabec070_0 .net *"_ivl_163", 0 0, L_00000185cac900d0;  1 drivers
v00000185cabeca70_0 .net *"_ivl_165", 0 0, L_00000185cacb5510;  1 drivers
v00000185cabeb350_0 .net *"_ivl_169", 0 0, L_00000185cac90670;  1 drivers
v00000185cabeb710_0 .net *"_ivl_171", 0 0, L_00000185cac90b70;  1 drivers
v00000185cabeb3f0_0 .net *"_ivl_173", 0 0, L_00000185cacb4b00;  1 drivers
v00000185cabed330_0 .net *"_ivl_175", 0 0, L_00000185cacb5660;  1 drivers
v00000185cabed6f0_0 .net *"_ivl_177", 0 0, L_00000185cac91930;  1 drivers
v00000185cabec110_0 .net *"_ivl_179", 0 0, L_00000185cacb5740;  1 drivers
v00000185cabec4d0_0 .net *"_ivl_185", 0 0, L_00000185cac90f30;  1 drivers
v00000185cabeb490_0 .net *"_ivl_190", 9 0, L_00000185cac8f9f0;  1 drivers
L_00000185cac0f658 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000185cabed3d0_0 .net/2u *"_ivl_194", 31 0, L_00000185cac0f658;  1 drivers
v00000185cabed470_0 .net *"_ivl_196", 31 0, L_00000185cac91070;  1 drivers
L_00000185cac0f6a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabeb850_0 .net *"_ivl_199", 26 0, L_00000185cac0f6a0;  1 drivers
v00000185cabec1b0_0 .net *"_ivl_200", 31 0, L_00000185cac91110;  1 drivers
v00000185cabeb8f0_0 .net *"_ivl_205", 4 0, L_00000185cac90d50;  1 drivers
v00000185cabed510_0 .net "cond_F_shift", 0 0, L_00000185cacb57b0;  1 drivers
v00000185cabec390_0 .net "cond_idx", 0 0, L_00000185cacb3d70;  1 drivers
v00000185cabec6b0_0 .net "idx", 4 0, L_00000185cac91c50;  1 drivers
v00000185cabec930_0 .net "idx_e", 4 0, L_00000185cac905d0;  1 drivers
v00000185cabec9d0_0 .net "idx_to_use", 4 0, L_00000185cac911b0;  1 drivers
v00000185cabed5b0_0 .net "is_mayus_exp", 0 0, L_00000185cac8a310;  alias, 1 drivers
v00000185cabeccf0_0 .net "is_same_exp", 0 0, L_00000185cac89a50;  alias, 1 drivers
v00000185cabef3b0_0 .net "lost_bits", 9 0, L_00000185cac8fb30;  1 drivers
L_00000185cac8e0f0 .part L_00000185cac89050, 0, 1;
L_00000185cac8d6f0 .part L_00000185cac8a130, 0, 1;
L_00000185cac8f270 .part L_00000185cac8fef0, 0, 1;
L_00000185cac8d790 .part L_00000185cac8a130, 0, 1;
L_00000185cac8dbf0 .part L_00000185cac89050, 0, 1;
L_00000185cac8d1f0 .part L_00000185cac91430, 0, 1;
L_00000185cac8ea50 .part L_00000185cac89050, 1, 1;
L_00000185cac8e190 .part L_00000185cac8a130, 1, 1;
L_00000185cac8f3b0 .part L_00000185cac8fef0, 1, 1;
L_00000185cac8dab0 .part L_00000185cac8a130, 1, 1;
L_00000185cac8ecd0 .part L_00000185cac89050, 1, 1;
L_00000185cac8eaf0 .part L_00000185cac91430, 1, 1;
L_00000185cac8f8b0 .part L_00000185cac89050, 2, 1;
L_00000185cac8e230 .part L_00000185cac8a130, 2, 1;
L_00000185cac8e410 .part L_00000185cac8fef0, 2, 1;
L_00000185cac8d830 .part L_00000185cac8a130, 2, 1;
L_00000185cac8eff0 .part L_00000185cac89050, 2, 1;
L_00000185cac8e730 .part L_00000185cac91430, 2, 1;
L_00000185cac8e7d0 .part L_00000185cac89050, 3, 1;
L_00000185cac8dc90 .part L_00000185cac8a130, 3, 1;
L_00000185cac8dd30 .part L_00000185cac8fef0, 3, 1;
L_00000185cac8d150 .part L_00000185cac8a130, 3, 1;
L_00000185cac8f310 .part L_00000185cac89050, 3, 1;
L_00000185cac8f770 .part L_00000185cac91430, 3, 1;
L_00000185cac8f1d0 .part L_00000185cac89050, 4, 1;
L_00000185cac8e4b0 .part L_00000185cac8a130, 4, 1;
L_00000185cac8df10 .part L_00000185cac8fef0, 4, 1;
L_00000185cac8db50 .part L_00000185cac8a130, 4, 1;
L_00000185cac8e550 .part L_00000185cac89050, 4, 1;
L_00000185cac8ddd0 .part L_00000185cac91430, 4, 1;
L_00000185cac8de70 .part L_00000185cac89050, 5, 1;
L_00000185cac8d8d0 .part L_00000185cac8a130, 5, 1;
L_00000185cac8f810 .part L_00000185cac8fef0, 5, 1;
L_00000185cac8f4f0 .part L_00000185cac8a130, 5, 1;
L_00000185cac8f090 .part L_00000185cac89050, 5, 1;
L_00000185cac8eeb0 .part L_00000185cac91430, 5, 1;
L_00000185cac8dfb0 .part L_00000185cac89050, 6, 1;
L_00000185cac8e870 .part L_00000185cac8a130, 6, 1;
L_00000185cac8d290 .part L_00000185cac8fef0, 6, 1;
L_00000185cac8f630 .part L_00000185cac8a130, 6, 1;
L_00000185cac8e2d0 .part L_00000185cac89050, 6, 1;
L_00000185cac8ed70 .part L_00000185cac91430, 6, 1;
L_00000185cac8e050 .part L_00000185cac89050, 7, 1;
L_00000185cac8e9b0 .part L_00000185cac8a130, 7, 1;
L_00000185cac8d5b0 .part L_00000185cac8fef0, 7, 1;
L_00000185cac8ef50 .part L_00000185cac8a130, 7, 1;
L_00000185cac8e910 .part L_00000185cac89050, 7, 1;
L_00000185cac8d3d0 .part L_00000185cac91430, 7, 1;
L_00000185cac8d330 .part L_00000185cac89050, 8, 1;
L_00000185cac8f590 .part L_00000185cac8a130, 8, 1;
L_00000185cac8d470 .part L_00000185cac8fef0, 8, 1;
L_00000185cac8e370 .part L_00000185cac8a130, 8, 1;
L_00000185cac8d510 .part L_00000185cac89050, 8, 1;
L_00000185cac8d650 .part L_00000185cac91430, 8, 1;
L_00000185cac8ec30 .part L_00000185cac89050, 9, 1;
L_00000185cac8ee10 .part L_00000185cac8a130, 9, 1;
L_00000185cac8f130 .part L_00000185cac8fef0, 9, 1;
LS_00000185cac8f6d0_0_0 .concat8 [ 1 1 1 1], L_00000185cacafcb0, L_00000185cacb0810, L_00000185cacb1ca0, L_00000185cacb06c0;
LS_00000185cac8f6d0_0_4 .concat8 [ 1 1 1 1], L_00000185cacb1bc0, L_00000185cacb2870, L_00000185cacb3a60, L_00000185cacb3050;
LS_00000185cac8f6d0_0_8 .concat8 [ 1 1 0 0], L_00000185cacb4c50, L_00000185cacb4710;
L_00000185cac8f6d0 .concat8 [ 4 4 2 0], LS_00000185cac8f6d0_0_0, LS_00000185cac8f6d0_0_4, LS_00000185cac8f6d0_0_8;
L_00000185cac8d970 .part L_00000185cac8a130, 9, 1;
L_00000185cac8da10 .part L_00000185cac89050, 9, 1;
L_00000185cac90fd0 .part L_00000185cac91430, 9, 1;
LS_00000185cac90350_0_0 .concat8 [ 1 1 1 1], L_00000185cacb1f40, L_00000185cacb0570, L_00000185cacb0650, L_00000185cacb15a0;
LS_00000185cac90350_0_4 .concat8 [ 1 1 1 1], L_00000185cacb2170, L_00000185cacb3bb0, L_00000185cacb3c90, L_00000185cacb2800;
LS_00000185cac90350_0_8 .concat8 [ 1 1 0 0], L_00000185cacb4400, L_00000185cacb5350;
L_00000185cac90350 .concat8 [ 4 4 2 0], LS_00000185cac90350_0_0, LS_00000185cac90350_0_4, LS_00000185cac90350_0_8;
LS_00000185cac8fef0_0_0 .concat8 [ 1 1 1 1], L_00000185cac0f580, L_00000185cacafbd0, L_00000185cacb1e60, L_00000185cacb13e0;
LS_00000185cac8fef0_0_4 .concat8 [ 1 1 1 1], L_00000185cacb0960, L_00000185cacb1a70, L_00000185cacb2b80, L_00000185cacb3c20;
LS_00000185cac8fef0_0_8 .concat8 [ 1 1 1 0], L_00000185cacb2fe0, L_00000185cacb5430, L_00000185cacb56d0;
L_00000185cac8fef0 .concat8 [ 4 4 3 0], LS_00000185cac8fef0_0_0, LS_00000185cac8fef0_0_4, LS_00000185cac8fef0_0_8;
LS_00000185cac91430_0_0 .concat8 [ 1 1 1 1], L_00000185cac0f5c8, L_00000185cacaea50, L_00000185cacb2100, L_00000185cacb0c70;
LS_00000185cac91430_0_4 .concat8 [ 1 1 1 1], L_00000185cacb0ce0, L_00000185cacb34b0, L_00000185cacb24f0, L_00000185cacb25d0;
LS_00000185cac91430_0_8 .concat8 [ 1 1 1 0], L_00000185cacb2790, L_00000185cacb3ec0, L_00000185cacb4ef0;
L_00000185cac91430 .concat8 [ 4 4 3 0], LS_00000185cac91430_0_0, LS_00000185cac91430_0_4, LS_00000185cac91430_0_8;
L_00000185cac91c50 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_00000185cac8f6d0 (v00000185cabca650_0) S_00000185cabbdc90;
L_00000185cac905d0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_00000185cac90350 (v00000185cabca650_0) S_00000185cabbdc90;
L_00000185cac903f0 .reduce/nor L_00000185cac8a310;
L_00000185cac90490 .reduce/nor L_00000185cac89a50;
L_00000185cac900d0 .part L_00000185cac8fef0, 10, 1;
L_00000185cac90670 .reduce/nor L_00000185cac8a310;
L_00000185cac90b70 .part L_00000185cac91430, 10, 1;
L_00000185cac91930 .part L_00000185cac8fef0, 10, 1;
L_00000185cac911b0 .functor MUXZ 5, L_00000185cac91c50, L_00000185cac905d0, L_00000185cacb3d70, C4<>;
L_00000185cac90f30 .reduce/nor L_00000185cac8a310;
L_00000185cac902b0 .functor MUXZ 10, L_00000185cac8f6d0, L_00000185cac90350, L_00000185cac90f30, C4<>;
L_00000185cac92010 .functor MUXZ 5, L_00000185cac89230, L_00000185cac91bb0, L_00000185cacb57b0, C4<>;
L_00000185cac8f9f0 .shift/l 10, L_00000185cac902b0, L_00000185cac911b0;
L_00000185cac920b0 .functor MUXZ 10, L_00000185cac902b0, L_00000185cac8f9f0, L_00000185cacb57b0, C4<>;
L_00000185cac91070 .concat [ 5 27 0 0], L_00000185cac911b0, L_00000185cac0f6a0;
L_00000185cac91110 .arith/sub 32, L_00000185cac0f658, L_00000185cac91070;
L_00000185cac8fb30 .shift/r 10, L_00000185cac902b0, L_00000185cac91110;
L_00000185cac90d50 .part L_00000185cac8fb30, 0, 5;
L_00000185cac91250 .concat [ 5 10 0 0], L_00000185cac90d50, L_00000185cac920b0;
S_00000185cabbdc90 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_00000185cabbd7e0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_00000185cabbdc90
v00000185cabca0b0_0 .var "found", 0 0;
v00000185cabc8cb0_0 .var/i "idx", 31 0;
v00000185cabca650_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cabca0b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v00000185cabc8cb0_0, 0, 32;
T_3.12 ;
    %load/vec4 v00000185cabc8cb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v00000185cabca650_0;
    %load/vec4 v00000185cabc8cb0_0;
    %part/s 1;
    %load/vec4 v00000185cabca0b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v00000185cabc8cb0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabca0b0_0, 0, 1;
T_3.14 ;
    %load/vec4 v00000185cabc8cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000185cabc8cb0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_00000185cabbde20 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab12b10 .param/l "i" 0 5 168, +C4<00>;
S_00000185cabbdfb0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabbde20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacafaf0 .functor NOT 1, L_00000185cac8e0f0, C4<0>, C4<0>, C4<0>;
L_00000185cacaf460 .functor AND 1, L_00000185cacafaf0, L_00000185cac8d6f0, C4<1>, C4<1>;
L_00000185cacb00a0 .functor NOT 1, L_00000185cac8e0f0, C4<0>, C4<0>, C4<0>;
L_00000185cacaf070 .functor AND 1, L_00000185cacb00a0, L_00000185cac8f270, C4<1>, C4<1>;
L_00000185cacaecf0 .functor OR 1, L_00000185cacaf460, L_00000185cacaf070, C4<0>, C4<0>;
L_00000185cacb0490 .functor AND 1, L_00000185cac8d6f0, L_00000185cac8f270, C4<1>, C4<1>;
L_00000185cacafbd0 .functor OR 1, L_00000185cacaecf0, L_00000185cacb0490, C4<0>, C4<0>;
L_00000185cacb0500 .functor XOR 1, L_00000185cac8e0f0, L_00000185cac8d6f0, C4<0>, C4<0>;
L_00000185cacafcb0 .functor XOR 1, L_00000185cacb0500, L_00000185cac8f270, C4<0>, C4<0>;
v00000185cabc8710_0 .net "Debe", 0 0, L_00000185cacafbd0;  1 drivers
v00000185cabca150_0 .net "Din", 0 0, L_00000185cac8f270;  1 drivers
v00000185cabca290_0 .net "Dout", 0 0, L_00000185cacafcb0;  1 drivers
v00000185cabca330_0 .net "Ri", 0 0, L_00000185cac8d6f0;  1 drivers
v00000185cabca470_0 .net "Si", 0 0, L_00000185cac8e0f0;  1 drivers
v00000185cabc80d0_0 .net *"_ivl_0", 0 0, L_00000185cacafaf0;  1 drivers
v00000185cabc82b0_0 .net *"_ivl_10", 0 0, L_00000185cacb0490;  1 drivers
v00000185cabca6f0_0 .net *"_ivl_14", 0 0, L_00000185cacb0500;  1 drivers
v00000185cabca5b0_0 .net *"_ivl_2", 0 0, L_00000185cacaf460;  1 drivers
v00000185cabc8170_0 .net *"_ivl_4", 0 0, L_00000185cacb00a0;  1 drivers
v00000185cabc91b0_0 .net *"_ivl_6", 0 0, L_00000185cacaf070;  1 drivers
v00000185cabc83f0_0 .net *"_ivl_8", 0 0, L_00000185cacaecf0;  1 drivers
S_00000185cabbe2d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabbde20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacae970 .functor NOT 1, L_00000185cac8d790, C4<0>, C4<0>, C4<0>;
L_00000185cacaeb30 .functor AND 1, L_00000185cacae970, L_00000185cac8dbf0, C4<1>, C4<1>;
L_00000185cacaf380 .functor NOT 1, L_00000185cac8d790, C4<0>, C4<0>, C4<0>;
L_00000185cacafd20 .functor AND 1, L_00000185cacaf380, L_00000185cac8d1f0, C4<1>, C4<1>;
L_00000185cacaef20 .functor OR 1, L_00000185cacaeb30, L_00000185cacafd20, C4<0>, C4<0>;
L_00000185cacae9e0 .functor AND 1, L_00000185cac8dbf0, L_00000185cac8d1f0, C4<1>, C4<1>;
L_00000185cacaea50 .functor OR 1, L_00000185cacaef20, L_00000185cacae9e0, C4<0>, C4<0>;
L_00000185cacaeac0 .functor XOR 1, L_00000185cac8d790, L_00000185cac8dbf0, C4<0>, C4<0>;
L_00000185cacb1f40 .functor XOR 1, L_00000185cacaeac0, L_00000185cac8d1f0, C4<0>, C4<0>;
v00000185cabc8490_0 .net "Debe", 0 0, L_00000185cacaea50;  1 drivers
v00000185cabc87b0_0 .net "Din", 0 0, L_00000185cac8d1f0;  1 drivers
v00000185cabc8ad0_0 .net "Dout", 0 0, L_00000185cacb1f40;  1 drivers
v00000185cabc8b70_0 .net "Ri", 0 0, L_00000185cac8dbf0;  1 drivers
v00000185cabc8850_0 .net "Si", 0 0, L_00000185cac8d790;  1 drivers
v00000185cabc8d50_0 .net *"_ivl_0", 0 0, L_00000185cacae970;  1 drivers
v00000185cabc9430_0 .net *"_ivl_10", 0 0, L_00000185cacae9e0;  1 drivers
v00000185cabc88f0_0 .net *"_ivl_14", 0 0, L_00000185cacaeac0;  1 drivers
v00000185cabc8c10_0 .net *"_ivl_2", 0 0, L_00000185cacaeb30;  1 drivers
v00000185cabc8e90_0 .net *"_ivl_4", 0 0, L_00000185cacaf380;  1 drivers
v00000185cabc8f30_0 .net *"_ivl_6", 0 0, L_00000185cacafd20;  1 drivers
v00000185cabc8fd0_0 .net *"_ivl_8", 0 0, L_00000185cacaef20;  1 drivers
S_00000185cabbe460 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab12750 .param/l "i" 0 5 168, +C4<01>;
S_00000185cabbe780 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabbe460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb1300 .functor NOT 1, L_00000185cac8ea50, C4<0>, C4<0>, C4<0>;
L_00000185cacb1c30 .functor AND 1, L_00000185cacb1300, L_00000185cac8e190, C4<1>, C4<1>;
L_00000185cacb07a0 .functor NOT 1, L_00000185cac8ea50, C4<0>, C4<0>, C4<0>;
L_00000185cacb16f0 .functor AND 1, L_00000185cacb07a0, L_00000185cac8f3b0, C4<1>, C4<1>;
L_00000185cacb2090 .functor OR 1, L_00000185cacb1c30, L_00000185cacb16f0, C4<0>, C4<0>;
L_00000185cacb0f80 .functor AND 1, L_00000185cac8e190, L_00000185cac8f3b0, C4<1>, C4<1>;
L_00000185cacb1e60 .functor OR 1, L_00000185cacb2090, L_00000185cacb0f80, C4<0>, C4<0>;
L_00000185cacb14c0 .functor XOR 1, L_00000185cac8ea50, L_00000185cac8e190, C4<0>, C4<0>;
L_00000185cacb0810 .functor XOR 1, L_00000185cacb14c0, L_00000185cac8f3b0, C4<0>, C4<0>;
v00000185cabc9250_0 .net "Debe", 0 0, L_00000185cacb1e60;  1 drivers
v00000185cabc92f0_0 .net "Din", 0 0, L_00000185cac8f3b0;  1 drivers
v00000185cabcabf0_0 .net "Dout", 0 0, L_00000185cacb0810;  1 drivers
v00000185cabcc8b0_0 .net "Ri", 0 0, L_00000185cac8e190;  1 drivers
v00000185cabcbb90_0 .net "Si", 0 0, L_00000185cac8ea50;  1 drivers
v00000185cabcbff0_0 .net *"_ivl_0", 0 0, L_00000185cacb1300;  1 drivers
v00000185cabcb870_0 .net *"_ivl_10", 0 0, L_00000185cacb0f80;  1 drivers
v00000185cabcc9f0_0 .net *"_ivl_14", 0 0, L_00000185cacb14c0;  1 drivers
v00000185cabcc950_0 .net *"_ivl_2", 0 0, L_00000185cacb1c30;  1 drivers
v00000185cabcb190_0 .net *"_ivl_4", 0 0, L_00000185cacb07a0;  1 drivers
v00000185cabcadd0_0 .net *"_ivl_6", 0 0, L_00000185cacb16f0;  1 drivers
v00000185cabcac90_0 .net *"_ivl_8", 0 0, L_00000185cacb2090;  1 drivers
S_00000185cabbe910 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabbe460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb1760 .functor NOT 1, L_00000185cac8dab0, C4<0>, C4<0>, C4<0>;
L_00000185cacb10d0 .functor AND 1, L_00000185cacb1760, L_00000185cac8ecd0, C4<1>, C4<1>;
L_00000185cacb0c00 .functor NOT 1, L_00000185cac8dab0, C4<0>, C4<0>, C4<0>;
L_00000185cacb0ff0 .functor AND 1, L_00000185cacb0c00, L_00000185cac8eaf0, C4<1>, C4<1>;
L_00000185cacb09d0 .functor OR 1, L_00000185cacb10d0, L_00000185cacb0ff0, C4<0>, C4<0>;
L_00000185cacb0880 .functor AND 1, L_00000185cac8ecd0, L_00000185cac8eaf0, C4<1>, C4<1>;
L_00000185cacb2100 .functor OR 1, L_00000185cacb09d0, L_00000185cacb0880, C4<0>, C4<0>;
L_00000185cacb1fb0 .functor XOR 1, L_00000185cac8dab0, L_00000185cac8ecd0, C4<0>, C4<0>;
L_00000185cacb0570 .functor XOR 1, L_00000185cacb1fb0, L_00000185cac8eaf0, C4<0>, C4<0>;
v00000185cabcbf50_0 .net "Debe", 0 0, L_00000185cacb2100;  1 drivers
v00000185cabccb30_0 .net "Din", 0 0, L_00000185cac8eaf0;  1 drivers
v00000185cabcc130_0 .net "Dout", 0 0, L_00000185cacb0570;  1 drivers
v00000185cabcca90_0 .net "Ri", 0 0, L_00000185cac8ecd0;  1 drivers
v00000185cabcbc30_0 .net "Si", 0 0, L_00000185cac8dab0;  1 drivers
v00000185cabcc1d0_0 .net *"_ivl_0", 0 0, L_00000185cacb1760;  1 drivers
v00000185cabcc310_0 .net *"_ivl_10", 0 0, L_00000185cacb0880;  1 drivers
v00000185cabcafb0_0 .net *"_ivl_14", 0 0, L_00000185cacb1fb0;  1 drivers
v00000185cabcb370_0 .net *"_ivl_2", 0 0, L_00000185cacb10d0;  1 drivers
v00000185cabcad30_0 .net *"_ivl_4", 0 0, L_00000185cacb0c00;  1 drivers
v00000185cabcb9b0_0 .net *"_ivl_6", 0 0, L_00000185cacb0ff0;  1 drivers
v00000185cabcc810_0 .net *"_ivl_8", 0 0, L_00000185cacb09d0;  1 drivers
S_00000185cabbeaa0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab12950 .param/l "i" 0 5 168, +C4<010>;
S_00000185cabd1ad0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabbeaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb0e30 .functor NOT 1, L_00000185cac8f8b0, C4<0>, C4<0>, C4<0>;
L_00000185cacb1060 .functor AND 1, L_00000185cacb0e30, L_00000185cac8e230, C4<1>, C4<1>;
L_00000185cacb1ed0 .functor NOT 1, L_00000185cac8f8b0, C4<0>, C4<0>, C4<0>;
L_00000185cacb1840 .functor AND 1, L_00000185cacb1ed0, L_00000185cac8e410, C4<1>, C4<1>;
L_00000185cacb05e0 .functor OR 1, L_00000185cacb1060, L_00000185cacb1840, C4<0>, C4<0>;
L_00000185cacb0ea0 .functor AND 1, L_00000185cac8e230, L_00000185cac8e410, C4<1>, C4<1>;
L_00000185cacb13e0 .functor OR 1, L_00000185cacb05e0, L_00000185cacb0ea0, C4<0>, C4<0>;
L_00000185cacb11b0 .functor XOR 1, L_00000185cac8f8b0, L_00000185cac8e230, C4<0>, C4<0>;
L_00000185cacb1ca0 .functor XOR 1, L_00000185cacb11b0, L_00000185cac8e410, C4<0>, C4<0>;
v00000185cabccdb0_0 .net "Debe", 0 0, L_00000185cacb13e0;  1 drivers
v00000185cabcb730_0 .net "Din", 0 0, L_00000185cac8e410;  1 drivers
v00000185cabcb2d0_0 .net "Dout", 0 0, L_00000185cacb1ca0;  1 drivers
v00000185cabcb050_0 .net "Ri", 0 0, L_00000185cac8e230;  1 drivers
v00000185cabcb690_0 .net "Si", 0 0, L_00000185cac8f8b0;  1 drivers
v00000185cabcbeb0_0 .net *"_ivl_0", 0 0, L_00000185cacb0e30;  1 drivers
v00000185cabcb4b0_0 .net *"_ivl_10", 0 0, L_00000185cacb0ea0;  1 drivers
v00000185cabcc630_0 .net *"_ivl_14", 0 0, L_00000185cacb11b0;  1 drivers
v00000185cabcc6d0_0 .net *"_ivl_2", 0 0, L_00000185cacb1060;  1 drivers
v00000185cabcb230_0 .net *"_ivl_4", 0 0, L_00000185cacb1ed0;  1 drivers
v00000185cabcc090_0 .net *"_ivl_6", 0 0, L_00000185cacb1840;  1 drivers
v00000185cabcc270_0 .net *"_ivl_8", 0 0, L_00000185cacb05e0;  1 drivers
S_00000185cabd1c60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabbeaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb0b90 .functor NOT 1, L_00000185cac8d830, C4<0>, C4<0>, C4<0>;
L_00000185cacb1d10 .functor AND 1, L_00000185cacb0b90, L_00000185cac8eff0, C4<1>, C4<1>;
L_00000185cacb1220 .functor NOT 1, L_00000185cac8d830, C4<0>, C4<0>, C4<0>;
L_00000185cacb0b20 .functor AND 1, L_00000185cacb1220, L_00000185cac8e730, C4<1>, C4<1>;
L_00000185cacb1d80 .functor OR 1, L_00000185cacb1d10, L_00000185cacb0b20, C4<0>, C4<0>;
L_00000185cacb2020 .functor AND 1, L_00000185cac8eff0, L_00000185cac8e730, C4<1>, C4<1>;
L_00000185cacb0c70 .functor OR 1, L_00000185cacb1d80, L_00000185cacb2020, C4<0>, C4<0>;
L_00000185cacb1530 .functor XOR 1, L_00000185cac8d830, L_00000185cac8eff0, C4<0>, C4<0>;
L_00000185cacb0650 .functor XOR 1, L_00000185cacb1530, L_00000185cac8e730, C4<0>, C4<0>;
v00000185cabcb7d0_0 .net "Debe", 0 0, L_00000185cacb0c70;  1 drivers
v00000185cabcbcd0_0 .net "Din", 0 0, L_00000185cac8e730;  1 drivers
v00000185cabcae70_0 .net "Dout", 0 0, L_00000185cacb0650;  1 drivers
v00000185cabcb410_0 .net "Ri", 0 0, L_00000185cac8eff0;  1 drivers
v00000185cabcaf10_0 .net "Si", 0 0, L_00000185cac8d830;  1 drivers
v00000185cabcb910_0 .net *"_ivl_0", 0 0, L_00000185cacb0b90;  1 drivers
v00000185cabcbd70_0 .net *"_ivl_10", 0 0, L_00000185cacb2020;  1 drivers
v00000185cabcc3b0_0 .net *"_ivl_14", 0 0, L_00000185cacb1530;  1 drivers
v00000185cabcba50_0 .net *"_ivl_2", 0 0, L_00000185cacb1d10;  1 drivers
v00000185cabca970_0 .net *"_ivl_4", 0 0, L_00000185cacb1220;  1 drivers
v00000185cabcc770_0 .net *"_ivl_6", 0 0, L_00000185cacb0b20;  1 drivers
v00000185cabcb550_0 .net *"_ivl_8", 0 0, L_00000185cacb1d80;  1 drivers
S_00000185cabd1f80 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab12910 .param/l "i" 0 5 168, +C4<011>;
S_00000185cabd1df0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabd1f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb1920 .functor NOT 1, L_00000185cac8e7d0, C4<0>, C4<0>, C4<0>;
L_00000185cacb1450 .functor AND 1, L_00000185cacb1920, L_00000185cac8dc90, C4<1>, C4<1>;
L_00000185cacb0d50 .functor NOT 1, L_00000185cac8e7d0, C4<0>, C4<0>, C4<0>;
L_00000185cacb1140 .functor AND 1, L_00000185cacb0d50, L_00000185cac8dd30, C4<1>, C4<1>;
L_00000185cacb17d0 .functor OR 1, L_00000185cacb1450, L_00000185cacb1140, C4<0>, C4<0>;
L_00000185cacb08f0 .functor AND 1, L_00000185cac8dc90, L_00000185cac8dd30, C4<1>, C4<1>;
L_00000185cacb0960 .functor OR 1, L_00000185cacb17d0, L_00000185cacb08f0, C4<0>, C4<0>;
L_00000185cacb1df0 .functor XOR 1, L_00000185cac8e7d0, L_00000185cac8dc90, C4<0>, C4<0>;
L_00000185cacb06c0 .functor XOR 1, L_00000185cacb1df0, L_00000185cac8dd30, C4<0>, C4<0>;
v00000185cabcc450_0 .net "Debe", 0 0, L_00000185cacb0960;  1 drivers
v00000185cabcc4f0_0 .net "Din", 0 0, L_00000185cac8dd30;  1 drivers
v00000185cabcb0f0_0 .net "Dout", 0 0, L_00000185cacb06c0;  1 drivers
v00000185cabcbe10_0 .net "Ri", 0 0, L_00000185cac8dc90;  1 drivers
v00000185cabcbaf0_0 .net "Si", 0 0, L_00000185cac8e7d0;  1 drivers
v00000185cabcb5f0_0 .net *"_ivl_0", 0 0, L_00000185cacb1920;  1 drivers
v00000185cabccbd0_0 .net *"_ivl_10", 0 0, L_00000185cacb08f0;  1 drivers
v00000185cabccc70_0 .net *"_ivl_14", 0 0, L_00000185cacb1df0;  1 drivers
v00000185cabcc590_0 .net *"_ivl_2", 0 0, L_00000185cacb1450;  1 drivers
v00000185cabccd10_0 .net *"_ivl_4", 0 0, L_00000185cacb0d50;  1 drivers
v00000185cabcce50_0 .net *"_ivl_6", 0 0, L_00000185cacb1140;  1 drivers
v00000185cabccef0_0 .net *"_ivl_8", 0 0, L_00000185cacb17d0;  1 drivers
S_00000185cabd1300 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabd1f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb0730 .functor NOT 1, L_00000185cac8d150, C4<0>, C4<0>, C4<0>;
L_00000185cacb18b0 .functor AND 1, L_00000185cacb0730, L_00000185cac8f310, C4<1>, C4<1>;
L_00000185cacb1290 .functor NOT 1, L_00000185cac8d150, C4<0>, C4<0>, C4<0>;
L_00000185cacb0a40 .functor AND 1, L_00000185cacb1290, L_00000185cac8f770, C4<1>, C4<1>;
L_00000185cacb0ab0 .functor OR 1, L_00000185cacb18b0, L_00000185cacb0a40, C4<0>, C4<0>;
L_00000185cacb1990 .functor AND 1, L_00000185cac8f310, L_00000185cac8f770, C4<1>, C4<1>;
L_00000185cacb0ce0 .functor OR 1, L_00000185cacb0ab0, L_00000185cacb1990, C4<0>, C4<0>;
L_00000185cacb0dc0 .functor XOR 1, L_00000185cac8d150, L_00000185cac8f310, C4<0>, C4<0>;
L_00000185cacb15a0 .functor XOR 1, L_00000185cacb0dc0, L_00000185cac8f770, C4<0>, C4<0>;
v00000185cabccf90_0 .net "Debe", 0 0, L_00000185cacb0ce0;  1 drivers
v00000185cabca830_0 .net "Din", 0 0, L_00000185cac8f770;  1 drivers
v00000185cabca8d0_0 .net "Dout", 0 0, L_00000185cacb15a0;  1 drivers
v00000185cabcaa10_0 .net "Ri", 0 0, L_00000185cac8f310;  1 drivers
v00000185cabcaab0_0 .net "Si", 0 0, L_00000185cac8d150;  1 drivers
v00000185cabcab50_0 .net *"_ivl_0", 0 0, L_00000185cacb0730;  1 drivers
v00000185cabcde90_0 .net *"_ivl_10", 0 0, L_00000185cacb1990;  1 drivers
v00000185cabce6b0_0 .net *"_ivl_14", 0 0, L_00000185cacb0dc0;  1 drivers
v00000185cabcdcb0_0 .net *"_ivl_2", 0 0, L_00000185cacb18b0;  1 drivers
v00000185cabcf650_0 .net *"_ivl_4", 0 0, L_00000185cacb1290;  1 drivers
v00000185cabced90_0 .net *"_ivl_6", 0 0, L_00000185cacb0a40;  1 drivers
v00000185cabcd990_0 .net *"_ivl_8", 0 0, L_00000185cacb0ab0;  1 drivers
S_00000185cabd2110 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab12510 .param/l "i" 0 5 168, +C4<0100>;
S_00000185cabd1940 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabd2110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb0f10 .functor NOT 1, L_00000185cac8f1d0, C4<0>, C4<0>, C4<0>;
L_00000185cacb1370 .functor AND 1, L_00000185cacb0f10, L_00000185cac8e4b0, C4<1>, C4<1>;
L_00000185cacb1610 .functor NOT 1, L_00000185cac8f1d0, C4<0>, C4<0>, C4<0>;
L_00000185cacb1680 .functor AND 1, L_00000185cacb1610, L_00000185cac8df10, C4<1>, C4<1>;
L_00000185cacb1b50 .functor OR 1, L_00000185cacb1370, L_00000185cacb1680, C4<0>, C4<0>;
L_00000185cacb1a00 .functor AND 1, L_00000185cac8e4b0, L_00000185cac8df10, C4<1>, C4<1>;
L_00000185cacb1a70 .functor OR 1, L_00000185cacb1b50, L_00000185cacb1a00, C4<0>, C4<0>;
L_00000185cacb1ae0 .functor XOR 1, L_00000185cac8f1d0, L_00000185cac8e4b0, C4<0>, C4<0>;
L_00000185cacb1bc0 .functor XOR 1, L_00000185cacb1ae0, L_00000185cac8df10, C4<0>, C4<0>;
v00000185cabcd2b0_0 .net "Debe", 0 0, L_00000185cacb1a70;  1 drivers
v00000185cabcebb0_0 .net "Din", 0 0, L_00000185cac8df10;  1 drivers
v00000185cabcda30_0 .net "Dout", 0 0, L_00000185cacb1bc0;  1 drivers
v00000185cabcd530_0 .net "Ri", 0 0, L_00000185cac8e4b0;  1 drivers
v00000185cabcf1f0_0 .net "Si", 0 0, L_00000185cac8f1d0;  1 drivers
v00000185cabceb10_0 .net *"_ivl_0", 0 0, L_00000185cacb0f10;  1 drivers
v00000185cabcdd50_0 .net *"_ivl_10", 0 0, L_00000185cacb1a00;  1 drivers
v00000185cabce750_0 .net *"_ivl_14", 0 0, L_00000185cacb1ae0;  1 drivers
v00000185cabce430_0 .net *"_ivl_2", 0 0, L_00000185cacb1370;  1 drivers
v00000185cabcea70_0 .net *"_ivl_4", 0 0, L_00000185cacb1610;  1 drivers
v00000185cabcec50_0 .net *"_ivl_6", 0 0, L_00000185cacb1680;  1 drivers
v00000185cabcd5d0_0 .net *"_ivl_8", 0 0, L_00000185cacb1b50;  1 drivers
S_00000185cabd0fe0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabd2110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb3b40 .functor NOT 1, L_00000185cac8db50, C4<0>, C4<0>, C4<0>;
L_00000185cacb3910 .functor AND 1, L_00000185cacb3b40, L_00000185cac8e550, C4<1>, C4<1>;
L_00000185cacb23a0 .functor NOT 1, L_00000185cac8db50, C4<0>, C4<0>, C4<0>;
L_00000185cacb2950 .functor AND 1, L_00000185cacb23a0, L_00000185cac8ddd0, C4<1>, C4<1>;
L_00000185cacb2a30 .functor OR 1, L_00000185cacb3910, L_00000185cacb2950, C4<0>, C4<0>;
L_00000185cacb29c0 .functor AND 1, L_00000185cac8e550, L_00000185cac8ddd0, C4<1>, C4<1>;
L_00000185cacb34b0 .functor OR 1, L_00000185cacb2a30, L_00000185cacb29c0, C4<0>, C4<0>;
L_00000185cacb2aa0 .functor XOR 1, L_00000185cac8db50, L_00000185cac8e550, C4<0>, C4<0>;
L_00000185cacb2170 .functor XOR 1, L_00000185cacb2aa0, L_00000185cac8ddd0, C4<0>, C4<0>;
v00000185cabcecf0_0 .net "Debe", 0 0, L_00000185cacb34b0;  1 drivers
v00000185cabce7f0_0 .net "Din", 0 0, L_00000185cac8ddd0;  1 drivers
v00000185cabcd710_0 .net "Dout", 0 0, L_00000185cacb2170;  1 drivers
v00000185cabcd670_0 .net "Ri", 0 0, L_00000185cac8e550;  1 drivers
v00000185cabceed0_0 .net "Si", 0 0, L_00000185cac8db50;  1 drivers
v00000185cabcf290_0 .net *"_ivl_0", 0 0, L_00000185cacb3b40;  1 drivers
v00000185cabcd0d0_0 .net *"_ivl_10", 0 0, L_00000185cacb29c0;  1 drivers
v00000185cabce4d0_0 .net *"_ivl_14", 0 0, L_00000185cacb2aa0;  1 drivers
v00000185cabcd170_0 .net *"_ivl_2", 0 0, L_00000185cacb3910;  1 drivers
v00000185cabce930_0 .net *"_ivl_4", 0 0, L_00000185cacb23a0;  1 drivers
v00000185cabcdfd0_0 .net *"_ivl_6", 0 0, L_00000185cacb2950;  1 drivers
v00000185cabcee30_0 .net *"_ivl_8", 0 0, L_00000185cacb2a30;  1 drivers
S_00000185cabd1490 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab121d0 .param/l "i" 0 5 168, +C4<0101>;
S_00000185cabd1620 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabd1490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb2b10 .functor NOT 1, L_00000185cac8de70, C4<0>, C4<0>, C4<0>;
L_00000185cacb33d0 .functor AND 1, L_00000185cacb2b10, L_00000185cac8d8d0, C4<1>, C4<1>;
L_00000185cacb3830 .functor NOT 1, L_00000185cac8de70, C4<0>, C4<0>, C4<0>;
L_00000185cacb3d00 .functor AND 1, L_00000185cacb3830, L_00000185cac8f810, C4<1>, C4<1>;
L_00000185cacb2e90 .functor OR 1, L_00000185cacb33d0, L_00000185cacb3d00, C4<0>, C4<0>;
L_00000185cacb3130 .functor AND 1, L_00000185cac8d8d0, L_00000185cac8f810, C4<1>, C4<1>;
L_00000185cacb2b80 .functor OR 1, L_00000185cacb2e90, L_00000185cacb3130, C4<0>, C4<0>;
L_00000185cacb31a0 .functor XOR 1, L_00000185cac8de70, L_00000185cac8d8d0, C4<0>, C4<0>;
L_00000185cacb2870 .functor XOR 1, L_00000185cacb31a0, L_00000185cac8f810, C4<0>, C4<0>;
v00000185cabcf6f0_0 .net "Debe", 0 0, L_00000185cacb2b80;  1 drivers
v00000185cabcd7b0_0 .net "Din", 0 0, L_00000185cac8f810;  1 drivers
v00000185cabce890_0 .net "Dout", 0 0, L_00000185cacb2870;  1 drivers
v00000185cabcf5b0_0 .net "Ri", 0 0, L_00000185cac8d8d0;  1 drivers
v00000185cabcdad0_0 .net "Si", 0 0, L_00000185cac8de70;  1 drivers
v00000185cabce9d0_0 .net *"_ivl_0", 0 0, L_00000185cacb2b10;  1 drivers
v00000185cabcef70_0 .net *"_ivl_10", 0 0, L_00000185cacb3130;  1 drivers
v00000185cabcf010_0 .net *"_ivl_14", 0 0, L_00000185cacb31a0;  1 drivers
v00000185cabcd850_0 .net *"_ivl_2", 0 0, L_00000185cacb33d0;  1 drivers
v00000185cabcf0b0_0 .net *"_ivl_4", 0 0, L_00000185cacb3830;  1 drivers
v00000185cabcf790_0 .net *"_ivl_6", 0 0, L_00000185cacb3d00;  1 drivers
v00000185cabcf330_0 .net *"_ivl_8", 0 0, L_00000185cacb2e90;  1 drivers
S_00000185cabd17b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabd1490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb3670 .functor NOT 1, L_00000185cac8f4f0, C4<0>, C4<0>, C4<0>;
L_00000185cacb2330 .functor AND 1, L_00000185cacb3670, L_00000185cac8f090, C4<1>, C4<1>;
L_00000185cacb3210 .functor NOT 1, L_00000185cac8f4f0, C4<0>, C4<0>, C4<0>;
L_00000185cacb2640 .functor AND 1, L_00000185cacb3210, L_00000185cac8eeb0, C4<1>, C4<1>;
L_00000185cacb2c60 .functor OR 1, L_00000185cacb2330, L_00000185cacb2640, C4<0>, C4<0>;
L_00000185cacb38a0 .functor AND 1, L_00000185cac8f090, L_00000185cac8eeb0, C4<1>, C4<1>;
L_00000185cacb24f0 .functor OR 1, L_00000185cacb2c60, L_00000185cacb38a0, C4<0>, C4<0>;
L_00000185cacb3600 .functor XOR 1, L_00000185cac8f4f0, L_00000185cac8f090, C4<0>, C4<0>;
L_00000185cacb3bb0 .functor XOR 1, L_00000185cacb3600, L_00000185cac8eeb0, C4<0>, C4<0>;
v00000185cabcf150_0 .net "Debe", 0 0, L_00000185cacb24f0;  1 drivers
v00000185cabcd030_0 .net "Din", 0 0, L_00000185cac8eeb0;  1 drivers
v00000185cabcd210_0 .net "Dout", 0 0, L_00000185cacb3bb0;  1 drivers
v00000185cabcd350_0 .net "Ri", 0 0, L_00000185cac8f090;  1 drivers
v00000185cabcd3f0_0 .net "Si", 0 0, L_00000185cac8f4f0;  1 drivers
v00000185cabcd490_0 .net *"_ivl_0", 0 0, L_00000185cacb3670;  1 drivers
v00000185cabcd8f0_0 .net *"_ivl_10", 0 0, L_00000185cacb38a0;  1 drivers
v00000185cabcf3d0_0 .net *"_ivl_14", 0 0, L_00000185cacb3600;  1 drivers
v00000185cabcf470_0 .net *"_ivl_2", 0 0, L_00000185cacb2330;  1 drivers
v00000185cabcdb70_0 .net *"_ivl_4", 0 0, L_00000185cacb3210;  1 drivers
v00000185cabcf510_0 .net *"_ivl_6", 0 0, L_00000185cacb2640;  1 drivers
v00000185cabce610_0 .net *"_ivl_8", 0 0, L_00000185cacb2c60;  1 drivers
S_00000185cabd1170 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab125d0 .param/l "i" 0 5 168, +C4<0110>;
S_00000185cabd0810 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabd1170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb3590 .functor NOT 1, L_00000185cac8dfb0, C4<0>, C4<0>, C4<0>;
L_00000185cacb2410 .functor AND 1, L_00000185cacb3590, L_00000185cac8e870, C4<1>, C4<1>;
L_00000185cacb39f0 .functor NOT 1, L_00000185cac8dfb0, C4<0>, C4<0>, C4<0>;
L_00000185cacb2560 .functor AND 1, L_00000185cacb39f0, L_00000185cac8d290, C4<1>, C4<1>;
L_00000185cacb2480 .functor OR 1, L_00000185cacb2410, L_00000185cacb2560, C4<0>, C4<0>;
L_00000185cacb3980 .functor AND 1, L_00000185cac8e870, L_00000185cac8d290, C4<1>, C4<1>;
L_00000185cacb3c20 .functor OR 1, L_00000185cacb2480, L_00000185cacb3980, C4<0>, C4<0>;
L_00000185cacb28e0 .functor XOR 1, L_00000185cac8dfb0, L_00000185cac8e870, C4<0>, C4<0>;
L_00000185cacb3a60 .functor XOR 1, L_00000185cacb28e0, L_00000185cac8d290, C4<0>, C4<0>;
v00000185cabcdc10_0 .net "Debe", 0 0, L_00000185cacb3c20;  1 drivers
v00000185cabce1b0_0 .net "Din", 0 0, L_00000185cac8d290;  1 drivers
v00000185cabcddf0_0 .net "Dout", 0 0, L_00000185cacb3a60;  1 drivers
v00000185cabcdf30_0 .net "Ri", 0 0, L_00000185cac8e870;  1 drivers
v00000185cabce070_0 .net "Si", 0 0, L_00000185cac8dfb0;  1 drivers
v00000185cabce110_0 .net *"_ivl_0", 0 0, L_00000185cacb3590;  1 drivers
v00000185cabce570_0 .net *"_ivl_10", 0 0, L_00000185cacb3980;  1 drivers
v00000185cabce250_0 .net *"_ivl_14", 0 0, L_00000185cacb28e0;  1 drivers
v00000185cabce2f0_0 .net *"_ivl_2", 0 0, L_00000185cacb2410;  1 drivers
v00000185cabce390_0 .net *"_ivl_4", 0 0, L_00000185cacb39f0;  1 drivers
v00000185cabcf8d0_0 .net *"_ivl_6", 0 0, L_00000185cacb2560;  1 drivers
v00000185cabd0550_0 .net *"_ivl_8", 0 0, L_00000185cacb2480;  1 drivers
S_00000185cabd0e50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabd1170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb2db0 .functor NOT 1, L_00000185cac8f630, C4<0>, C4<0>, C4<0>;
L_00000185cacb2cd0 .functor AND 1, L_00000185cacb2db0, L_00000185cac8e2d0, C4<1>, C4<1>;
L_00000185cacb2bf0 .functor NOT 1, L_00000185cac8f630, C4<0>, C4<0>, C4<0>;
L_00000185cacb3750 .functor AND 1, L_00000185cacb2bf0, L_00000185cac8ed70, C4<1>, C4<1>;
L_00000185cacb21e0 .functor OR 1, L_00000185cacb2cd0, L_00000185cacb3750, C4<0>, C4<0>;
L_00000185cacb2d40 .functor AND 1, L_00000185cac8e2d0, L_00000185cac8ed70, C4<1>, C4<1>;
L_00000185cacb25d0 .functor OR 1, L_00000185cacb21e0, L_00000185cacb2d40, C4<0>, C4<0>;
L_00000185cacb26b0 .functor XOR 1, L_00000185cac8f630, L_00000185cac8e2d0, C4<0>, C4<0>;
L_00000185cacb3c90 .functor XOR 1, L_00000185cacb26b0, L_00000185cac8ed70, C4<0>, C4<0>;
v00000185cabd05f0_0 .net "Debe", 0 0, L_00000185cacb25d0;  1 drivers
v00000185cabcfd30_0 .net "Din", 0 0, L_00000185cac8ed70;  1 drivers
v00000185cabd00f0_0 .net "Dout", 0 0, L_00000185cacb3c90;  1 drivers
v00000185cabd0230_0 .net "Ri", 0 0, L_00000185cac8e2d0;  1 drivers
v00000185cabcf830_0 .net "Si", 0 0, L_00000185cac8f630;  1 drivers
v00000185cabd04b0_0 .net *"_ivl_0", 0 0, L_00000185cacb2db0;  1 drivers
v00000185cabcfc90_0 .net *"_ivl_10", 0 0, L_00000185cacb2d40;  1 drivers
v00000185cabcfb50_0 .net *"_ivl_14", 0 0, L_00000185cacb26b0;  1 drivers
v00000185cabcfab0_0 .net *"_ivl_2", 0 0, L_00000185cacb2cd0;  1 drivers
v00000185cabd0690_0 .net *"_ivl_4", 0 0, L_00000185cacb2bf0;  1 drivers
v00000185cabcffb0_0 .net *"_ivl_6", 0 0, L_00000185cacb3750;  1 drivers
v00000185cabd0410_0 .net *"_ivl_8", 0 0, L_00000185cacb21e0;  1 drivers
S_00000185cabd22a0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab129d0 .param/l "i" 0 5 168, +C4<0111>;
S_00000185cabd2430 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabd22a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb2250 .functor NOT 1, L_00000185cac8e050, C4<0>, C4<0>, C4<0>;
L_00000185cacb2720 .functor AND 1, L_00000185cacb2250, L_00000185cac8e9b0, C4<1>, C4<1>;
L_00000185cacb2e20 .functor NOT 1, L_00000185cac8e050, C4<0>, C4<0>, C4<0>;
L_00000185cacb2f00 .functor AND 1, L_00000185cacb2e20, L_00000185cac8d5b0, C4<1>, C4<1>;
L_00000185cacb2f70 .functor OR 1, L_00000185cacb2720, L_00000185cacb2f00, C4<0>, C4<0>;
L_00000185cacb3520 .functor AND 1, L_00000185cac8e9b0, L_00000185cac8d5b0, C4<1>, C4<1>;
L_00000185cacb2fe0 .functor OR 1, L_00000185cacb2f70, L_00000185cacb3520, C4<0>, C4<0>;
L_00000185cacb3280 .functor XOR 1, L_00000185cac8e050, L_00000185cac8e9b0, C4<0>, C4<0>;
L_00000185cacb3050 .functor XOR 1, L_00000185cacb3280, L_00000185cac8d5b0, C4<0>, C4<0>;
v00000185cabcf970_0 .net "Debe", 0 0, L_00000185cacb2fe0;  1 drivers
v00000185cabcfa10_0 .net "Din", 0 0, L_00000185cac8d5b0;  1 drivers
v00000185cabcfbf0_0 .net "Dout", 0 0, L_00000185cacb3050;  1 drivers
v00000185cabcfdd0_0 .net "Ri", 0 0, L_00000185cac8e9b0;  1 drivers
v00000185cabcfe70_0 .net "Si", 0 0, L_00000185cac8e050;  1 drivers
v00000185cabcff10_0 .net *"_ivl_0", 0 0, L_00000185cacb2250;  1 drivers
v00000185cabd0050_0 .net *"_ivl_10", 0 0, L_00000185cacb3520;  1 drivers
v00000185cabd02d0_0 .net *"_ivl_14", 0 0, L_00000185cacb3280;  1 drivers
v00000185cabd0190_0 .net *"_ivl_2", 0 0, L_00000185cacb2720;  1 drivers
v00000185cabd0370_0 .net *"_ivl_4", 0 0, L_00000185cacb2e20;  1 drivers
v00000185cabc1870_0 .net *"_ivl_6", 0 0, L_00000185cacb2f00;  1 drivers
v00000185cabc1e10_0 .net *"_ivl_8", 0 0, L_00000185cacb2f70;  1 drivers
S_00000185cabd25c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabd22a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb30c0 .functor NOT 1, L_00000185cac8ef50, C4<0>, C4<0>, C4<0>;
L_00000185cacb36e0 .functor AND 1, L_00000185cacb30c0, L_00000185cac8e910, C4<1>, C4<1>;
L_00000185cacb3ad0 .functor NOT 1, L_00000185cac8ef50, C4<0>, C4<0>, C4<0>;
L_00000185cacb32f0 .functor AND 1, L_00000185cacb3ad0, L_00000185cac8d3d0, C4<1>, C4<1>;
L_00000185cacb3360 .functor OR 1, L_00000185cacb36e0, L_00000185cacb32f0, C4<0>, C4<0>;
L_00000185cacb3440 .functor AND 1, L_00000185cac8e910, L_00000185cac8d3d0, C4<1>, C4<1>;
L_00000185cacb2790 .functor OR 1, L_00000185cacb3360, L_00000185cacb3440, C4<0>, C4<0>;
L_00000185cacb22c0 .functor XOR 1, L_00000185cac8ef50, L_00000185cac8e910, C4<0>, C4<0>;
L_00000185cacb2800 .functor XOR 1, L_00000185cacb22c0, L_00000185cac8d3d0, C4<0>, C4<0>;
v00000185cabc2950_0 .net "Debe", 0 0, L_00000185cacb2790;  1 drivers
v00000185cabc19b0_0 .net "Din", 0 0, L_00000185cac8d3d0;  1 drivers
v00000185cabc2bd0_0 .net "Dout", 0 0, L_00000185cacb2800;  1 drivers
v00000185cabc0d30_0 .net "Ri", 0 0, L_00000185cac8e910;  1 drivers
v00000185cabc12d0_0 .net "Si", 0 0, L_00000185cac8ef50;  1 drivers
v00000185cabc24f0_0 .net *"_ivl_0", 0 0, L_00000185cacb30c0;  1 drivers
v00000185cabc1eb0_0 .net *"_ivl_10", 0 0, L_00000185cacb3440;  1 drivers
v00000185cabc0c90_0 .net *"_ivl_14", 0 0, L_00000185cacb22c0;  1 drivers
v00000185cabc2f90_0 .net *"_ivl_2", 0 0, L_00000185cacb36e0;  1 drivers
v00000185cabc26d0_0 .net *"_ivl_4", 0 0, L_00000185cacb3ad0;  1 drivers
v00000185cabc29f0_0 .net *"_ivl_6", 0 0, L_00000185cacb32f0;  1 drivers
v00000185cabc08d0_0 .net *"_ivl_8", 0 0, L_00000185cacb3360;  1 drivers
S_00000185cabd09a0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab12d50 .param/l "i" 0 5 168, +C4<01000>;
S_00000185cabd0b30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabd09a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb37c0 .functor NOT 1, L_00000185cac8d330, C4<0>, C4<0>, C4<0>;
L_00000185cacb53c0 .functor AND 1, L_00000185cacb37c0, L_00000185cac8f590, C4<1>, C4<1>;
L_00000185cacb4160 .functor NOT 1, L_00000185cac8d330, C4<0>, C4<0>, C4<0>;
L_00000185cacb4a20 .functor AND 1, L_00000185cacb4160, L_00000185cac8d470, C4<1>, C4<1>;
L_00000185cacb4080 .functor OR 1, L_00000185cacb53c0, L_00000185cacb4a20, C4<0>, C4<0>;
L_00000185cacb50b0 .functor AND 1, L_00000185cac8f590, L_00000185cac8d470, C4<1>, C4<1>;
L_00000185cacb5430 .functor OR 1, L_00000185cacb4080, L_00000185cacb50b0, C4<0>, C4<0>;
L_00000185cacb40f0 .functor XOR 1, L_00000185cac8d330, L_00000185cac8f590, C4<0>, C4<0>;
L_00000185cacb4c50 .functor XOR 1, L_00000185cacb40f0, L_00000185cac8d470, C4<0>, C4<0>;
v00000185cabc2ef0_0 .net "Debe", 0 0, L_00000185cacb5430;  1 drivers
v00000185cabc2770_0 .net "Din", 0 0, L_00000185cac8d470;  1 drivers
v00000185cabc1370_0 .net "Dout", 0 0, L_00000185cacb4c50;  1 drivers
v00000185cabc0970_0 .net "Ri", 0 0, L_00000185cac8f590;  1 drivers
v00000185cabc1690_0 .net "Si", 0 0, L_00000185cac8d330;  1 drivers
v00000185cabc0a10_0 .net *"_ivl_0", 0 0, L_00000185cacb37c0;  1 drivers
v00000185cabc2c70_0 .net *"_ivl_10", 0 0, L_00000185cacb50b0;  1 drivers
v00000185cabc2310_0 .net *"_ivl_14", 0 0, L_00000185cacb40f0;  1 drivers
v00000185cabc1f50_0 .net *"_ivl_2", 0 0, L_00000185cacb53c0;  1 drivers
v00000185cabc0bf0_0 .net *"_ivl_4", 0 0, L_00000185cacb4160;  1 drivers
v00000185cabc28b0_0 .net *"_ivl_6", 0 0, L_00000185cacb4a20;  1 drivers
v00000185cabc0830_0 .net *"_ivl_8", 0 0, L_00000185cacb4080;  1 drivers
S_00000185cabd0cc0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabd09a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb46a0 .functor NOT 1, L_00000185cac8e370, C4<0>, C4<0>, C4<0>;
L_00000185cacb3de0 .functor AND 1, L_00000185cacb46a0, L_00000185cac8d510, C4<1>, C4<1>;
L_00000185cacb5200 .functor NOT 1, L_00000185cac8e370, C4<0>, C4<0>, C4<0>;
L_00000185cacb5580 .functor AND 1, L_00000185cacb5200, L_00000185cac8d650, C4<1>, C4<1>;
L_00000185cacb3e50 .functor OR 1, L_00000185cacb3de0, L_00000185cacb5580, C4<0>, C4<0>;
L_00000185cacb4a90 .functor AND 1, L_00000185cac8d510, L_00000185cac8d650, C4<1>, C4<1>;
L_00000185cacb3ec0 .functor OR 1, L_00000185cacb3e50, L_00000185cacb4a90, C4<0>, C4<0>;
L_00000185cacb5040 .functor XOR 1, L_00000185cac8e370, L_00000185cac8d510, C4<0>, C4<0>;
L_00000185cacb4400 .functor XOR 1, L_00000185cacb5040, L_00000185cac8d650, C4<0>, C4<0>;
v00000185cabc0b50_0 .net "Debe", 0 0, L_00000185cacb3ec0;  1 drivers
v00000185cabc1a50_0 .net "Din", 0 0, L_00000185cac8d650;  1 drivers
v00000185cabc0dd0_0 .net "Dout", 0 0, L_00000185cacb4400;  1 drivers
v00000185cabc23b0_0 .net "Ri", 0 0, L_00000185cac8d510;  1 drivers
v00000185cabc2d10_0 .net "Si", 0 0, L_00000185cac8e370;  1 drivers
v00000185cabc2db0_0 .net *"_ivl_0", 0 0, L_00000185cacb46a0;  1 drivers
v00000185cabc1410_0 .net *"_ivl_10", 0 0, L_00000185cacb4a90;  1 drivers
v00000185cabc14b0_0 .net *"_ivl_14", 0 0, L_00000185cacb5040;  1 drivers
v00000185cabc2450_0 .net *"_ivl_2", 0 0, L_00000185cacb3de0;  1 drivers
v00000185cabc2130_0 .net *"_ivl_4", 0 0, L_00000185cacb5200;  1 drivers
v00000185cabc2a90_0 .net *"_ivl_6", 0 0, L_00000185cacb5580;  1 drivers
v00000185cabc1230_0 .net *"_ivl_8", 0 0, L_00000185cacb3e50;  1 drivers
S_00000185cabe4e70 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_00000185cabbd7e0;
 .timescale -9 -12;
P_00000185cab12b90 .param/l "i" 0 5 168, +C4<01001>;
S_00000185cabe5640 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000185cabe4e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb4e10 .functor NOT 1, L_00000185cac8ec30, C4<0>, C4<0>, C4<0>;
L_00000185cacb5120 .functor AND 1, L_00000185cacb4e10, L_00000185cac8ee10, C4<1>, C4<1>;
L_00000185cacb3fa0 .functor NOT 1, L_00000185cac8ec30, C4<0>, C4<0>, C4<0>;
L_00000185cacb5190 .functor AND 1, L_00000185cacb3fa0, L_00000185cac8f130, C4<1>, C4<1>;
L_00000185cacb4fd0 .functor OR 1, L_00000185cacb5120, L_00000185cacb5190, C4<0>, C4<0>;
L_00000185cacb4860 .functor AND 1, L_00000185cac8ee10, L_00000185cac8f130, C4<1>, C4<1>;
L_00000185cacb56d0 .functor OR 1, L_00000185cacb4fd0, L_00000185cacb4860, C4<0>, C4<0>;
L_00000185cacb4b70 .functor XOR 1, L_00000185cac8ec30, L_00000185cac8ee10, C4<0>, C4<0>;
L_00000185cacb4710 .functor XOR 1, L_00000185cacb4b70, L_00000185cac8f130, C4<0>, C4<0>;
v00000185cabc2b30_0 .net "Debe", 0 0, L_00000185cacb56d0;  1 drivers
v00000185cabc2e50_0 .net "Din", 0 0, L_00000185cac8f130;  1 drivers
v00000185cabc1730_0 .net "Dout", 0 0, L_00000185cacb4710;  1 drivers
v00000185cabc10f0_0 .net "Ri", 0 0, L_00000185cac8ee10;  1 drivers
v00000185cabc1b90_0 .net "Si", 0 0, L_00000185cac8ec30;  1 drivers
v00000185cabc1190_0 .net *"_ivl_0", 0 0, L_00000185cacb4e10;  1 drivers
v00000185cabc1ff0_0 .net *"_ivl_10", 0 0, L_00000185cacb4860;  1 drivers
v00000185cabc1550_0 .net *"_ivl_14", 0 0, L_00000185cacb4b70;  1 drivers
v00000185cabc17d0_0 .net *"_ivl_2", 0 0, L_00000185cacb5120;  1 drivers
v00000185cabc15f0_0 .net *"_ivl_4", 0 0, L_00000185cacb3fa0;  1 drivers
v00000185cabc1050_0 .net *"_ivl_6", 0 0, L_00000185cacb5190;  1 drivers
v00000185cabc1910_0 .net *"_ivl_8", 0 0, L_00000185cacb4fd0;  1 drivers
S_00000185cabe5e10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000185cabe4e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb52e0 .functor NOT 1, L_00000185cac8d970, C4<0>, C4<0>, C4<0>;
L_00000185cacb55f0 .functor AND 1, L_00000185cacb52e0, L_00000185cac8da10, C4<1>, C4<1>;
L_00000185cacb4e80 .functor NOT 1, L_00000185cac8d970, C4<0>, C4<0>, C4<0>;
L_00000185cacb4d30 .functor AND 1, L_00000185cacb4e80, L_00000185cac90fd0, C4<1>, C4<1>;
L_00000185cacb4780 .functor OR 1, L_00000185cacb55f0, L_00000185cacb4d30, C4<0>, C4<0>;
L_00000185cacb4da0 .functor AND 1, L_00000185cac8da10, L_00000185cac90fd0, C4<1>, C4<1>;
L_00000185cacb4ef0 .functor OR 1, L_00000185cacb4780, L_00000185cacb4da0, C4<0>, C4<0>;
L_00000185cacb5270 .functor XOR 1, L_00000185cac8d970, L_00000185cac8da10, C4<0>, C4<0>;
L_00000185cacb5350 .functor XOR 1, L_00000185cacb5270, L_00000185cac90fd0, C4<0>, C4<0>;
v00000185cabc1c30_0 .net "Debe", 0 0, L_00000185cacb4ef0;  1 drivers
v00000185cabc0ab0_0 .net "Din", 0 0, L_00000185cac90fd0;  1 drivers
v00000185cabc0e70_0 .net "Dout", 0 0, L_00000185cacb5350;  1 drivers
v00000185cabc1af0_0 .net "Ri", 0 0, L_00000185cac8da10;  1 drivers
v00000185cabc0f10_0 .net "Si", 0 0, L_00000185cac8d970;  1 drivers
v00000185cabc2090_0 .net *"_ivl_0", 0 0, L_00000185cacb52e0;  1 drivers
v00000185cabc21d0_0 .net *"_ivl_10", 0 0, L_00000185cacb4da0;  1 drivers
v00000185cabc0fb0_0 .net *"_ivl_14", 0 0, L_00000185cacb5270;  1 drivers
v00000185cabc1cd0_0 .net *"_ivl_2", 0 0, L_00000185cacb55f0;  1 drivers
v00000185cabc1d70_0 .net *"_ivl_4", 0 0, L_00000185cacb4e80;  1 drivers
v00000185cabc2270_0 .net *"_ivl_6", 0 0, L_00000185cacb4d30;  1 drivers
v00000185cabc2590_0 .net *"_ivl_8", 0 0, L_00000185cacb4780;  1 drivers
S_00000185cabe5190 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_00000185cabbd7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_00000185ca712810 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_00000185ca712848 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_00000185ca712880 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_00000185ca7128b8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_00000185cacb6460 .functor NOT 1, L_00000185cac91570, C4<0>, C4<0>, C4<0>;
L_00000185cacb6540 .functor OR 1, L_00000185cac8fc70, L_00000185cac91d90, C4<0>, C4<0>;
L_00000185cacb6690 .functor AND 1, L_00000185cac914d0, L_00000185cacb6540, C4<1>, C4<1>;
v00000185cabc2630_0 .net *"_ivl_11", 9 0, L_00000185cac91610;  1 drivers
v00000185cabc2810_0 .net *"_ivl_12", 10 0, L_00000185cac90530;  1 drivers
L_00000185cac0f6e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabc3ad0_0 .net *"_ivl_15", 0 0, L_00000185cac0f6e8;  1 drivers
v00000185cabc46b0_0 .net *"_ivl_17", 0 0, L_00000185cac91d90;  1 drivers
v00000185cabc3a30_0 .net *"_ivl_19", 0 0, L_00000185cacb6540;  1 drivers
v00000185cabc5290_0 .net *"_ivl_21", 0 0, L_00000185cacb6690;  1 drivers
L_00000185cac0f730 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000185cabc3cb0_0 .net/2u *"_ivl_22", 10 0, L_00000185cac0f730;  1 drivers
L_00000185cac0f778 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabc4e30_0 .net/2u *"_ivl_24", 10 0, L_00000185cac0f778;  1 drivers
v00000185cabc4ed0_0 .net *"_ivl_26", 10 0, L_00000185cac912f0;  1 drivers
v00000185cabc3990_0 .net *"_ivl_3", 3 0, L_00000185cac8f950;  1 drivers
v00000185cabc4750_0 .net *"_ivl_33", 0 0, L_00000185cac8fbd0;  1 drivers
v00000185cabc47f0_0 .net *"_ivl_34", 4 0, L_00000185cac8fd10;  1 drivers
L_00000185cac0f7c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000185cabc5010_0 .net *"_ivl_37", 3 0, L_00000185cac0f7c0;  1 drivers
v00000185cabc3710_0 .net *"_ivl_7", 0 0, L_00000185cac91570;  1 drivers
v00000185cabc4b10_0 .net "boolean", 0 0, L_00000185cac8fc70;  1 drivers
v00000185cabc3490_0 .net "exp", 4 0, L_00000185cac92010;  alias, 1 drivers
v00000185cabc4930_0 .net "exp_round", 4 0, L_00000185cac8fdb0;  alias, 1 drivers
v00000185cabc4bb0_0 .net "guard", 0 0, L_00000185cac914d0;  1 drivers
v00000185cabc41b0_0 .net "is_even", 0 0, L_00000185cacb6460;  1 drivers
v00000185cabc4f70_0 .net "ms", 14 0, L_00000185cac91250;  alias, 1 drivers
v00000185cabc44d0_0 .net "ms_round", 9 0, L_00000185cac916b0;  alias, 1 drivers
v00000185cabc50b0_0 .net "temp", 10 0, L_00000185cac91390;  1 drivers
L_00000185cac914d0 .part L_00000185cac91250, 4, 1;
L_00000185cac8f950 .part L_00000185cac91250, 0, 4;
L_00000185cac8fc70 .reduce/or L_00000185cac8f950;
L_00000185cac91570 .part L_00000185cac91250, 5, 1;
L_00000185cac91610 .part L_00000185cac91250, 5, 10;
L_00000185cac90530 .concat [ 10 1 0 0], L_00000185cac91610, L_00000185cac0f6e8;
L_00000185cac91d90 .reduce/nor L_00000185cacb6460;
L_00000185cac912f0 .functor MUXZ 11, L_00000185cac0f778, L_00000185cac0f730, L_00000185cacb6690, C4<>;
L_00000185cac91390 .arith/sum 11, L_00000185cac90530, L_00000185cac912f0;
L_00000185cac916b0 .part L_00000185cac91390, 0, 10;
L_00000185cac8fbd0 .part L_00000185cac91390, 10, 1;
L_00000185cac8fd10 .concat [ 1 4 0 0], L_00000185cac8fbd0, L_00000185cac0f7c0;
L_00000185cac8fdb0 .arith/sum 5, L_00000185cac92010, L_00000185cac8fd10;
S_00000185cabe41f0 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_00000185cabbd7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_00000185cabc0030 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_00000185cabc0068 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_00000185cabc00a0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v00000185cabec7f0_0 .net "Debe", 5 0, L_00000185cac91cf0;  1 drivers
v00000185cabebad0_0 .net "F", 4 0, L_00000185cac91bb0;  alias, 1 drivers
v00000185cabed790_0 .net "R", 4 0, L_00000185cac911b0;  alias, 1 drivers
v00000185cabeced0_0 .net "S", 4 0, L_00000185cac89230;  alias, 1 drivers
L_00000185cac0f610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabed010_0 .net/2u *"_ivl_39", 0 0, L_00000185cac0f610;  1 drivers
L_00000185cac91890 .part L_00000185cac89230, 0, 1;
L_00000185cac91750 .part L_00000185cac911b0, 0, 1;
L_00000185cac90df0 .part L_00000185cac91cf0, 0, 1;
L_00000185cac91f70 .part L_00000185cac89230, 1, 1;
L_00000185cac90e90 .part L_00000185cac911b0, 1, 1;
L_00000185cac91b10 .part L_00000185cac91cf0, 1, 1;
L_00000185cac91e30 .part L_00000185cac89230, 2, 1;
L_00000185cac8fa90 .part L_00000185cac911b0, 2, 1;
L_00000185cac917f0 .part L_00000185cac91cf0, 2, 1;
L_00000185cac91a70 .part L_00000185cac89230, 3, 1;
L_00000185cac91ed0 .part L_00000185cac911b0, 3, 1;
L_00000185cac8fe50 .part L_00000185cac91cf0, 3, 1;
L_00000185cac919d0 .part L_00000185cac89230, 4, 1;
L_00000185cac90710 .part L_00000185cac911b0, 4, 1;
L_00000185cac90cb0 .part L_00000185cac91cf0, 4, 1;
LS_00000185cac91bb0_0_0 .concat8 [ 1 1 1 1], L_00000185cacb4be0, L_00000185cacb48d0, L_00000185cacb5f20, L_00000185cacb61c0;
LS_00000185cac91bb0_0_4 .concat8 [ 1 0 0 0], L_00000185cacb6380;
L_00000185cac91bb0 .concat8 [ 4 1 0 0], LS_00000185cac91bb0_0_0, LS_00000185cac91bb0_0_4;
LS_00000185cac91cf0_0_0 .concat8 [ 1 1 1 1], L_00000185cac0f610, L_00000185cacb4010, L_00000185cacb4550, L_00000185cacb5cf0;
LS_00000185cac91cf0_0_4 .concat8 [ 1 1 0 0], L_00000185cacb6070, L_00000185cacb63f0;
L_00000185cac91cf0 .concat8 [ 4 2 0 0], LS_00000185cac91cf0_0_0, LS_00000185cac91cf0_0_4;
S_00000185cabe5af0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000185cabe41f0;
 .timescale -9 -12;
P_00000185cab12350 .param/l "i" 0 5 28, +C4<00>;
S_00000185cabe57d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabe5af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb47f0 .functor NOT 1, L_00000185cac91890, C4<0>, C4<0>, C4<0>;
L_00000185cacb5820 .functor AND 1, L_00000185cacb47f0, L_00000185cac91750, C4<1>, C4<1>;
L_00000185cacb5890 .functor NOT 1, L_00000185cac91890, C4<0>, C4<0>, C4<0>;
L_00000185cacb42b0 .functor AND 1, L_00000185cacb5890, L_00000185cac90df0, C4<1>, C4<1>;
L_00000185cacb5900 .functor OR 1, L_00000185cacb5820, L_00000185cacb42b0, C4<0>, C4<0>;
L_00000185cacb3f30 .functor AND 1, L_00000185cac91750, L_00000185cac90df0, C4<1>, C4<1>;
L_00000185cacb4010 .functor OR 1, L_00000185cacb5900, L_00000185cacb3f30, C4<0>, C4<0>;
L_00000185cacb41d0 .functor XOR 1, L_00000185cac91890, L_00000185cac91750, C4<0>, C4<0>;
L_00000185cacb4be0 .functor XOR 1, L_00000185cacb41d0, L_00000185cac90df0, C4<0>, C4<0>;
v00000185cabc4610_0 .net "Debe", 0 0, L_00000185cacb4010;  1 drivers
v00000185cabc3530_0 .net "Din", 0 0, L_00000185cac90df0;  1 drivers
v00000185cabc5790_0 .net "Dout", 0 0, L_00000185cacb4be0;  1 drivers
v00000185cabc3b70_0 .net "Ri", 0 0, L_00000185cac91750;  1 drivers
v00000185cabc3030_0 .net "Si", 0 0, L_00000185cac91890;  1 drivers
v00000185cabc5150_0 .net *"_ivl_0", 0 0, L_00000185cacb47f0;  1 drivers
v00000185cabc3d50_0 .net *"_ivl_10", 0 0, L_00000185cacb3f30;  1 drivers
v00000185cabc4390_0 .net *"_ivl_14", 0 0, L_00000185cacb41d0;  1 drivers
v00000185cabc51f0_0 .net *"_ivl_2", 0 0, L_00000185cacb5820;  1 drivers
v00000185cabc3df0_0 .net *"_ivl_4", 0 0, L_00000185cacb5890;  1 drivers
v00000185cabc3c10_0 .net *"_ivl_6", 0 0, L_00000185cacb42b0;  1 drivers
v00000185cabc5330_0 .net *"_ivl_8", 0 0, L_00000185cacb5900;  1 drivers
S_00000185cabe4060 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000185cabe41f0;
 .timescale -9 -12;
P_00000185cab12210 .param/l "i" 0 5 28, +C4<01>;
S_00000185cabe4380 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabe4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb4240 .functor NOT 1, L_00000185cac91f70, C4<0>, C4<0>, C4<0>;
L_00000185cacb4320 .functor AND 1, L_00000185cacb4240, L_00000185cac90e90, C4<1>, C4<1>;
L_00000185cacb4cc0 .functor NOT 1, L_00000185cac91f70, C4<0>, C4<0>, C4<0>;
L_00000185cacb4390 .functor AND 1, L_00000185cacb4cc0, L_00000185cac91b10, C4<1>, C4<1>;
L_00000185cacb4470 .functor OR 1, L_00000185cacb4320, L_00000185cacb4390, C4<0>, C4<0>;
L_00000185cacb44e0 .functor AND 1, L_00000185cac90e90, L_00000185cac91b10, C4<1>, C4<1>;
L_00000185cacb4550 .functor OR 1, L_00000185cacb4470, L_00000185cacb44e0, C4<0>, C4<0>;
L_00000185cacb45c0 .functor XOR 1, L_00000185cac91f70, L_00000185cac90e90, C4<0>, C4<0>;
L_00000185cacb48d0 .functor XOR 1, L_00000185cacb45c0, L_00000185cac91b10, C4<0>, C4<0>;
v00000185cabc4570_0 .net "Debe", 0 0, L_00000185cacb4550;  1 drivers
v00000185cabc3670_0 .net "Din", 0 0, L_00000185cac91b10;  1 drivers
v00000185cabc3e90_0 .net "Dout", 0 0, L_00000185cacb48d0;  1 drivers
v00000185cabc33f0_0 .net "Ri", 0 0, L_00000185cac90e90;  1 drivers
v00000185cabc4070_0 .net "Si", 0 0, L_00000185cac91f70;  1 drivers
v00000185cabc4430_0 .net *"_ivl_0", 0 0, L_00000185cacb4240;  1 drivers
v00000185cabc4890_0 .net *"_ivl_10", 0 0, L_00000185cacb44e0;  1 drivers
v00000185cabc4110_0 .net *"_ivl_14", 0 0, L_00000185cacb45c0;  1 drivers
v00000185cabc53d0_0 .net *"_ivl_2", 0 0, L_00000185cacb4320;  1 drivers
v00000185cabc5470_0 .net *"_ivl_4", 0 0, L_00000185cacb4cc0;  1 drivers
v00000185cabc3f30_0 .net *"_ivl_6", 0 0, L_00000185cacb4390;  1 drivers
v00000185cabc35d0_0 .net *"_ivl_8", 0 0, L_00000185cacb4470;  1 drivers
S_00000185cabe5c80 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000185cabe41f0;
 .timescale -9 -12;
P_00000185cab12610 .param/l "i" 0 5 28, +C4<010>;
S_00000185cabe5960 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabe5c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb4940 .functor NOT 1, L_00000185cac91e30, C4<0>, C4<0>, C4<0>;
L_00000185cacb49b0 .functor AND 1, L_00000185cacb4940, L_00000185cac8fa90, C4<1>, C4<1>;
L_00000185cacb5ac0 .functor NOT 1, L_00000185cac91e30, C4<0>, C4<0>, C4<0>;
L_00000185cacb5d60 .functor AND 1, L_00000185cacb5ac0, L_00000185cac917f0, C4<1>, C4<1>;
L_00000185cacb5eb0 .functor OR 1, L_00000185cacb49b0, L_00000185cacb5d60, C4<0>, C4<0>;
L_00000185cacb6150 .functor AND 1, L_00000185cac8fa90, L_00000185cac917f0, C4<1>, C4<1>;
L_00000185cacb5cf0 .functor OR 1, L_00000185cacb5eb0, L_00000185cacb6150, C4<0>, C4<0>;
L_00000185cacb65b0 .functor XOR 1, L_00000185cac91e30, L_00000185cac8fa90, C4<0>, C4<0>;
L_00000185cacb5f20 .functor XOR 1, L_00000185cacb65b0, L_00000185cac917f0, C4<0>, C4<0>;
v00000185cabc49d0_0 .net "Debe", 0 0, L_00000185cacb5cf0;  1 drivers
v00000185cabc38f0_0 .net "Din", 0 0, L_00000185cac917f0;  1 drivers
v00000185cabc4a70_0 .net "Dout", 0 0, L_00000185cacb5f20;  1 drivers
v00000185cabc4c50_0 .net "Ri", 0 0, L_00000185cac8fa90;  1 drivers
v00000185cabc4cf0_0 .net "Si", 0 0, L_00000185cac91e30;  1 drivers
v00000185cabc4d90_0 .net *"_ivl_0", 0 0, L_00000185cacb4940;  1 drivers
v00000185cabc4250_0 .net *"_ivl_10", 0 0, L_00000185cacb6150;  1 drivers
v00000185cabc5510_0 .net *"_ivl_14", 0 0, L_00000185cacb65b0;  1 drivers
v00000185cabc55b0_0 .net *"_ivl_2", 0 0, L_00000185cacb49b0;  1 drivers
v00000185cabc5650_0 .net *"_ivl_4", 0 0, L_00000185cacb5ac0;  1 drivers
v00000185cabc56f0_0 .net *"_ivl_6", 0 0, L_00000185cacb5d60;  1 drivers
v00000185cabc30d0_0 .net *"_ivl_8", 0 0, L_00000185cacb5eb0;  1 drivers
S_00000185cabe4830 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000185cabe41f0;
 .timescale -9 -12;
P_00000185cab12590 .param/l "i" 0 5 28, +C4<011>;
S_00000185cabe46a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabe4830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb5dd0 .functor NOT 1, L_00000185cac91a70, C4<0>, C4<0>, C4<0>;
L_00000185cacb5e40 .functor AND 1, L_00000185cacb5dd0, L_00000185cac91ed0, C4<1>, C4<1>;
L_00000185cacb5f90 .functor NOT 1, L_00000185cac91a70, C4<0>, C4<0>, C4<0>;
L_00000185cacb6000 .functor AND 1, L_00000185cacb5f90, L_00000185cac8fe50, C4<1>, C4<1>;
L_00000185cacb64d0 .functor OR 1, L_00000185cacb5e40, L_00000185cacb6000, C4<0>, C4<0>;
L_00000185cacb5970 .functor AND 1, L_00000185cac91ed0, L_00000185cac8fe50, C4<1>, C4<1>;
L_00000185cacb6070 .functor OR 1, L_00000185cacb64d0, L_00000185cacb5970, C4<0>, C4<0>;
L_00000185cacb60e0 .functor XOR 1, L_00000185cac91a70, L_00000185cac91ed0, C4<0>, C4<0>;
L_00000185cacb61c0 .functor XOR 1, L_00000185cacb60e0, L_00000185cac8fe50, C4<0>, C4<0>;
v00000185cabc3170_0 .net "Debe", 0 0, L_00000185cacb6070;  1 drivers
v00000185cabc3210_0 .net "Din", 0 0, L_00000185cac8fe50;  1 drivers
v00000185cabc32b0_0 .net "Dout", 0 0, L_00000185cacb61c0;  1 drivers
v00000185cabc3350_0 .net "Ri", 0 0, L_00000185cac91ed0;  1 drivers
v00000185cabc37b0_0 .net "Si", 0 0, L_00000185cac91a70;  1 drivers
v00000185cabc3850_0 .net *"_ivl_0", 0 0, L_00000185cacb5dd0;  1 drivers
v00000185cabc42f0_0 .net *"_ivl_10", 0 0, L_00000185cacb5970;  1 drivers
v00000185cabc3fd0_0 .net *"_ivl_14", 0 0, L_00000185cacb60e0;  1 drivers
v00000185cabecb10_0 .net *"_ivl_2", 0 0, L_00000185cacb5e40;  1 drivers
v00000185cabed650_0 .net *"_ivl_4", 0 0, L_00000185cacb5f90;  1 drivers
v00000185cabebc10_0 .net *"_ivl_6", 0 0, L_00000185cacb6000;  1 drivers
v00000185cabebb70_0 .net *"_ivl_8", 0 0, L_00000185cacb64d0;  1 drivers
S_00000185cabe4b50 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000185cabe41f0;
 .timescale -9 -12;
P_00000185cab12690 .param/l "i" 0 5 28, +C4<0100>;
S_00000185cabe54b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cabe4b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb6620 .functor NOT 1, L_00000185cac919d0, C4<0>, C4<0>, C4<0>;
L_00000185cacb6230 .functor AND 1, L_00000185cacb6620, L_00000185cac90710, C4<1>, C4<1>;
L_00000185cacb6850 .functor NOT 1, L_00000185cac919d0, C4<0>, C4<0>, C4<0>;
L_00000185cacb5ba0 .functor AND 1, L_00000185cacb6850, L_00000185cac90cb0, C4<1>, C4<1>;
L_00000185cacb6770 .functor OR 1, L_00000185cacb6230, L_00000185cacb5ba0, C4<0>, C4<0>;
L_00000185cacb62a0 .functor AND 1, L_00000185cac90710, L_00000185cac90cb0, C4<1>, C4<1>;
L_00000185cacb63f0 .functor OR 1, L_00000185cacb6770, L_00000185cacb62a0, C4<0>, C4<0>;
L_00000185cacb6310 .functor XOR 1, L_00000185cac919d0, L_00000185cac90710, C4<0>, C4<0>;
L_00000185cacb6380 .functor XOR 1, L_00000185cacb6310, L_00000185cac90cb0, C4<0>, C4<0>;
v00000185cabebcb0_0 .net "Debe", 0 0, L_00000185cacb63f0;  1 drivers
v00000185cabec570_0 .net "Din", 0 0, L_00000185cac90cb0;  1 drivers
v00000185cabeb530_0 .net "Dout", 0 0, L_00000185cacb6380;  1 drivers
v00000185cabec250_0 .net "Ri", 0 0, L_00000185cac90710;  1 drivers
v00000185cabece30_0 .net "Si", 0 0, L_00000185cac919d0;  1 drivers
v00000185cabecf70_0 .net *"_ivl_0", 0 0, L_00000185cacb6620;  1 drivers
v00000185cabec610_0 .net *"_ivl_10", 0 0, L_00000185cacb62a0;  1 drivers
v00000185cabebd50_0 .net *"_ivl_14", 0 0, L_00000185cacb6310;  1 drivers
v00000185cabebf30_0 .net *"_ivl_2", 0 0, L_00000185cacb6230;  1 drivers
v00000185cabeb990_0 .net *"_ivl_4", 0 0, L_00000185cacb6850;  1 drivers
v00000185cabec750_0 .net *"_ivl_6", 0 0, L_00000185cacb5ba0;  1 drivers
v00000185cabeba30_0 .net *"_ivl_8", 0 0, L_00000185cacb6770;  1 drivers
S_00000185cabe4ce0 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_00000185cabbe140;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_00000185cabc00e0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_00000185cabc0118 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_00000185cabc0150 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_00000185cacaf310 .functor BUFZ 10, L_00000185cac8e5f0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000185cacaeeb0 .functor BUFZ 5, L_00000185cac8e690, C4<00000>, C4<00000>, C4<00000>;
v00000185cabf2fb0_0 .net "A", 11 0, L_00000185cac8cc50;  1 drivers
v00000185cabf4090_0 .net "B", 11 0, L_00000185cac8c9d0;  1 drivers
v00000185cabf41d0_0 .net "C", 12 0, L_00000185cac8b7b0;  1 drivers
v00000185cabf4450_0 .net "ExpIn", 4 0, L_00000185cac89230;  alias, 1 drivers
v00000185cabf3230_0 .net "ExpOut", 4 0, L_00000185cacaeeb0;  alias, 1 drivers
v00000185cabf3d70_0 .net "F", 9 0, L_00000185cacaf310;  alias, 1 drivers
v00000185cabf4810_0 .net "R", 10 0, L_00000185cac8a630;  alias, 1 drivers
v00000185cabf3870_0 .net "S", 10 0, L_00000185cac8a590;  alias, 1 drivers
v00000185cabf5030_0 .net *"_ivl_101", 0 0, L_00000185cac8a950;  1 drivers
L_00000185cac0f388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000185cabf3cd0_0 .net/2u *"_ivl_102", 1 0, L_00000185cac0f388;  1 drivers
v00000185cabf2ab0_0 .net *"_ivl_104", 14 0, L_00000185cac8ccf0;  1 drivers
v00000185cabf2bf0_0 .net *"_ivl_107", 9 0, L_00000185cac8b2b0;  1 drivers
v00000185cabf2d30_0 .net *"_ivl_109", 0 0, L_00000185cac8b210;  1 drivers
L_00000185cac0f3d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000185cabf4bd0_0 .net/2u *"_ivl_110", 2 0, L_00000185cac0f3d0;  1 drivers
v00000185cabf44f0_0 .net *"_ivl_112", 14 0, L_00000185cac8b990;  1 drivers
L_00000185cac0f418 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000185cabf2c90_0 .net/2u *"_ivl_116", 4 0, L_00000185cac0f418;  1 drivers
v00000185cabf4590_0 .net *"_ivl_118", 4 0, L_00000185cac8a9f0;  1 drivers
L_00000185cac0f340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabf3ff0_0 .net/2u *"_ivl_92", 0 0, L_00000185cac0f340;  1 drivers
v00000185cabf2dd0_0 .net *"_ivl_97", 9 0, L_00000185cac8bf30;  1 drivers
v00000185cabf28d0_0 .net *"_ivl_99", 0 0, L_00000185cac8b850;  1 drivers
v00000185cabf34b0_0 .net "carry", 0 0, L_00000185cac8b670;  1 drivers
v00000185cabf2970_0 .net "exp_for_round", 4 0, L_00000185cac8ba30;  1 drivers
v00000185cabf4770_0 .net "exp_rounded", 4 0, L_00000185cac8e690;  1 drivers
v00000185cabf35f0_0 .net "frac_rounded", 9 0, L_00000185cac8e5f0;  1 drivers
v00000185cabf48b0_0 .net "guard_R", 0 0, L_00000185cac89ff0;  alias, 1 drivers
v00000185cabf4950_0 .net "guard_S", 0 0, L_00000185cac89370;  alias, 1 drivers
v00000185cabf4b30_0 .net "ms_for_round", 14 0, L_00000185cac8ce30;  1 drivers
v00000185cabf3910_0 .net "sticky_for_round", 0 0, L_00000185caca31a0;  alias, 1 drivers
v00000185cabf3690_0 .net "sum_bits", 11 0, L_00000185cac8b170;  1 drivers
L_00000185cac8b8f0 .part L_00000185cac8cc50, 0, 1;
L_00000185cac8c070 .part L_00000185cac8c9d0, 0, 1;
L_00000185cac8c570 .part L_00000185cac8b7b0, 0, 1;
L_00000185cac8b490 .part L_00000185cac8cc50, 1, 1;
L_00000185cac8ced0 .part L_00000185cac8c9d0, 1, 1;
L_00000185cac8aef0 .part L_00000185cac8b7b0, 1, 1;
L_00000185cac8c390 .part L_00000185cac8cc50, 2, 1;
L_00000185cac8c4d0 .part L_00000185cac8c9d0, 2, 1;
L_00000185cac8ae50 .part L_00000185cac8b7b0, 2, 1;
L_00000185cac8b710 .part L_00000185cac8cc50, 3, 1;
L_00000185cac8ac70 .part L_00000185cac8c9d0, 3, 1;
L_00000185cac8b530 .part L_00000185cac8b7b0, 3, 1;
L_00000185cac8cb10 .part L_00000185cac8cc50, 4, 1;
L_00000185cac8ca70 .part L_00000185cac8c9d0, 4, 1;
L_00000185cac8ad10 .part L_00000185cac8b7b0, 4, 1;
L_00000185cac8b3f0 .part L_00000185cac8cc50, 5, 1;
L_00000185cac8bdf0 .part L_00000185cac8c9d0, 5, 1;
L_00000185cac8adb0 .part L_00000185cac8b7b0, 5, 1;
L_00000185cac8cbb0 .part L_00000185cac8cc50, 6, 1;
L_00000185cac8af90 .part L_00000185cac8c9d0, 6, 1;
L_00000185cac8cf70 .part L_00000185cac8b7b0, 6, 1;
L_00000185cac8c6b0 .part L_00000185cac8cc50, 7, 1;
L_00000185cac8d010 .part L_00000185cac8c9d0, 7, 1;
L_00000185cac8abd0 .part L_00000185cac8b7b0, 7, 1;
L_00000185cac8b5d0 .part L_00000185cac8cc50, 8, 1;
L_00000185cac8bcb0 .part L_00000185cac8c9d0, 8, 1;
L_00000185cac8bd50 .part L_00000185cac8b7b0, 8, 1;
L_00000185cac8bfd0 .part L_00000185cac8cc50, 9, 1;
L_00000185cac8c110 .part L_00000185cac8c9d0, 9, 1;
L_00000185cac8b350 .part L_00000185cac8b7b0, 9, 1;
L_00000185cac8c610 .part L_00000185cac8cc50, 10, 1;
L_00000185cac8c750 .part L_00000185cac8c9d0, 10, 1;
L_00000185cac8b030 .part L_00000185cac8b7b0, 10, 1;
L_00000185cac8b0d0 .part L_00000185cac8cc50, 11, 1;
L_00000185cac8d0b0 .part L_00000185cac8c9d0, 11, 1;
L_00000185cac8be90 .part L_00000185cac8b7b0, 11, 1;
LS_00000185cac8b170_0_0 .concat8 [ 1 1 1 1], L_00000185caca28e0, L_00000185caca1f40, L_00000185caca1990, L_00000185caca1a00;
LS_00000185cac8b170_0_4 .concat8 [ 1 1 1 1], L_00000185caca32f0, L_00000185caca33d0, L_00000185cacaf930, L_00000185cacaf7e0;
LS_00000185cac8b170_0_8 .concat8 [ 1 1 1 1], L_00000185cacb02d0, L_00000185cacaf3f0, L_00000185cacaee40, L_00000185cacb0030;
L_00000185cac8b170 .concat8 [ 4 4 4 0], LS_00000185cac8b170_0_0, LS_00000185cac8b170_0_4, LS_00000185cac8b170_0_8;
L_00000185cac8cc50 .concat [ 1 11 0 0], L_00000185cac89370, L_00000185cac8a590;
L_00000185cac8c9d0 .concat [ 1 11 0 0], L_00000185cac89ff0, L_00000185cac8a630;
LS_00000185cac8b7b0_0_0 .concat8 [ 1 1 1 1], L_00000185cac0f340, L_00000185caca2950, L_00000185caca1ed0, L_00000185caca2aa0;
LS_00000185cac8b7b0_0_4 .concat8 [ 1 1 1 1], L_00000185caca25d0, L_00000185caca2870, L_00000185caca3130, L_00000185cacb03b0;
LS_00000185cac8b7b0_0_8 .concat8 [ 1 1 1 1], L_00000185cacaedd0, L_00000185cacb01f0, L_00000185cacaef90, L_00000185cacaeba0;
LS_00000185cac8b7b0_0_12 .concat8 [ 1 0 0 0], L_00000185cacb0260;
L_00000185cac8b7b0 .concat8 [ 4 4 4 1], LS_00000185cac8b7b0_0_0, LS_00000185cac8b7b0_0_4, LS_00000185cac8b7b0_0_8, LS_00000185cac8b7b0_0_12;
L_00000185cac8b670 .part L_00000185cac8b7b0, 12, 1;
L_00000185cac8bf30 .part L_00000185cac8b170, 2, 10;
L_00000185cac8b850 .part L_00000185cac8b170, 1, 1;
L_00000185cac8a950 .part L_00000185cac8b170, 0, 1;
LS_00000185cac8ccf0_0_0 .concat [ 1 2 1 1], L_00000185caca31a0, L_00000185cac0f388, L_00000185cac8a950, L_00000185cac8b850;
LS_00000185cac8ccf0_0_4 .concat [ 10 0 0 0], L_00000185cac8bf30;
L_00000185cac8ccf0 .concat [ 5 10 0 0], LS_00000185cac8ccf0_0_0, LS_00000185cac8ccf0_0_4;
L_00000185cac8b2b0 .part L_00000185cac8b170, 1, 10;
L_00000185cac8b210 .part L_00000185cac8b170, 0, 1;
L_00000185cac8b990 .concat [ 1 3 1 10], L_00000185caca31a0, L_00000185cac0f3d0, L_00000185cac8b210, L_00000185cac8b2b0;
L_00000185cac8ce30 .functor MUXZ 15, L_00000185cac8b990, L_00000185cac8ccf0, L_00000185cac8b670, C4<>;
L_00000185cac8a9f0 .arith/sum 5, L_00000185cac89230, L_00000185cac0f418;
L_00000185cac8ba30 .functor MUXZ 5, L_00000185cac89230, L_00000185cac8a9f0, L_00000185cac8b670, C4<>;
S_00000185cabe5000 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab127d0 .param/l "i" 0 5 102, +C4<00>;
S_00000185cabe4510 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabe5000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca21e0 .functor AND 1, L_00000185cac8b8f0, L_00000185cac8c070, C4<1>, C4<1>;
L_00000185caca2020 .functor AND 1, L_00000185cac8c070, L_00000185cac8c570, C4<1>, C4<1>;
L_00000185caca1df0 .functor OR 1, L_00000185caca21e0, L_00000185caca2020, C4<0>, C4<0>;
L_00000185caca2e20 .functor AND 1, L_00000185cac8b8f0, L_00000185cac8c570, C4<1>, C4<1>;
L_00000185caca2950 .functor OR 1, L_00000185caca1df0, L_00000185caca2e20, C4<0>, C4<0>;
L_00000185caca2f70 .functor XOR 1, L_00000185cac8b8f0, L_00000185cac8c070, C4<0>, C4<0>;
L_00000185caca28e0 .functor XOR 1, L_00000185caca2f70, L_00000185cac8c570, C4<0>, C4<0>;
v00000185cabee230_0 .net "Debe", 0 0, L_00000185caca2950;  1 drivers
v00000185cabedc90_0 .net "Din", 0 0, L_00000185cac8c570;  1 drivers
v00000185cabef950_0 .net "Dout", 0 0, L_00000185caca28e0;  1 drivers
v00000185cabeff90_0 .net "Ri", 0 0, L_00000185cac8c070;  1 drivers
v00000185cabef090_0 .net "Si", 0 0, L_00000185cac8b8f0;  1 drivers
v00000185cabee910_0 .net *"_ivl_0", 0 0, L_00000185caca21e0;  1 drivers
v00000185cabefa90_0 .net *"_ivl_10", 0 0, L_00000185caca2f70;  1 drivers
v00000185cabef9f0_0 .net *"_ivl_2", 0 0, L_00000185caca2020;  1 drivers
v00000185cabedbf0_0 .net *"_ivl_4", 0 0, L_00000185caca1df0;  1 drivers
v00000185cabef450_0 .net *"_ivl_6", 0 0, L_00000185caca2e20;  1 drivers
S_00000185cabe49c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab126d0 .param/l "i" 0 5 102, +C4<01>;
S_00000185cabe5320 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cabe49c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca1e60 .functor AND 1, L_00000185cac8b490, L_00000185cac8ced0, C4<1>, C4<1>;
L_00000185caca2f00 .functor AND 1, L_00000185cac8ced0, L_00000185cac8aef0, C4<1>, C4<1>;
L_00000185caca1a70 .functor OR 1, L_00000185caca1e60, L_00000185caca2f00, C4<0>, C4<0>;
L_00000185caca2b80 .functor AND 1, L_00000185cac8b490, L_00000185cac8aef0, C4<1>, C4<1>;
L_00000185caca1ed0 .functor OR 1, L_00000185caca1a70, L_00000185caca2b80, C4<0>, C4<0>;
L_00000185caca1c30 .functor XOR 1, L_00000185cac8b490, L_00000185cac8ced0, C4<0>, C4<0>;
L_00000185caca1f40 .functor XOR 1, L_00000185caca1c30, L_00000185cac8aef0, C4<0>, C4<0>;
v00000185cabef130_0 .net "Debe", 0 0, L_00000185caca1ed0;  1 drivers
v00000185cabee190_0 .net "Din", 0 0, L_00000185cac8aef0;  1 drivers
v00000185cabeecd0_0 .net "Dout", 0 0, L_00000185caca1f40;  1 drivers
v00000185cabef270_0 .net "Ri", 0 0, L_00000185cac8ced0;  1 drivers
v00000185cabeee10_0 .net "Si", 0 0, L_00000185cac8b490;  1 drivers
v00000185cabeec30_0 .net *"_ivl_0", 0 0, L_00000185caca1e60;  1 drivers
v00000185cabeeaf0_0 .net *"_ivl_10", 0 0, L_00000185caca1c30;  1 drivers
v00000185cabef1d0_0 .net *"_ivl_2", 0 0, L_00000185caca2f00;  1 drivers
v00000185cabef310_0 .net *"_ivl_4", 0 0, L_00000185caca1a70;  1 drivers
v00000185cabef630_0 .net *"_ivl_6", 0 0, L_00000185caca2b80;  1 drivers
S_00000185cac066c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab12a50 .param/l "i" 0 5 102, +C4<010>;
S_00000185cac07340 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac066c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca22c0 .functor AND 1, L_00000185cac8c390, L_00000185cac8c4d0, C4<1>, C4<1>;
L_00000185caca2330 .functor AND 1, L_00000185cac8c4d0, L_00000185cac8ae50, C4<1>, C4<1>;
L_00000185caca2560 .functor OR 1, L_00000185caca22c0, L_00000185caca2330, C4<0>, C4<0>;
L_00000185caca23a0 .functor AND 1, L_00000185cac8c390, L_00000185cac8ae50, C4<1>, C4<1>;
L_00000185caca2aa0 .functor OR 1, L_00000185caca2560, L_00000185caca23a0, C4<0>, C4<0>;
L_00000185caca3440 .functor XOR 1, L_00000185cac8c390, L_00000185cac8c4d0, C4<0>, C4<0>;
L_00000185caca1990 .functor XOR 1, L_00000185caca3440, L_00000185cac8ae50, C4<0>, C4<0>;
v00000185cabefe50_0 .net "Debe", 0 0, L_00000185caca2aa0;  1 drivers
v00000185cabee7d0_0 .net "Din", 0 0, L_00000185cac8ae50;  1 drivers
v00000185cabee370_0 .net "Dout", 0 0, L_00000185caca1990;  1 drivers
v00000185cabee0f0_0 .net "Ri", 0 0, L_00000185cac8c4d0;  1 drivers
v00000185cabee730_0 .net "Si", 0 0, L_00000185cac8c390;  1 drivers
v00000185cabeef50_0 .net *"_ivl_0", 0 0, L_00000185caca22c0;  1 drivers
v00000185cabee550_0 .net *"_ivl_10", 0 0, L_00000185caca3440;  1 drivers
v00000185cabef6d0_0 .net *"_ivl_2", 0 0, L_00000185caca2330;  1 drivers
v00000185cabef770_0 .net *"_ivl_4", 0 0, L_00000185caca2560;  1 drivers
v00000185cabee2d0_0 .net *"_ivl_6", 0 0, L_00000185caca23a0;  1 drivers
S_00000185cac07980 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab12810 .param/l "i" 0 5 102, +C4<011>;
S_00000185cac071b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac07980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca2410 .functor AND 1, L_00000185cac8b710, L_00000185cac8ac70, C4<1>, C4<1>;
L_00000185caca2fe0 .functor AND 1, L_00000185cac8ac70, L_00000185cac8b530, C4<1>, C4<1>;
L_00000185caca24f0 .functor OR 1, L_00000185caca2410, L_00000185caca2fe0, C4<0>, C4<0>;
L_00000185caca2800 .functor AND 1, L_00000185cac8b710, L_00000185cac8b530, C4<1>, C4<1>;
L_00000185caca25d0 .functor OR 1, L_00000185caca24f0, L_00000185caca2800, C4<0>, C4<0>;
L_00000185caca2640 .functor XOR 1, L_00000185cac8b710, L_00000185cac8ac70, C4<0>, C4<0>;
L_00000185caca1a00 .functor XOR 1, L_00000185caca2640, L_00000185cac8b530, C4<0>, C4<0>;
v00000185cabedb50_0 .net "Debe", 0 0, L_00000185caca25d0;  1 drivers
v00000185cabef4f0_0 .net "Din", 0 0, L_00000185cac8b530;  1 drivers
v00000185cabee410_0 .net "Dout", 0 0, L_00000185caca1a00;  1 drivers
v00000185cabeddd0_0 .net "Ri", 0 0, L_00000185cac8ac70;  1 drivers
v00000185cabefb30_0 .net "Si", 0 0, L_00000185cac8b710;  1 drivers
v00000185cabef590_0 .net *"_ivl_0", 0 0, L_00000185caca2410;  1 drivers
v00000185cabee5f0_0 .net *"_ivl_10", 0 0, L_00000185caca2640;  1 drivers
v00000185cabeeff0_0 .net *"_ivl_2", 0 0, L_00000185caca2fe0;  1 drivers
v00000185cabeed70_0 .net *"_ivl_4", 0 0, L_00000185caca24f0;  1 drivers
v00000185cabef810_0 .net *"_ivl_6", 0 0, L_00000185caca2800;  1 drivers
S_00000185cac06850 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab12390 .param/l "i" 0 5 102, +C4<0100>;
S_00000185cac074d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac06850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca1ae0 .functor AND 1, L_00000185cac8cb10, L_00000185cac8ca70, C4<1>, C4<1>;
L_00000185caca26b0 .functor AND 1, L_00000185cac8ca70, L_00000185cac8ad10, C4<1>, C4<1>;
L_00000185caca2790 .functor OR 1, L_00000185caca1ae0, L_00000185caca26b0, C4<0>, C4<0>;
L_00000185caca2bf0 .functor AND 1, L_00000185cac8cb10, L_00000185cac8ad10, C4<1>, C4<1>;
L_00000185caca2870 .functor OR 1, L_00000185caca2790, L_00000185caca2bf0, C4<0>, C4<0>;
L_00000185caca29c0 .functor XOR 1, L_00000185cac8cb10, L_00000185cac8ca70, C4<0>, C4<0>;
L_00000185caca32f0 .functor XOR 1, L_00000185caca29c0, L_00000185cac8ad10, C4<0>, C4<0>;
v00000185cabee4b0_0 .net "Debe", 0 0, L_00000185caca2870;  1 drivers
v00000185cabef8b0_0 .net "Din", 0 0, L_00000185cac8ad10;  1 drivers
v00000185cabefbd0_0 .net "Dout", 0 0, L_00000185caca32f0;  1 drivers
v00000185cabefc70_0 .net "Ri", 0 0, L_00000185cac8ca70;  1 drivers
v00000185cabee690_0 .net "Si", 0 0, L_00000185cac8cb10;  1 drivers
v00000185cabefef0_0 .net *"_ivl_0", 0 0, L_00000185caca1ae0;  1 drivers
v00000185cabee870_0 .net *"_ivl_10", 0 0, L_00000185caca29c0;  1 drivers
v00000185cabefd10_0 .net *"_ivl_2", 0 0, L_00000185caca26b0;  1 drivers
v00000185cabeea50_0 .net *"_ivl_4", 0 0, L_00000185caca2790;  1 drivers
v00000185cabefdb0_0 .net *"_ivl_6", 0 0, L_00000185caca2bf0;  1 drivers
S_00000185cac069e0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab123d0 .param/l "i" 0 5 102, +C4<0101>;
S_00000185cac077f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac069e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca2a30 .functor AND 1, L_00000185cac8b3f0, L_00000185cac8bdf0, C4<1>, C4<1>;
L_00000185caca34b0 .functor AND 1, L_00000185cac8bdf0, L_00000185cac8adb0, C4<1>, C4<1>;
L_00000185caca2c60 .functor OR 1, L_00000185caca2a30, L_00000185caca34b0, C4<0>, C4<0>;
L_00000185caca3050 .functor AND 1, L_00000185cac8b3f0, L_00000185cac8adb0, C4<1>, C4<1>;
L_00000185caca3130 .functor OR 1, L_00000185caca2c60, L_00000185caca3050, C4<0>, C4<0>;
L_00000185caca1920 .functor XOR 1, L_00000185cac8b3f0, L_00000185cac8bdf0, C4<0>, C4<0>;
L_00000185caca33d0 .functor XOR 1, L_00000185caca1920, L_00000185cac8adb0, C4<0>, C4<0>;
v00000185cabeeeb0_0 .net "Debe", 0 0, L_00000185caca3130;  1 drivers
v00000185cabedd30_0 .net "Din", 0 0, L_00000185cac8adb0;  1 drivers
v00000185cabf0030_0 .net "Dout", 0 0, L_00000185caca33d0;  1 drivers
v00000185cabee9b0_0 .net "Ri", 0 0, L_00000185cac8bdf0;  1 drivers
v00000185cabed8d0_0 .net "Si", 0 0, L_00000185cac8b3f0;  1 drivers
v00000185cabed970_0 .net *"_ivl_0", 0 0, L_00000185caca2a30;  1 drivers
v00000185cabeeb90_0 .net *"_ivl_10", 0 0, L_00000185caca1920;  1 drivers
v00000185cabeda10_0 .net *"_ivl_2", 0 0, L_00000185caca34b0;  1 drivers
v00000185cabedab0_0 .net *"_ivl_4", 0 0, L_00000185caca2c60;  1 drivers
v00000185cabede70_0 .net *"_ivl_6", 0 0, L_00000185caca3050;  1 drivers
S_00000185cac07660 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab13090 .param/l "i" 0 5 102, +C4<0110>;
S_00000185cac06b70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac07660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca1bc0 .functor AND 1, L_00000185cac8cbb0, L_00000185cac8af90, C4<1>, C4<1>;
L_00000185caca09d0 .functor AND 1, L_00000185cac8af90, L_00000185cac8cf70, C4<1>, C4<1>;
L_00000185cacaf2a0 .functor OR 1, L_00000185caca1bc0, L_00000185caca09d0, C4<0>, C4<0>;
L_00000185cacaf4d0 .functor AND 1, L_00000185cac8cbb0, L_00000185cac8cf70, C4<1>, C4<1>;
L_00000185cacb03b0 .functor OR 1, L_00000185cacaf2a0, L_00000185cacaf4d0, C4<0>, C4<0>;
L_00000185cacaf0e0 .functor XOR 1, L_00000185cac8cbb0, L_00000185cac8af90, C4<0>, C4<0>;
L_00000185cacaf930 .functor XOR 1, L_00000185cacaf0e0, L_00000185cac8cf70, C4<0>, C4<0>;
v00000185cabedf10_0 .net "Debe", 0 0, L_00000185cacb03b0;  1 drivers
v00000185cabedfb0_0 .net "Din", 0 0, L_00000185cac8cf70;  1 drivers
v00000185cabee050_0 .net "Dout", 0 0, L_00000185cacaf930;  1 drivers
v00000185cabf1bb0_0 .net "Ri", 0 0, L_00000185cac8af90;  1 drivers
v00000185cabf11b0_0 .net "Si", 0 0, L_00000185cac8cbb0;  1 drivers
v00000185cabf05d0_0 .net *"_ivl_0", 0 0, L_00000185caca1bc0;  1 drivers
v00000185cabf02b0_0 .net *"_ivl_10", 0 0, L_00000185cacaf0e0;  1 drivers
v00000185cabf26f0_0 .net *"_ivl_2", 0 0, L_00000185caca09d0;  1 drivers
v00000185cabf0e90_0 .net *"_ivl_4", 0 0, L_00000185cacaf2a0;  1 drivers
v00000185cabf1110_0 .net *"_ivl_6", 0 0, L_00000185cacaf4d0;  1 drivers
S_00000185cac06210 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab12a90 .param/l "i" 0 5 102, +C4<0111>;
S_00000185cac07b10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac06210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacafe00 .functor AND 1, L_00000185cac8c6b0, L_00000185cac8d010, C4<1>, C4<1>;
L_00000185cacaf9a0 .functor AND 1, L_00000185cac8d010, L_00000185cac8abd0, C4<1>, C4<1>;
L_00000185cacaffc0 .functor OR 1, L_00000185cacafe00, L_00000185cacaf9a0, C4<0>, C4<0>;
L_00000185cacaed60 .functor AND 1, L_00000185cac8c6b0, L_00000185cac8abd0, C4<1>, C4<1>;
L_00000185cacaedd0 .functor OR 1, L_00000185cacaffc0, L_00000185cacaed60, C4<0>, C4<0>;
L_00000185cacb0340 .functor XOR 1, L_00000185cac8c6b0, L_00000185cac8d010, C4<0>, C4<0>;
L_00000185cacaf7e0 .functor XOR 1, L_00000185cacb0340, L_00000185cac8abd0, C4<0>, C4<0>;
v00000185cabf1c50_0 .net "Debe", 0 0, L_00000185cacaedd0;  1 drivers
v00000185cabf0ad0_0 .net "Din", 0 0, L_00000185cac8abd0;  1 drivers
v00000185cabf1e30_0 .net "Dout", 0 0, L_00000185cacaf7e0;  1 drivers
v00000185cabf17f0_0 .net "Ri", 0 0, L_00000185cac8d010;  1 drivers
v00000185cabf1cf0_0 .net "Si", 0 0, L_00000185cac8c6b0;  1 drivers
v00000185cabf1890_0 .net *"_ivl_0", 0 0, L_00000185cacafe00;  1 drivers
v00000185cabf0990_0 .net *"_ivl_10", 0 0, L_00000185cacb0340;  1 drivers
v00000185cabf14d0_0 .net *"_ivl_2", 0 0, L_00000185cacaf9a0;  1 drivers
v00000185cabf1a70_0 .net *"_ivl_4", 0 0, L_00000185cacaffc0;  1 drivers
v00000185cabf0d50_0 .net *"_ivl_6", 0 0, L_00000185cacaed60;  1 drivers
S_00000185cac063a0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab130d0 .param/l "i" 0 5 102, +C4<01000>;
S_00000185cac07ca0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac063a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacaf690 .functor AND 1, L_00000185cac8b5d0, L_00000185cac8bcb0, C4<1>, C4<1>;
L_00000185cacaf150 .functor AND 1, L_00000185cac8bcb0, L_00000185cac8bd50, C4<1>, C4<1>;
L_00000185cacafc40 .functor OR 1, L_00000185cacaf690, L_00000185cacaf150, C4<0>, C4<0>;
L_00000185cacafe70 .functor AND 1, L_00000185cac8b5d0, L_00000185cac8bd50, C4<1>, C4<1>;
L_00000185cacb01f0 .functor OR 1, L_00000185cacafc40, L_00000185cacafe70, C4<0>, C4<0>;
L_00000185cacaf1c0 .functor XOR 1, L_00000185cac8b5d0, L_00000185cac8bcb0, C4<0>, C4<0>;
L_00000185cacb02d0 .functor XOR 1, L_00000185cacaf1c0, L_00000185cac8bd50, C4<0>, C4<0>;
v00000185cabf1250_0 .net "Debe", 0 0, L_00000185cacb01f0;  1 drivers
v00000185cabf0f30_0 .net "Din", 0 0, L_00000185cac8bd50;  1 drivers
v00000185cabf12f0_0 .net "Dout", 0 0, L_00000185cacb02d0;  1 drivers
v00000185cabf1390_0 .net "Ri", 0 0, L_00000185cac8bcb0;  1 drivers
v00000185cabf1750_0 .net "Si", 0 0, L_00000185cac8b5d0;  1 drivers
v00000185cabf0a30_0 .net *"_ivl_0", 0 0, L_00000185cacaf690;  1 drivers
v00000185cabf0fd0_0 .net *"_ivl_10", 0 0, L_00000185cacaf1c0;  1 drivers
v00000185cabf1ed0_0 .net *"_ivl_2", 0 0, L_00000185cacaf150;  1 drivers
v00000185cabf1930_0 .net *"_ivl_4", 0 0, L_00000185cacafc40;  1 drivers
v00000185cabf0b70_0 .net *"_ivl_6", 0 0, L_00000185cacafe70;  1 drivers
S_00000185cac07e30 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab12e10 .param/l "i" 0 5 102, +C4<01001>;
S_00000185cac06530 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac07e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacaf850 .functor AND 1, L_00000185cac8bfd0, L_00000185cac8c110, C4<1>, C4<1>;
L_00000185cacaf5b0 .functor AND 1, L_00000185cac8c110, L_00000185cac8b350, C4<1>, C4<1>;
L_00000185cacafb60 .functor OR 1, L_00000185cacaf850, L_00000185cacaf5b0, C4<0>, C4<0>;
L_00000185cacaf540 .functor AND 1, L_00000185cac8bfd0, L_00000185cac8b350, C4<1>, C4<1>;
L_00000185cacaef90 .functor OR 1, L_00000185cacafb60, L_00000185cacaf540, C4<0>, C4<0>;
L_00000185cacaf000 .functor XOR 1, L_00000185cac8bfd0, L_00000185cac8c110, C4<0>, C4<0>;
L_00000185cacaf3f0 .functor XOR 1, L_00000185cacaf000, L_00000185cac8b350, C4<0>, C4<0>;
v00000185cabf19d0_0 .net "Debe", 0 0, L_00000185cacaef90;  1 drivers
v00000185cabf20b0_0 .net "Din", 0 0, L_00000185cac8b350;  1 drivers
v00000185cabf07b0_0 .net "Dout", 0 0, L_00000185cacaf3f0;  1 drivers
v00000185cabf1d90_0 .net "Ri", 0 0, L_00000185cac8c110;  1 drivers
v00000185cabf0530_0 .net "Si", 0 0, L_00000185cac8bfd0;  1 drivers
v00000185cabf1b10_0 .net *"_ivl_0", 0 0, L_00000185cacaf850;  1 drivers
v00000185cabf1430_0 .net *"_ivl_10", 0 0, L_00000185cacaf000;  1 drivers
v00000185cabf1570_0 .net *"_ivl_2", 0 0, L_00000185cacaf5b0;  1 drivers
v00000185cabf0c10_0 .net *"_ivl_4", 0 0, L_00000185cacafb60;  1 drivers
v00000185cabf0350_0 .net *"_ivl_6", 0 0, L_00000185cacaf540;  1 drivers
S_00000185cac06d00 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab12850 .param/l "i" 0 5 102, +C4<01010>;
S_00000185cac06080 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac06d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacafa10 .functor AND 1, L_00000185cac8c610, L_00000185cac8c750, C4<1>, C4<1>;
L_00000185cacafee0 .functor AND 1, L_00000185cac8c750, L_00000185cac8b030, C4<1>, C4<1>;
L_00000185cacaf700 .functor OR 1, L_00000185cacafa10, L_00000185cacafee0, C4<0>, C4<0>;
L_00000185cacb0110 .functor AND 1, L_00000185cac8c610, L_00000185cac8b030, C4<1>, C4<1>;
L_00000185cacaeba0 .functor OR 1, L_00000185cacaf700, L_00000185cacb0110, C4<0>, C4<0>;
L_00000185cacaf620 .functor XOR 1, L_00000185cac8c610, L_00000185cac8c750, C4<0>, C4<0>;
L_00000185cacaee40 .functor XOR 1, L_00000185cacaf620, L_00000185cac8b030, C4<0>, C4<0>;
v00000185cabf1070_0 .net "Debe", 0 0, L_00000185cacaeba0;  1 drivers
v00000185cabf0cb0_0 .net "Din", 0 0, L_00000185cac8b030;  1 drivers
v00000185cabf21f0_0 .net "Dout", 0 0, L_00000185cacaee40;  1 drivers
v00000185cabf1f70_0 .net "Ri", 0 0, L_00000185cac8c750;  1 drivers
v00000185cabf1610_0 .net "Si", 0 0, L_00000185cac8c610;  1 drivers
v00000185cabf16b0_0 .net *"_ivl_0", 0 0, L_00000185cacafa10;  1 drivers
v00000185cabf0170_0 .net *"_ivl_10", 0 0, L_00000185cacaf620;  1 drivers
v00000185cabf0df0_0 .net *"_ivl_2", 0 0, L_00000185cacafee0;  1 drivers
v00000185cabf2790_0 .net *"_ivl_4", 0 0, L_00000185cacaf700;  1 drivers
v00000185cabf2470_0 .net *"_ivl_6", 0 0, L_00000185cacb0110;  1 drivers
S_00000185cac06e90 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_00000185cabe4ce0;
 .timescale -9 -12;
P_00000185cab12c50 .param/l "i" 0 5 102, +C4<01011>;
S_00000185cac07020 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000185cac06e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cacb0180 .functor AND 1, L_00000185cac8b0d0, L_00000185cac8d0b0, C4<1>, C4<1>;
L_00000185cacafd90 .functor AND 1, L_00000185cac8d0b0, L_00000185cac8be90, C4<1>, C4<1>;
L_00000185cacaf770 .functor OR 1, L_00000185cacb0180, L_00000185cacafd90, C4<0>, C4<0>;
L_00000185cacaec10 .functor AND 1, L_00000185cac8b0d0, L_00000185cac8be90, C4<1>, C4<1>;
L_00000185cacb0260 .functor OR 1, L_00000185cacaf770, L_00000185cacaec10, C4<0>, C4<0>;
L_00000185cacaf8c0 .functor XOR 1, L_00000185cac8b0d0, L_00000185cac8d0b0, C4<0>, C4<0>;
L_00000185cacb0030 .functor XOR 1, L_00000185cacaf8c0, L_00000185cac8be90, C4<0>, C4<0>;
v00000185cabf2010_0 .net "Debe", 0 0, L_00000185cacb0260;  1 drivers
v00000185cabf2290_0 .net "Din", 0 0, L_00000185cac8be90;  1 drivers
v00000185cabf2330_0 .net "Dout", 0 0, L_00000185cacb0030;  1 drivers
v00000185cabf03f0_0 .net "Ri", 0 0, L_00000185cac8d0b0;  1 drivers
v00000185cabf2150_0 .net "Si", 0 0, L_00000185cac8b0d0;  1 drivers
v00000185cabf23d0_0 .net *"_ivl_0", 0 0, L_00000185cacb0180;  1 drivers
v00000185cabf2510_0 .net *"_ivl_10", 0 0, L_00000185cacaf8c0;  1 drivers
v00000185cabf25b0_0 .net *"_ivl_2", 0 0, L_00000185cacafd90;  1 drivers
v00000185cabf2650_0 .net *"_ivl_4", 0 0, L_00000185cacaf770;  1 drivers
v00000185cabf2830_0 .net *"_ivl_6", 0 0, L_00000185cacaec10;  1 drivers
S_00000185cac08220 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_00000185cabe4ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_00000185ca712900 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_00000185ca712938 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_00000185ca712970 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_00000185ca7129a8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_00000185cacaec80 .functor NOT 1, L_00000185cac8ab30, C4<0>, C4<0>, C4<0>;
L_00000185cacaff50 .functor OR 1, L_00000185cac8aa90, L_00000185cac8bad0, C4<0>, C4<0>;
L_00000185cacb0420 .functor AND 1, L_00000185cac8c1b0, L_00000185cacaff50, C4<1>, C4<1>;
v00000185cabf00d0_0 .net *"_ivl_11", 9 0, L_00000185cac8c7f0;  1 drivers
v00000185cabf0670_0 .net *"_ivl_12", 10 0, L_00000185cac8c430;  1 drivers
L_00000185cac0f460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabf0210_0 .net *"_ivl_15", 0 0, L_00000185cac0f460;  1 drivers
v00000185cabf0490_0 .net *"_ivl_17", 0 0, L_00000185cac8bad0;  1 drivers
v00000185cabf0710_0 .net *"_ivl_19", 0 0, L_00000185cacaff50;  1 drivers
v00000185cabf0850_0 .net *"_ivl_21", 0 0, L_00000185cacb0420;  1 drivers
L_00000185cac0f4a8 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000185cabf08f0_0 .net/2u *"_ivl_22", 10 0, L_00000185cac0f4a8;  1 drivers
L_00000185cac0f4f0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabf32d0_0 .net/2u *"_ivl_24", 10 0, L_00000185cac0f4f0;  1 drivers
v00000185cabf3190_0 .net *"_ivl_26", 10 0, L_00000185cac8c890;  1 drivers
v00000185cabf3eb0_0 .net *"_ivl_3", 3 0, L_00000185cac8c2f0;  1 drivers
v00000185cabf4e50_0 .net *"_ivl_33", 0 0, L_00000185cac8eb90;  1 drivers
v00000185cabf37d0_0 .net *"_ivl_34", 4 0, L_00000185cac8f450;  1 drivers
L_00000185cac0f538 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000185cabf3370_0 .net *"_ivl_37", 3 0, L_00000185cac0f538;  1 drivers
v00000185cabf30f0_0 .net *"_ivl_7", 0 0, L_00000185cac8ab30;  1 drivers
v00000185cabf3410_0 .net "boolean", 0 0, L_00000185cac8aa90;  1 drivers
v00000185cabf3f50_0 .net "exp", 4 0, L_00000185cac8ba30;  alias, 1 drivers
v00000185cabf3550_0 .net "exp_round", 4 0, L_00000185cac8e690;  alias, 1 drivers
v00000185cabf4ef0_0 .net "guard", 0 0, L_00000185cac8c1b0;  1 drivers
v00000185cabf46d0_0 .net "is_even", 0 0, L_00000185cacaec80;  1 drivers
v00000185cabf4f90_0 .net "ms", 14 0, L_00000185cac8ce30;  alias, 1 drivers
v00000185cabf2b50_0 .net "ms_round", 9 0, L_00000185cac8e5f0;  alias, 1 drivers
v00000185cabf2a10_0 .net "temp", 10 0, L_00000185cac8cd90;  1 drivers
L_00000185cac8c1b0 .part L_00000185cac8ce30, 4, 1;
L_00000185cac8c2f0 .part L_00000185cac8ce30, 0, 4;
L_00000185cac8aa90 .reduce/or L_00000185cac8c2f0;
L_00000185cac8ab30 .part L_00000185cac8ce30, 5, 1;
L_00000185cac8c7f0 .part L_00000185cac8ce30, 5, 10;
L_00000185cac8c430 .concat [ 10 1 0 0], L_00000185cac8c7f0, L_00000185cac0f460;
L_00000185cac8bad0 .reduce/nor L_00000185cacaec80;
L_00000185cac8c890 .functor MUXZ 11, L_00000185cac0f4f0, L_00000185cac0f4a8, L_00000185cacb0420, C4<>;
L_00000185cac8cd90 .arith/sum 11, L_00000185cac8c430, L_00000185cac8c890;
L_00000185cac8e5f0 .part L_00000185cac8cd90, 0, 10;
L_00000185cac8eb90 .part L_00000185cac8cd90, 10, 1;
L_00000185cac8f450 .concat [ 1 4 0 0], L_00000185cac8eb90, L_00000185cac0f538;
L_00000185cac8e690 .arith/sum 5, L_00000185cac8ba30, L_00000185cac8f450;
S_00000185cac08ea0 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_00000185cabbe140;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_00000185cabbfcc0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_00000185cabbfcf8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_00000185cabbfd30 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v00000185cabf5990_0 .net "Debe", 5 0, L_00000185cac8a770;  1 drivers
v00000185cabf57b0_0 .net "F", 4 0, L_00000185cac8a810;  alias, 1 drivers
v00000185cabf6390_0 .net "R", 4 0, L_00000185cac87430;  alias, 1 drivers
v00000185cabf7330_0 .net "S", 4 0, L_00000185cac87a70;  alias, 1 drivers
L_00000185cac0f070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabf53f0_0 .net/2u *"_ivl_39", 0 0, L_00000185cac0f070;  1 drivers
L_00000185cac87ed0 .part L_00000185cac87a70, 0, 1;
L_00000185cac880b0 .part L_00000185cac87430, 0, 1;
L_00000185cac85950 .part L_00000185cac8a770, 0, 1;
L_00000185cac860d0 .part L_00000185cac87a70, 1, 1;
L_00000185cac859f0 .part L_00000185cac87430, 1, 1;
L_00000185cac86170 .part L_00000185cac8a770, 1, 1;
L_00000185cac85a90 .part L_00000185cac87a70, 2, 1;
L_00000185cac86210 .part L_00000185cac87430, 2, 1;
L_00000185cac85b30 .part L_00000185cac8a770, 2, 1;
L_00000185cac862b0 .part L_00000185cac87a70, 3, 1;
L_00000185cac85bd0 .part L_00000185cac87430, 3, 1;
L_00000185cac894b0 .part L_00000185cac8a770, 3, 1;
L_00000185cac88470 .part L_00000185cac87a70, 4, 1;
L_00000185cac88d30 .part L_00000185cac87430, 4, 1;
L_00000185cac881f0 .part L_00000185cac8a770, 4, 1;
LS_00000185cac8a810_0_0 .concat8 [ 1 1 1 1], L_00000185cac9faf0, L_00000185cac9e350, L_00000185caca0500, L_00000185caca0180;
LS_00000185cac8a810_0_4 .concat8 [ 1 0 0 0], L_00000185caca0f10;
L_00000185cac8a810 .concat8 [ 4 1 0 0], LS_00000185cac8a810_0_0, LS_00000185cac8a810_0_4;
LS_00000185cac8a770_0_0 .concat8 [ 1 1 1 1], L_00000185cac0f070, L_00000185cac9e900, L_00000185cac9f310, L_00000185caca1060;
LS_00000185cac8a770_0_4 .concat8 [ 1 1 0 0], L_00000185caca0730, L_00000185cac9fd90;
L_00000185cac8a770 .concat8 [ 4 2 0 0], LS_00000185cac8a770_0_0, LS_00000185cac8a770_0_4;
S_00000185cac0a2f0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000185cac08ea0;
 .timescale -9 -12;
P_00000185cab12410 .param/l "i" 0 5 28, +C4<00>;
S_00000185cac0a480 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac0a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac9ee40 .functor NOT 1, L_00000185cac87ed0, C4<0>, C4<0>, C4<0>;
L_00000185cac9e820 .functor AND 1, L_00000185cac9ee40, L_00000185cac880b0, C4<1>, C4<1>;
L_00000185cac9eac0 .functor NOT 1, L_00000185cac87ed0, C4<0>, C4<0>, C4<0>;
L_00000185cac9fa10 .functor AND 1, L_00000185cac9eac0, L_00000185cac85950, C4<1>, C4<1>;
L_00000185cac9e890 .functor OR 1, L_00000185cac9e820, L_00000185cac9fa10, C4<0>, C4<0>;
L_00000185cac9e660 .functor AND 1, L_00000185cac880b0, L_00000185cac85950, C4<1>, C4<1>;
L_00000185cac9e900 .functor OR 1, L_00000185cac9e890, L_00000185cac9e660, C4<0>, C4<0>;
L_00000185cac9e6d0 .functor XOR 1, L_00000185cac87ed0, L_00000185cac880b0, C4<0>, C4<0>;
L_00000185cac9faf0 .functor XOR 1, L_00000185cac9e6d0, L_00000185cac85950, C4<0>, C4<0>;
v00000185cabf3730_0 .net "Debe", 0 0, L_00000185cac9e900;  1 drivers
v00000185cabf4130_0 .net "Din", 0 0, L_00000185cac85950;  1 drivers
v00000185cabf4270_0 .net "Dout", 0 0, L_00000185cac9faf0;  1 drivers
v00000185cabf49f0_0 .net "Ri", 0 0, L_00000185cac880b0;  1 drivers
v00000185cabf2e70_0 .net "Si", 0 0, L_00000185cac87ed0;  1 drivers
v00000185cabf4310_0 .net *"_ivl_0", 0 0, L_00000185cac9ee40;  1 drivers
v00000185cabf2f10_0 .net *"_ivl_10", 0 0, L_00000185cac9e660;  1 drivers
v00000185cabf43b0_0 .net *"_ivl_14", 0 0, L_00000185cac9e6d0;  1 drivers
v00000185cabf3c30_0 .net *"_ivl_2", 0 0, L_00000185cac9e820;  1 drivers
v00000185cabf39b0_0 .net *"_ivl_4", 0 0, L_00000185cac9eac0;  1 drivers
v00000185cabf3050_0 .net *"_ivl_6", 0 0, L_00000185cac9fa10;  1 drivers
v00000185cabf3a50_0 .net *"_ivl_8", 0 0, L_00000185cac9e890;  1 drivers
S_00000185cac083b0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000185cac08ea0;
 .timescale -9 -12;
P_00000185cab12cd0 .param/l "i" 0 5 28, +C4<01>;
S_00000185cac08540 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac083b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac9e740 .functor NOT 1, L_00000185cac860d0, C4<0>, C4<0>, C4<0>;
L_00000185cac9fb60 .functor AND 1, L_00000185cac9e740, L_00000185cac859f0, C4<1>, C4<1>;
L_00000185cac9f000 .functor NOT 1, L_00000185cac860d0, C4<0>, C4<0>, C4<0>;
L_00000185cac9ec10 .functor AND 1, L_00000185cac9f000, L_00000185cac86170, C4<1>, C4<1>;
L_00000185cac9fc40 .functor OR 1, L_00000185cac9fb60, L_00000185cac9ec10, C4<0>, C4<0>;
L_00000185cac9e2e0 .functor AND 1, L_00000185cac859f0, L_00000185cac86170, C4<1>, C4<1>;
L_00000185cac9f310 .functor OR 1, L_00000185cac9fc40, L_00000185cac9e2e0, C4<0>, C4<0>;
L_00000185cac9f4d0 .functor XOR 1, L_00000185cac860d0, L_00000185cac859f0, C4<0>, C4<0>;
L_00000185cac9e350 .functor XOR 1, L_00000185cac9f4d0, L_00000185cac86170, C4<0>, C4<0>;
v00000185cabf3af0_0 .net "Debe", 0 0, L_00000185cac9f310;  1 drivers
v00000185cabf4c70_0 .net "Din", 0 0, L_00000185cac86170;  1 drivers
v00000185cabf3b90_0 .net "Dout", 0 0, L_00000185cac9e350;  1 drivers
v00000185cabf4a90_0 .net "Ri", 0 0, L_00000185cac859f0;  1 drivers
v00000185cabf4630_0 .net "Si", 0 0, L_00000185cac860d0;  1 drivers
v00000185cabf4d10_0 .net *"_ivl_0", 0 0, L_00000185cac9e740;  1 drivers
v00000185cabf3e10_0 .net *"_ivl_10", 0 0, L_00000185cac9e2e0;  1 drivers
v00000185cabf4db0_0 .net *"_ivl_14", 0 0, L_00000185cac9f4d0;  1 drivers
v00000185cabf5b70_0 .net *"_ivl_2", 0 0, L_00000185cac9fb60;  1 drivers
v00000185cabf7290_0 .net *"_ivl_4", 0 0, L_00000185cac9f000;  1 drivers
v00000185cabf5170_0 .net *"_ivl_6", 0 0, L_00000185cac9ec10;  1 drivers
v00000185cabf6570_0 .net *"_ivl_8", 0 0, L_00000185cac9fc40;  1 drivers
S_00000185cac0ade0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000185cac08ea0;
 .timescale -9 -12;
P_00000185cab12e50 .param/l "i" 0 5 28, +C4<010>;
S_00000185cac0a610 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac0ade0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185cac9e3c0 .functor NOT 1, L_00000185cac85a90, C4<0>, C4<0>, C4<0>;
L_00000185cac9f540 .functor AND 1, L_00000185cac9e3c0, L_00000185cac86210, C4<1>, C4<1>;
L_00000185caca11b0 .functor NOT 1, L_00000185cac85a90, C4<0>, C4<0>, C4<0>;
L_00000185caca0d50 .functor AND 1, L_00000185caca11b0, L_00000185cac85b30, C4<1>, C4<1>;
L_00000185cac9fe70 .functor OR 1, L_00000185cac9f540, L_00000185caca0d50, C4<0>, C4<0>;
L_00000185caca0030 .functor AND 1, L_00000185cac86210, L_00000185cac85b30, C4<1>, C4<1>;
L_00000185caca1060 .functor OR 1, L_00000185cac9fe70, L_00000185caca0030, C4<0>, C4<0>;
L_00000185caca13e0 .functor XOR 1, L_00000185cac85a90, L_00000185cac86210, C4<0>, C4<0>;
L_00000185caca0500 .functor XOR 1, L_00000185caca13e0, L_00000185cac85b30, C4<0>, C4<0>;
v00000185cabf6110_0 .net "Debe", 0 0, L_00000185caca1060;  1 drivers
v00000185cabf5210_0 .net "Din", 0 0, L_00000185cac85b30;  1 drivers
v00000185cabf5a30_0 .net "Dout", 0 0, L_00000185caca0500;  1 drivers
v00000185cabf76f0_0 .net "Ri", 0 0, L_00000185cac86210;  1 drivers
v00000185cabf5f30_0 .net "Si", 0 0, L_00000185cac85a90;  1 drivers
v00000185cabf6610_0 .net *"_ivl_0", 0 0, L_00000185cac9e3c0;  1 drivers
v00000185cabf5710_0 .net *"_ivl_10", 0 0, L_00000185caca0030;  1 drivers
v00000185cabf5ad0_0 .net *"_ivl_14", 0 0, L_00000185caca13e0;  1 drivers
v00000185cabf5490_0 .net *"_ivl_2", 0 0, L_00000185cac9f540;  1 drivers
v00000185cabf7790_0 .net *"_ivl_4", 0 0, L_00000185caca11b0;  1 drivers
v00000185cabf5e90_0 .net *"_ivl_6", 0 0, L_00000185caca0d50;  1 drivers
v00000185cabf6930_0 .net *"_ivl_8", 0 0, L_00000185cac9fe70;  1 drivers
S_00000185cac086d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000185cac08ea0;
 .timescale -9 -12;
P_00000185cab12d10 .param/l "i" 0 5 28, +C4<011>;
S_00000185cac091c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac086d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca1220 .functor NOT 1, L_00000185cac862b0, C4<0>, C4<0>, C4<0>;
L_00000185caca0b90 .functor AND 1, L_00000185caca1220, L_00000185cac85bd0, C4<1>, C4<1>;
L_00000185caca1450 .functor NOT 1, L_00000185cac862b0, C4<0>, C4<0>, C4<0>;
L_00000185caca0570 .functor AND 1, L_00000185caca1450, L_00000185cac894b0, C4<1>, C4<1>;
L_00000185caca0ea0 .functor OR 1, L_00000185caca0b90, L_00000185caca0570, C4<0>, C4<0>;
L_00000185caca1840 .functor AND 1, L_00000185cac85bd0, L_00000185cac894b0, C4<1>, C4<1>;
L_00000185caca0730 .functor OR 1, L_00000185caca0ea0, L_00000185caca1840, C4<0>, C4<0>;
L_00000185caca1610 .functor XOR 1, L_00000185cac862b0, L_00000185cac85bd0, C4<0>, C4<0>;
L_00000185caca0180 .functor XOR 1, L_00000185caca1610, L_00000185cac894b0, C4<0>, C4<0>;
v00000185cabf5d50_0 .net "Debe", 0 0, L_00000185caca0730;  1 drivers
v00000185cabf7650_0 .net "Din", 0 0, L_00000185cac894b0;  1 drivers
v00000185cabf5c10_0 .net "Dout", 0 0, L_00000185caca0180;  1 drivers
v00000185cabf5cb0_0 .net "Ri", 0 0, L_00000185cac85bd0;  1 drivers
v00000185cabf7510_0 .net "Si", 0 0, L_00000185cac862b0;  1 drivers
v00000185cabf5850_0 .net *"_ivl_0", 0 0, L_00000185caca1220;  1 drivers
v00000185cabf52b0_0 .net *"_ivl_10", 0 0, L_00000185caca1840;  1 drivers
v00000185cabf5df0_0 .net *"_ivl_14", 0 0, L_00000185caca1610;  1 drivers
v00000185cabf6e30_0 .net *"_ivl_2", 0 0, L_00000185caca0b90;  1 drivers
v00000185cabf5fd0_0 .net *"_ivl_4", 0 0, L_00000185caca1450;  1 drivers
v00000185cabf62f0_0 .net *"_ivl_6", 0 0, L_00000185caca0570;  1 drivers
v00000185cabf6070_0 .net *"_ivl_8", 0 0, L_00000185caca0ea0;  1 drivers
S_00000185cac0aac0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000185cac08ea0;
 .timescale -9 -12;
P_00000185cab13110 .param/l "i" 0 5 28, +C4<0100>;
S_00000185cac09e40 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac0aac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca16f0 .functor NOT 1, L_00000185cac88470, C4<0>, C4<0>, C4<0>;
L_00000185caca14c0 .functor AND 1, L_00000185caca16f0, L_00000185cac88d30, C4<1>, C4<1>;
L_00000185cac9ff50 .functor NOT 1, L_00000185cac88470, C4<0>, C4<0>, C4<0>;
L_00000185caca05e0 .functor AND 1, L_00000185cac9ff50, L_00000185cac881f0, C4<1>, C4<1>;
L_00000185caca0650 .functor OR 1, L_00000185caca14c0, L_00000185caca05e0, C4<0>, C4<0>;
L_00000185caca1290 .functor AND 1, L_00000185cac88d30, L_00000185cac881f0, C4<1>, C4<1>;
L_00000185cac9fd90 .functor OR 1, L_00000185caca0650, L_00000185caca1290, C4<0>, C4<0>;
L_00000185cac9fe00 .functor XOR 1, L_00000185cac88470, L_00000185cac88d30, C4<0>, C4<0>;
L_00000185caca0f10 .functor XOR 1, L_00000185cac9fe00, L_00000185cac881f0, C4<0>, C4<0>;
v00000185cabf6f70_0 .net "Debe", 0 0, L_00000185cac9fd90;  1 drivers
v00000185cabf66b0_0 .net "Din", 0 0, L_00000185cac881f0;  1 drivers
v00000185cabf7010_0 .net "Dout", 0 0, L_00000185caca0f10;  1 drivers
v00000185cabf61b0_0 .net "Ri", 0 0, L_00000185cac88d30;  1 drivers
v00000185cabf7830_0 .net "Si", 0 0, L_00000185cac88470;  1 drivers
v00000185cabf5350_0 .net *"_ivl_0", 0 0, L_00000185caca16f0;  1 drivers
v00000185cabf50d0_0 .net *"_ivl_10", 0 0, L_00000185caca1290;  1 drivers
v00000185cabf6b10_0 .net *"_ivl_14", 0 0, L_00000185cac9fe00;  1 drivers
v00000185cabf6c50_0 .net *"_ivl_2", 0 0, L_00000185caca14c0;  1 drivers
v00000185cabf6250_0 .net *"_ivl_4", 0 0, L_00000185cac9ff50;  1 drivers
v00000185cabf7470_0 .net *"_ivl_6", 0 0, L_00000185caca05e0;  1 drivers
v00000185cabf55d0_0 .net *"_ivl_8", 0 0, L_00000185caca0650;  1 drivers
S_00000185cac09b20 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_00000185cabbe140;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_00000185cabc0190 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_00000185cabc01c8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_00000185cabc0200 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v00000185cabf85f0_0 .net "Debe", 5 0, L_00000185cac8a6d0;  1 drivers
v00000185cabf7e70_0 .net "F", 4 0, L_00000185cac89c30;  alias, 1 drivers
v00000185cabf8c30_0 .net "R", 4 0, L_00000185cac87a70;  alias, 1 drivers
v00000185cabf8870_0 .net "S", 4 0, L_00000185cac87430;  alias, 1 drivers
L_00000185cac0f0b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000185cabf8eb0_0 .net/2u *"_ivl_39", 0 0, L_00000185cac0f0b8;  1 drivers
L_00000185cac888d0 .part L_00000185cac87430, 0, 1;
L_00000185cac89550 .part L_00000185cac87a70, 0, 1;
L_00000185cac88bf0 .part L_00000185cac8a6d0, 0, 1;
L_00000185cac897d0 .part L_00000185cac87430, 1, 1;
L_00000185cac88fb0 .part L_00000185cac87a70, 1, 1;
L_00000185cac89870 .part L_00000185cac8a6d0, 1, 1;
L_00000185cac8a8b0 .part L_00000185cac87430, 2, 1;
L_00000185cac88650 .part L_00000185cac87a70, 2, 1;
L_00000185cac89410 .part L_00000185cac8a6d0, 2, 1;
L_00000185cac88ab0 .part L_00000185cac87430, 3, 1;
L_00000185cac89910 .part L_00000185cac87a70, 3, 1;
L_00000185cac899b0 .part L_00000185cac8a6d0, 3, 1;
L_00000185cac89cd0 .part L_00000185cac87430, 4, 1;
L_00000185cac895f0 .part L_00000185cac87a70, 4, 1;
L_00000185cac8a1d0 .part L_00000185cac8a6d0, 4, 1;
LS_00000185cac89c30_0_0 .concat8 [ 1 1 1 1], L_00000185caca0490, L_00000185caca07a0, L_00000185caca1680, L_00000185cac9ffc0;
LS_00000185cac89c30_0_4 .concat8 [ 1 0 0 0], L_00000185caca1ca0;
L_00000185cac89c30 .concat8 [ 4 1 0 0], LS_00000185cac89c30_0_0, LS_00000185cac89c30_0_4;
LS_00000185cac8a6d0_0_0 .concat8 [ 1 1 1 1], L_00000185cac0f0b8, L_00000185caca0f80, L_00000185caca0340, L_00000185caca15a0;
LS_00000185cac8a6d0_0_4 .concat8 [ 1 1 0 0], L_00000185caca08f0, L_00000185caca2720;
L_00000185cac8a6d0 .concat8 [ 4 2 0 0], LS_00000185cac8a6d0_0_0, LS_00000185cac8a6d0_0_4;
S_00000185cac0a160 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000185cac09b20;
 .timescale -9 -12;
P_00000185cab12250 .param/l "i" 0 5 28, +C4<00>;
S_00000185cac08860 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac0a160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca0c70 .functor NOT 1, L_00000185cac888d0, C4<0>, C4<0>, C4<0>;
L_00000185cac9fee0 .functor AND 1, L_00000185caca0c70, L_00000185cac89550, C4<1>, C4<1>;
L_00000185caca06c0 .functor NOT 1, L_00000185cac888d0, C4<0>, C4<0>, C4<0>;
L_00000185caca1760 .functor AND 1, L_00000185caca06c0, L_00000185cac88bf0, C4<1>, C4<1>;
L_00000185caca1300 .functor OR 1, L_00000185cac9fee0, L_00000185caca1760, C4<0>, C4<0>;
L_00000185caca10d0 .functor AND 1, L_00000185cac89550, L_00000185cac88bf0, C4<1>, C4<1>;
L_00000185caca0f80 .functor OR 1, L_00000185caca1300, L_00000185caca10d0, C4<0>, C4<0>;
L_00000185caca0810 .functor XOR 1, L_00000185cac888d0, L_00000185cac89550, C4<0>, C4<0>;
L_00000185caca0490 .functor XOR 1, L_00000185caca0810, L_00000185cac88bf0, C4<0>, C4<0>;
v00000185cabf5530_0 .net "Debe", 0 0, L_00000185caca0f80;  1 drivers
v00000185cabf75b0_0 .net "Din", 0 0, L_00000185cac88bf0;  1 drivers
v00000185cabf6bb0_0 .net "Dout", 0 0, L_00000185caca0490;  1 drivers
v00000185cabf6750_0 .net "Ri", 0 0, L_00000185cac89550;  1 drivers
v00000185cabf5670_0 .net "Si", 0 0, L_00000185cac888d0;  1 drivers
v00000185cabf58f0_0 .net *"_ivl_0", 0 0, L_00000185caca0c70;  1 drivers
v00000185cabf6430_0 .net *"_ivl_10", 0 0, L_00000185caca10d0;  1 drivers
v00000185cabf64d0_0 .net *"_ivl_14", 0 0, L_00000185caca0810;  1 drivers
v00000185cabf69d0_0 .net *"_ivl_2", 0 0, L_00000185cac9fee0;  1 drivers
v00000185cabf73d0_0 .net *"_ivl_4", 0 0, L_00000185caca06c0;  1 drivers
v00000185cabf71f0_0 .net *"_ivl_6", 0 0, L_00000185caca1760;  1 drivers
v00000185cabf67f0_0 .net *"_ivl_8", 0 0, L_00000185caca1300;  1 drivers
S_00000185cac0bbf0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000185cac09b20;
 .timescale -9 -12;
P_00000185cab12e90 .param/l "i" 0 5 28, +C4<01>;
S_00000185cac09350 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac0bbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca0ce0 .functor NOT 1, L_00000185cac897d0, C4<0>, C4<0>, C4<0>;
L_00000185caca0ab0 .functor AND 1, L_00000185caca0ce0, L_00000185cac88fb0, C4<1>, C4<1>;
L_00000185caca0e30 .functor NOT 1, L_00000185cac897d0, C4<0>, C4<0>, C4<0>;
L_00000185caca0960 .functor AND 1, L_00000185caca0e30, L_00000185cac89870, C4<1>, C4<1>;
L_00000185caca0ff0 .functor OR 1, L_00000185caca0ab0, L_00000185caca0960, C4<0>, C4<0>;
L_00000185caca03b0 .functor AND 1, L_00000185cac88fb0, L_00000185cac89870, C4<1>, C4<1>;
L_00000185caca0340 .functor OR 1, L_00000185caca0ff0, L_00000185caca03b0, C4<0>, C4<0>;
L_00000185caca0420 .functor XOR 1, L_00000185cac897d0, L_00000185cac88fb0, C4<0>, C4<0>;
L_00000185caca07a0 .functor XOR 1, L_00000185caca0420, L_00000185cac89870, C4<0>, C4<0>;
v00000185cabf6890_0 .net "Debe", 0 0, L_00000185caca0340;  1 drivers
v00000185cabf6a70_0 .net "Din", 0 0, L_00000185cac89870;  1 drivers
v00000185cabf6cf0_0 .net "Dout", 0 0, L_00000185caca07a0;  1 drivers
v00000185cabf6d90_0 .net "Ri", 0 0, L_00000185cac88fb0;  1 drivers
v00000185cabf6ed0_0 .net "Si", 0 0, L_00000185cac897d0;  1 drivers
v00000185cabf70b0_0 .net *"_ivl_0", 0 0, L_00000185caca0ce0;  1 drivers
v00000185cabf7150_0 .net *"_ivl_10", 0 0, L_00000185caca03b0;  1 drivers
v00000185cabf8370_0 .net *"_ivl_14", 0 0, L_00000185caca0420;  1 drivers
v00000185cabf8d70_0 .net *"_ivl_2", 0 0, L_00000185caca0ab0;  1 drivers
v00000185cabf9310_0 .net *"_ivl_4", 0 0, L_00000185caca0e30;  1 drivers
v00000185cabf9bd0_0 .net *"_ivl_6", 0 0, L_00000185caca0960;  1 drivers
v00000185cabf9950_0 .net *"_ivl_8", 0 0, L_00000185caca0ff0;  1 drivers
S_00000185cac09670 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000185cac09b20;
 .timescale -9 -12;
P_00000185cab12290 .param/l "i" 0 5 28, +C4<010>;
S_00000185cac0a7a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac09670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca00a0 .functor NOT 1, L_00000185cac8a8b0, C4<0>, C4<0>, C4<0>;
L_00000185caca1370 .functor AND 1, L_00000185caca00a0, L_00000185cac88650, C4<1>, C4<1>;
L_00000185cac9fd20 .functor NOT 1, L_00000185cac8a8b0, C4<0>, C4<0>, C4<0>;
L_00000185caca0dc0 .functor AND 1, L_00000185cac9fd20, L_00000185cac89410, C4<1>, C4<1>;
L_00000185caca1140 .functor OR 1, L_00000185caca1370, L_00000185caca0dc0, C4<0>, C4<0>;
L_00000185caca1530 .functor AND 1, L_00000185cac88650, L_00000185cac89410, C4<1>, C4<1>;
L_00000185caca15a0 .functor OR 1, L_00000185caca1140, L_00000185caca1530, C4<0>, C4<0>;
L_00000185caca0c00 .functor XOR 1, L_00000185cac8a8b0, L_00000185cac88650, C4<0>, C4<0>;
L_00000185caca1680 .functor XOR 1, L_00000185caca0c00, L_00000185cac89410, C4<0>, C4<0>;
v00000185cabf87d0_0 .net "Debe", 0 0, L_00000185caca15a0;  1 drivers
v00000185cabf8a50_0 .net "Din", 0 0, L_00000185cac89410;  1 drivers
v00000185cabf9590_0 .net "Dout", 0 0, L_00000185caca1680;  1 drivers
v00000185cabf8f50_0 .net "Ri", 0 0, L_00000185cac88650;  1 drivers
v00000185cabf82d0_0 .net "Si", 0 0, L_00000185cac8a8b0;  1 drivers
v00000185cabf9b30_0 .net *"_ivl_0", 0 0, L_00000185caca00a0;  1 drivers
v00000185cabf7dd0_0 .net *"_ivl_10", 0 0, L_00000185caca1530;  1 drivers
v00000185cabf9ef0_0 .net *"_ivl_14", 0 0, L_00000185caca0c00;  1 drivers
v00000185cabf9630_0 .net *"_ivl_2", 0 0, L_00000185caca1370;  1 drivers
v00000185cabf7b50_0 .net *"_ivl_4", 0 0, L_00000185cac9fd20;  1 drivers
v00000185cabf7a10_0 .net *"_ivl_6", 0 0, L_00000185caca0dc0;  1 drivers
v00000185cabf8ff0_0 .net *"_ivl_8", 0 0, L_00000185caca1140;  1 drivers
S_00000185cac0a930 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000185cac09b20;
 .timescale -9 -12;
P_00000185cab122d0 .param/l "i" 0 5 28, +C4<011>;
S_00000185cac0af70 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac0a930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca17d0 .functor NOT 1, L_00000185cac88ab0, C4<0>, C4<0>, C4<0>;
L_00000185caca0110 .functor AND 1, L_00000185caca17d0, L_00000185cac89910, C4<1>, C4<1>;
L_00000185caca01f0 .functor NOT 1, L_00000185cac88ab0, C4<0>, C4<0>, C4<0>;
L_00000185caca18b0 .functor AND 1, L_00000185caca01f0, L_00000185cac899b0, C4<1>, C4<1>;
L_00000185caca0260 .functor OR 1, L_00000185caca0110, L_00000185caca18b0, C4<0>, C4<0>;
L_00000185caca0880 .functor AND 1, L_00000185cac89910, L_00000185cac899b0, C4<1>, C4<1>;
L_00000185caca08f0 .functor OR 1, L_00000185caca0260, L_00000185caca0880, C4<0>, C4<0>;
L_00000185caca02d0 .functor XOR 1, L_00000185cac88ab0, L_00000185cac89910, C4<0>, C4<0>;
L_00000185cac9ffc0 .functor XOR 1, L_00000185caca02d0, L_00000185cac899b0, C4<0>, C4<0>;
v00000185cabf8e10_0 .net "Debe", 0 0, L_00000185caca08f0;  1 drivers
v00000185cabf7970_0 .net "Din", 0 0, L_00000185cac899b0;  1 drivers
v00000185cabf99f0_0 .net "Dout", 0 0, L_00000185cac9ffc0;  1 drivers
v00000185cabf96d0_0 .net "Ri", 0 0, L_00000185cac89910;  1 drivers
v00000185cabf84b0_0 .net "Si", 0 0, L_00000185cac88ab0;  1 drivers
v00000185cabf9a90_0 .net *"_ivl_0", 0 0, L_00000185caca17d0;  1 drivers
v00000185cabf9090_0 .net *"_ivl_10", 0 0, L_00000185caca0880;  1 drivers
v00000185cabf9c70_0 .net *"_ivl_14", 0 0, L_00000185caca02d0;  1 drivers
v00000185cabf9f90_0 .net *"_ivl_2", 0 0, L_00000185caca0110;  1 drivers
v00000185cabf7ab0_0 .net *"_ivl_4", 0 0, L_00000185caca01f0;  1 drivers
v00000185cabf8690_0 .net *"_ivl_6", 0 0, L_00000185caca18b0;  1 drivers
v00000185cabf8730_0 .net *"_ivl_8", 0 0, L_00000185caca0260;  1 drivers
S_00000185cac09030 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000185cac09b20;
 .timescale -9 -12;
P_00000185cab12310 .param/l "i" 0 5 28, +C4<0100>;
S_00000185cac09fd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000185cac09030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000185caca0a40 .functor NOT 1, L_00000185cac89cd0, C4<0>, C4<0>, C4<0>;
L_00000185caca0b20 .functor AND 1, L_00000185caca0a40, L_00000185cac895f0, C4<1>, C4<1>;
L_00000185caca1d10 .functor NOT 1, L_00000185cac89cd0, C4<0>, C4<0>, C4<0>;
L_00000185caca2cd0 .functor AND 1, L_00000185caca1d10, L_00000185cac8a1d0, C4<1>, C4<1>;
L_00000185caca30c0 .functor OR 1, L_00000185caca0b20, L_00000185caca2cd0, C4<0>, C4<0>;
L_00000185caca2250 .functor AND 1, L_00000185cac895f0, L_00000185cac8a1d0, C4<1>, C4<1>;
L_00000185caca2720 .functor OR 1, L_00000185caca30c0, L_00000185caca2250, C4<0>, C4<0>;
L_00000185caca1b50 .functor XOR 1, L_00000185cac89cd0, L_00000185cac895f0, C4<0>, C4<0>;
L_00000185caca1ca0 .functor XOR 1, L_00000185caca1b50, L_00000185cac8a1d0, C4<0>, C4<0>;
v00000185cabf9130_0 .net "Debe", 0 0, L_00000185caca2720;  1 drivers
v00000185cabf9450_0 .net "Din", 0 0, L_00000185cac8a1d0;  1 drivers
v00000185cabfa030_0 .net "Dout", 0 0, L_00000185caca1ca0;  1 drivers
v00000185cabf7bf0_0 .net "Ri", 0 0, L_00000185cac895f0;  1 drivers
v00000185cabf8230_0 .net "Si", 0 0, L_00000185cac89cd0;  1 drivers
v00000185cabf94f0_0 .net *"_ivl_0", 0 0, L_00000185caca0a40;  1 drivers
v00000185cabf9270_0 .net *"_ivl_10", 0 0, L_00000185caca2250;  1 drivers
v00000185cabf93b0_0 .net *"_ivl_14", 0 0, L_00000185caca1b50;  1 drivers
v00000185cabf9770_0 .net *"_ivl_2", 0 0, L_00000185caca0b20;  1 drivers
v00000185cabf8410_0 .net *"_ivl_4", 0 0, L_00000185caca1d10;  1 drivers
v00000185cabf8550_0 .net *"_ivl_6", 0 0, L_00000185caca2cd0;  1 drivers
v00000185cabf9810_0 .net *"_ivl_8", 0 0, L_00000185caca30c0;  1 drivers
S_00000185cac0b100 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_00000185ca7939d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 16 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_00000185cabc0660 .param/l "BS" 0 10 76, +C4<00000000000000000000000000001111>;
P_00000185cabc0698 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000100>;
P_00000185cabc06d0 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000001001>;
L_00000185caab4f00 .functor XOR 1, L_00000185cac03db0, L_00000185cac04a30, C4<0>, C4<0>;
L_00000185caab4f70 .functor BUFZ 1, v00000185cabfff30_0, C4<0>, C4<0>, C4<0>;
L_00000185caab59f0 .functor BUFZ 1, v00000185cac00d90_0, C4<0>, C4<0>, C4<0>;
L_00000185caab4fe0 .functor BUFZ 1, v00000185cac00cf0_0, C4<0>, C4<0>, C4<0>;
v00000185cac007f0_0 .net "a", 15 0, v00000185cac02cd0_0;  alias, 1 drivers
v00000185cac01470_0 .net "a_denorm", 0 0, L_00000185caab5830;  1 drivers
v00000185cac009d0_0 .net "a_inf", 0 0, L_00000185caab4e90;  1 drivers
v00000185cac00890_0 .net "a_nan", 0 0, L_00000185caab43a0;  1 drivers
v00000185cabffb70_0 .net "a_normal", 0 0, L_00000185caab4e20;  1 drivers
v00000185cabff0d0_0 .net "a_sign", 0 0, L_00000185cac03db0;  1 drivers
v00000185cac00610_0 .net "a_zero", 0 0, L_00000185caab5750;  1 drivers
v00000185cabffdf0_0 .net "b", 15 0, v00000185cac01c90_0;  alias, 1 drivers
v00000185cabffcb0_0 .net "b_denorm", 0 0, L_00000185caab4950;  1 drivers
v00000185cac00750_0 .net "b_inf", 0 0, L_00000185caab5ad0;  1 drivers
v00000185cac00a70_0 .net "b_nan", 0 0, L_00000185caab5910;  1 drivers
v00000185cac00b10_0 .net "b_normal", 0 0, L_00000185caab5980;  1 drivers
v00000185cac00250_0 .net "b_sign", 0 0, L_00000185cac04a30;  1 drivers
v00000185cac00e30_0 .net "b_zero", 0 0, L_00000185caab48e0;  1 drivers
v00000185cac01150_0 .net "div_by_zero", 0 0, L_00000185caab4fe0;  alias, 1 drivers
v00000185cac00cf0_0 .var "div_zero", 0 0;
v00000185cac00d90_0 .var "invalid", 0 0;
v00000185cac01830_0 .net "invalid_op", 0 0, L_00000185caab59f0;  alias, 1 drivers
v00000185cabfff30_0 .var "is_special", 0 0;
v00000185cabffad0_0 .net "is_special_case", 0 0, L_00000185caab4f70;  alias, 1 drivers
v00000185cabff670_0 .net "neg_inf", 15 0, L_00000185cac05bb0;  1 drivers
v00000185cac00ed0_0 .net "neg_zero", 15 0, L_00000185cac05b10;  1 drivers
v00000185cac01290_0 .net "op", 1 0, v00000185cac01f10_0;  alias, 1 drivers
v00000185cabfffd0_0 .net "pos_inf", 15 0, L_00000185cac04b70;  1 drivers
v00000185cac002f0_0 .net "pos_zero", 15 0, L_00000185cac04530;  1 drivers
v00000185cac00f70_0 .net "qnan", 15 0, L_00000185cac05930;  1 drivers
v00000185cac01010_0 .var "result", 15 0;
v00000185cac00070_0 .net "result_sign", 0 0, L_00000185caab4f00;  1 drivers
v00000185cac01330_0 .net "signed_inf_a", 15 0, L_00000185cac05f70;  1 drivers
v00000185cabff5d0_0 .net "signed_zero_a", 15 0, L_00000185cac040d0;  1 drivers
v00000185cabff170_0 .net "snan", 15 0, L_00000185cac05a70;  1 drivers
v00000185cac010b0_0 .net "special_result", 15 0, v00000185cac01010_0;  alias, 1 drivers
E_00000185cab13c90/0 .event anyedge, v00000185cabfcc90_0, v00000185cabfee50_0, v00000185cac011f0_0, v00000185cac01290_0;
E_00000185cab13c90/1 .event anyedge, v00000185cabfcdd0_0, v00000185cabfed10_0, v00000185cabfedb0_0, v00000185cabfd230_0;
E_00000185cab13c90/2 .event anyedge, v00000185cabffd50_0, v00000185cabb10e0_0, v00000185cabb23a0_0, v00000185cabfef90_0;
E_00000185cab13c90/3 .event anyedge, v00000185cabfd190_0, v00000185cabffe90_0, v00000185cac00c50_0, v00000185cabfdeb0_0;
E_00000185cab13c90/4 .event anyedge, v00000185cabfd0f0_0, v00000185cac00070_0, v00000185cac01790_0, v00000185cac00930_0;
E_00000185cab13c90 .event/or E_00000185cab13c90/0, E_00000185cab13c90/1, E_00000185cab13c90/2, E_00000185cab13c90/3, E_00000185cab13c90/4;
S_00000185cac089f0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_00000185cac0b100;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_00000185cabbfb60 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_00000185cabbfb98 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_00000185cabbfbd0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_00000185caab5750 .functor AND 1, L_00000185cac03ef0, L_00000185cac04030, C4<1>, C4<1>;
L_00000185caab5830 .functor AND 1, L_00000185cac018d0, L_00000185cac01970, C4<1>, C4<1>;
L_00000185caab4e20 .functor AND 1, L_00000185cac01fb0, L_00000185cac020f0, C4<1>, C4<1>;
L_00000185caab4e90 .functor AND 1, L_00000185cac02190, L_00000185cac04cb0, C4<1>, C4<1>;
L_00000185caab43a0 .functor AND 1, L_00000185cac05ed0, L_00000185cac05250, C4<1>, C4<1>;
L_00000185cac0e0b0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfb610_0 .net/2u *"_ivl_10", 9 0, L_00000185cac0e0b0;  1 drivers
v00000185cabfdd70_0 .net *"_ivl_12", 0 0, L_00000185cac04030;  1 drivers
L_00000185cac0e0f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabfce70_0 .net/2u *"_ivl_16", 4 0, L_00000185cac0e0f8;  1 drivers
v00000185cabfd370_0 .net *"_ivl_18", 0 0, L_00000185cac018d0;  1 drivers
L_00000185cac0e140 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfe6d0_0 .net/2u *"_ivl_20", 9 0, L_00000185cac0e140;  1 drivers
v00000185cabfd5f0_0 .net *"_ivl_22", 0 0, L_00000185cac01970;  1 drivers
L_00000185cac0e188 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabfdc30_0 .net/2u *"_ivl_26", 4 0, L_00000185cac0e188;  1 drivers
v00000185cabfea90_0 .net *"_ivl_28", 0 0, L_00000185cac01fb0;  1 drivers
L_00000185cac0e1d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabfe950_0 .net/2u *"_ivl_30", 4 0, L_00000185cac0e1d0;  1 drivers
v00000185cabfd870_0 .net *"_ivl_32", 0 0, L_00000185cac020f0;  1 drivers
L_00000185cac0e218 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabfcbf0_0 .net/2u *"_ivl_36", 4 0, L_00000185cac0e218;  1 drivers
v00000185cabfd4b0_0 .net *"_ivl_38", 0 0, L_00000185cac02190;  1 drivers
L_00000185cac0e260 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfdff0_0 .net/2u *"_ivl_40", 9 0, L_00000185cac0e260;  1 drivers
v00000185cabfeb30_0 .net *"_ivl_42", 0 0, L_00000185cac04cb0;  1 drivers
L_00000185cac0e2a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabfd910_0 .net/2u *"_ivl_46", 4 0, L_00000185cac0e2a8;  1 drivers
v00000185cabfc970_0 .net *"_ivl_48", 0 0, L_00000185cac05ed0;  1 drivers
L_00000185cac0e2f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfca10_0 .net/2u *"_ivl_50", 9 0, L_00000185cac0e2f0;  1 drivers
v00000185cabfeef0_0 .net *"_ivl_52", 0 0, L_00000185cac05250;  1 drivers
L_00000185cac0e068 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabfd730_0 .net/2u *"_ivl_6", 4 0, L_00000185cac0e068;  1 drivers
v00000185cabfde10_0 .net *"_ivl_8", 0 0, L_00000185cac03ef0;  1 drivers
v00000185cabfe3b0_0 .net "exp", 4 0, L_00000185cac02e10;  1 drivers
v00000185cabfdeb0_0 .net "is_denorm", 0 0, L_00000185caab5830;  alias, 1 drivers
v00000185cabfcdd0_0 .net "is_inf", 0 0, L_00000185caab4e90;  alias, 1 drivers
v00000185cabfcc90_0 .net "is_nan", 0 0, L_00000185caab43a0;  alias, 1 drivers
v00000185cabfd9b0_0 .net "is_normal", 0 0, L_00000185caab4e20;  alias, 1 drivers
v00000185cabfef90_0 .net "is_zero", 0 0, L_00000185caab5750;  alias, 1 drivers
v00000185cabff030_0 .net "man", 9 0, L_00000185cac03950;  1 drivers
v00000185cabfedb0_0 .net "sign", 0 0, L_00000185cac03db0;  alias, 1 drivers
v00000185cabfda50_0 .net "val", 15 0, v00000185cac02cd0_0;  alias, 1 drivers
L_00000185cac02e10 .part v00000185cac02cd0_0, 10, 5;
L_00000185cac03950 .part v00000185cac02cd0_0, 0, 10;
L_00000185cac03db0 .part v00000185cac02cd0_0, 15, 1;
L_00000185cac03ef0 .cmp/eq 5, L_00000185cac02e10, L_00000185cac0e068;
L_00000185cac04030 .cmp/eq 10, L_00000185cac03950, L_00000185cac0e0b0;
L_00000185cac018d0 .cmp/eq 5, L_00000185cac02e10, L_00000185cac0e0f8;
L_00000185cac01970 .cmp/ne 10, L_00000185cac03950, L_00000185cac0e140;
L_00000185cac01fb0 .cmp/ne 5, L_00000185cac02e10, L_00000185cac0e188;
L_00000185cac020f0 .cmp/ne 5, L_00000185cac02e10, L_00000185cac0e1d0;
L_00000185cac02190 .cmp/eq 5, L_00000185cac02e10, L_00000185cac0e218;
L_00000185cac04cb0 .cmp/eq 10, L_00000185cac03950, L_00000185cac0e260;
L_00000185cac05ed0 .cmp/eq 5, L_00000185cac02e10, L_00000185cac0e2a8;
L_00000185cac05250 .cmp/ne 10, L_00000185cac03950, L_00000185cac0e2f0;
S_00000185cac094e0 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_00000185cac0b100;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_00000185cabbfc10 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_00000185cabbfc48 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_00000185cabbfc80 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_00000185caab48e0 .functor AND 1, L_00000185cac04ad0, L_00000185cac057f0, C4<1>, C4<1>;
L_00000185caab4950 .functor AND 1, L_00000185cac04850, L_00000185cac05430, C4<1>, C4<1>;
L_00000185caab5980 .functor AND 1, L_00000185cac05610, L_00000185cac04490, C4<1>, C4<1>;
L_00000185caab5ad0 .functor AND 1, L_00000185cac04210, L_00000185cac042b0, C4<1>, C4<1>;
L_00000185caab5910 .functor AND 1, L_00000185cac056b0, L_00000185cac05890, C4<1>, C4<1>;
L_00000185cac0e380 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfd410_0 .net/2u *"_ivl_10", 9 0, L_00000185cac0e380;  1 drivers
v00000185cabfe090_0 .net *"_ivl_12", 0 0, L_00000185cac057f0;  1 drivers
L_00000185cac0e3c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabfebd0_0 .net/2u *"_ivl_16", 4 0, L_00000185cac0e3c8;  1 drivers
v00000185cabfcab0_0 .net *"_ivl_18", 0 0, L_00000185cac04850;  1 drivers
L_00000185cac0e410 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfe130_0 .net/2u *"_ivl_20", 9 0, L_00000185cac0e410;  1 drivers
v00000185cabfe630_0 .net *"_ivl_22", 0 0, L_00000185cac05430;  1 drivers
L_00000185cac0e458 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabfcf10_0 .net/2u *"_ivl_26", 4 0, L_00000185cac0e458;  1 drivers
v00000185cabfd550_0 .net *"_ivl_28", 0 0, L_00000185cac05610;  1 drivers
L_00000185cac0e4a0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabfdaf0_0 .net/2u *"_ivl_30", 4 0, L_00000185cac0e4a0;  1 drivers
v00000185cabfdcd0_0 .net *"_ivl_32", 0 0, L_00000185cac04490;  1 drivers
L_00000185cac0e4e8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabfcfb0_0 .net/2u *"_ivl_36", 4 0, L_00000185cac0e4e8;  1 drivers
v00000185cabfe770_0 .net *"_ivl_38", 0 0, L_00000185cac04210;  1 drivers
L_00000185cac0e530 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfd050_0 .net/2u *"_ivl_40", 9 0, L_00000185cac0e530;  1 drivers
v00000185cabfcb50_0 .net *"_ivl_42", 0 0, L_00000185cac042b0;  1 drivers
L_00000185cac0e578 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000185cabfe450_0 .net/2u *"_ivl_46", 4 0, L_00000185cac0e578;  1 drivers
v00000185cabfd690_0 .net *"_ivl_48", 0 0, L_00000185cac056b0;  1 drivers
L_00000185cac0e5c0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000185cabfc8d0_0 .net/2u *"_ivl_50", 9 0, L_00000185cac0e5c0;  1 drivers
v00000185cabfdf50_0 .net *"_ivl_52", 0 0, L_00000185cac05890;  1 drivers
L_00000185cac0e338 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000185cabfdb90_0 .net/2u *"_ivl_6", 4 0, L_00000185cac0e338;  1 drivers
v00000185cabfec70_0 .net *"_ivl_8", 0 0, L_00000185cac04ad0;  1 drivers
v00000185cabfe4f0_0 .net "exp", 4 0, L_00000185cac048f0;  1 drivers
v00000185cabfd0f0_0 .net "is_denorm", 0 0, L_00000185caab4950;  alias, 1 drivers
v00000185cabfed10_0 .net "is_inf", 0 0, L_00000185caab5ad0;  alias, 1 drivers
v00000185cabfee50_0 .net "is_nan", 0 0, L_00000185caab5910;  alias, 1 drivers
v00000185cabfcd30_0 .net "is_normal", 0 0, L_00000185caab5980;  alias, 1 drivers
v00000185cabfd190_0 .net "is_zero", 0 0, L_00000185caab48e0;  alias, 1 drivers
v00000185cabfe810_0 .net "man", 9 0, L_00000185cac04710;  1 drivers
v00000185cabfd230_0 .net "sign", 0 0, L_00000185cac04a30;  alias, 1 drivers
v00000185cabfd7d0_0 .net "val", 15 0, v00000185cac01c90_0;  alias, 1 drivers
L_00000185cac048f0 .part v00000185cac01c90_0, 10, 5;
L_00000185cac04710 .part v00000185cac01c90_0, 0, 10;
L_00000185cac04a30 .part v00000185cac01c90_0, 15, 1;
L_00000185cac04ad0 .cmp/eq 5, L_00000185cac048f0, L_00000185cac0e338;
L_00000185cac057f0 .cmp/eq 10, L_00000185cac04710, L_00000185cac0e380;
L_00000185cac04850 .cmp/eq 5, L_00000185cac048f0, L_00000185cac0e3c8;
L_00000185cac05430 .cmp/ne 10, L_00000185cac04710, L_00000185cac0e410;
L_00000185cac05610 .cmp/ne 5, L_00000185cac048f0, L_00000185cac0e458;
L_00000185cac04490 .cmp/ne 5, L_00000185cac048f0, L_00000185cac0e4a0;
L_00000185cac04210 .cmp/eq 5, L_00000185cac048f0, L_00000185cac0e4e8;
L_00000185cac042b0 .cmp/eq 10, L_00000185cac04710, L_00000185cac0e530;
L_00000185cac056b0 .cmp/eq 5, L_00000185cac048f0, L_00000185cac0e578;
L_00000185cac05890 .cmp/ne 10, L_00000185cac04710, L_00000185cac0e5c0;
S_00000185cac0b290 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_00000185cac0b100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 16 "pos_zero";
    .port_info 2 /OUTPUT 16 "neg_zero";
    .port_info 3 /OUTPUT 16 "pos_inf";
    .port_info 4 /OUTPUT 16 "neg_inf";
    .port_info 5 /OUTPUT 16 "qnan";
    .port_info 6 /OUTPUT 16 "snan";
    .port_info 7 /OUTPUT 16 "signed_inf";
    .port_info 8 /OUTPUT 16 "signed_zero";
P_00000185cabc0450 .param/l "BS" 0 10 44, +C4<00000000000000000000000000001111>;
P_00000185cabc0488 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000100>;
P_00000185cabc04c0 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000001001>;
L_00000185cac0e650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000185caccdcc0 .functor BUFT 32, L_00000185cac0e650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000185cac0e698 .functor BUFT 1, C4<00000000000000001000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000185caccdd30 .functor BUFT 32, L_00000185cac0e698, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000185cac0e6e0 .functor BUFT 1, C4<00000000000000000111110000000000>, C4<0>, C4<0>, C4<0>;
L_00000185caccdda0 .functor BUFT 32, L_00000185cac0e6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000185cac0e728 .functor BUFT 1, C4<00000000000000001111110000000000>, C4<0>, C4<0>, C4<0>;
L_00000185caccde10 .functor BUFT 32, L_00000185cac0e728, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000185cac0e770 .functor BUFT 1, C4<00000000000000000111111000000000>, C4<0>, C4<0>, C4<0>;
L_00000185caccde80 .functor BUFT 32, L_00000185cac0e770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000185cac0e7b8 .functor BUFT 1, C4<00000000000000000111110100000000>, C4<0>, C4<0>, C4<0>;
L_00000185caccdf60 .functor BUFT 32, L_00000185cac0e7b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000185cabfe9f0_0 .net/2u *"_ivl_10", 31 0, L_00000185cac0e698;  1 drivers
v00000185cabfe270_0 .net *"_ivl_14", 31 0, L_00000185caccdd30;  1 drivers
v00000185cabfd2d0_0 .net/2u *"_ivl_18", 31 0, L_00000185cac0e6e0;  1 drivers
v00000185cabfe310_0 .net/2u *"_ivl_2", 31 0, L_00000185cac0e650;  1 drivers
v00000185cabfe8b0_0 .net *"_ivl_22", 31 0, L_00000185caccdda0;  1 drivers
v00000185cabfe590_0 .net/2u *"_ivl_26", 31 0, L_00000185cac0e728;  1 drivers
v00000185cabffa30_0 .net *"_ivl_30", 31 0, L_00000185caccde10;  1 drivers
v00000185cac016f0_0 .net/2u *"_ivl_34", 31 0, L_00000185cac0e770;  1 drivers
v00000185cac013d0_0 .net *"_ivl_38", 31 0, L_00000185caccde80;  1 drivers
v00000185cac00bb0_0 .net/2u *"_ivl_42", 31 0, L_00000185cac0e7b8;  1 drivers
v00000185cac006b0_0 .net *"_ivl_46", 31 0, L_00000185caccdf60;  1 drivers
v00000185cabff7b0_0 .net *"_ivl_6", 31 0, L_00000185caccdcc0;  1 drivers
L_00000185cac0e608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000185cac00110_0 .net "is_half", 0 0, L_00000185cac0e608;  1 drivers
v00000185cac01790_0 .net "neg_inf", 15 0, L_00000185cac05bb0;  alias, 1 drivers
v00000185cabffe90_0 .net "neg_zero", 15 0, L_00000185cac05b10;  alias, 1 drivers
v00000185cac00930_0 .net "pos_inf", 15 0, L_00000185cac04b70;  alias, 1 drivers
v00000185cac00c50_0 .net "pos_zero", 15 0, L_00000185cac04530;  alias, 1 drivers
v00000185cac011f0_0 .net "qnan", 15 0, L_00000185cac05930;  alias, 1 drivers
v00000185cabff3f0_0 .net "sign_in", 0 0, L_00000185cac03db0;  alias, 1 drivers
v00000185cabffd50_0 .net "signed_inf", 15 0, L_00000185cac05f70;  alias, 1 drivers
v00000185cabffc10_0 .net "signed_zero", 15 0, L_00000185cac040d0;  alias, 1 drivers
v00000185cac00570_0 .net "snan", 15 0, L_00000185cac05a70;  alias, 1 drivers
L_00000185cac04530 .part L_00000185caccdcc0, 0, 16;
L_00000185cac05b10 .part L_00000185caccdd30, 0, 16;
L_00000185cac04b70 .part L_00000185caccdda0, 0, 16;
L_00000185cac05bb0 .part L_00000185caccde10, 0, 16;
L_00000185cac05930 .part L_00000185caccde80, 0, 16;
L_00000185cac05a70 .part L_00000185caccdf60, 0, 16;
L_00000185cac05f70 .functor MUXZ 16, L_00000185cac04b70, L_00000185cac05bb0, L_00000185cac03db0, C4<>;
L_00000185cac040d0 .functor MUXZ 16, L_00000185cac04530, L_00000185cac05b10, L_00000185cac03db0, C4<>;
    .scope S_00000185cac0b100;
T_4 ;
    %wait E_00000185cab13c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac00d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac00cf0_0, 0, 1;
    %load/vec4 v00000185cac00890_0;
    %flag_set/vec4 8;
    %load/vec4 v00000185cac00a70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00f70_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cac00d90_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000185cac01290_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v00000185cac01290_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000185cac009d0_0;
    %load/vec4 v00000185cac00750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac01290_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cabff0d0_0;
    %load/vec4 v00000185cac00250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v00000185cac01290_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cabff0d0_0;
    %load/vec4 v00000185cac00250_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v00000185cac01330_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000185cac00f70_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cac00d90_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000185cac009d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac007f0_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000185cac00750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac01290_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v00000185cabffdf0_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v00000185cabffdf0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v00000185cabffdf0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000185cac00610_0;
    %load/vec4 v00000185cac00e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cabff0d0_0;
    %load/vec4 v00000185cac00250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v00000185cac00ed0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v00000185cac002f0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v00000185cac01470_0;
    %load/vec4 v00000185cac00e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac007f0_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v00000185cac00610_0;
    %load/vec4 v00000185cabffcb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac01290_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v00000185cabffdf0_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v00000185cabffdf0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v00000185cabffdf0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v00000185cac01010_0, 0, 16;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000185cac01290_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v00000185cac009d0_0;
    %load/vec4 v00000185cac00e30_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v00000185cac00610_0;
    %load/vec4 v00000185cac00750_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00f70_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cac00d90_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v00000185cac009d0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000185cac00750_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v00000185cabff670_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v00000185cabfffd0_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v00000185cac00610_0;
    %flag_set/vec4 8;
    %load/vec4 v00000185cac00e30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v00000185cac00ed0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v00000185cac002f0_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v00000185cac01010_0, 0, 16;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v00000185cac01290_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v00000185cac00610_0;
    %load/vec4 v00000185cac00e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00f70_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cac00d90_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v00000185cac009d0_0;
    %load/vec4 v00000185cac00750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00f70_0;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cac00d90_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v00000185cac00e30_0;
    %load/vec4 v00000185cac00610_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v00000185cabff670_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v00000185cabfffd0_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cac00cf0_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v00000185cac009d0_0;
    %load/vec4 v00000185cac00750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v00000185cabff670_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v00000185cabfffd0_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v00000185cac00750_0;
    %load/vec4 v00000185cac009d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v00000185cac00ed0_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v00000185cac002f0_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v00000185cac01010_0, 0, 16;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v00000185cac00610_0;
    %load/vec4 v00000185cac00e30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185cabfff30_0, 0, 1;
    %load/vec4 v00000185cac00070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v00000185cac00ed0_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v00000185cac002f0_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v00000185cac01010_0, 0, 16;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000185cabab7c0;
T_5 ;
    %wait E_00000185cab128d0;
    %vpi_call/w 7 54 "$display", "Fm_out: %b, Fm: %b", v00000185cabb6ae0_0, v00000185cabb7300_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000185ca7939d0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_00000185ca7939d0;
T_7 ;
    %wait E_00000185cab0f5d0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000185cac03f90_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000185cac001b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000185cac03590_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000185cac02050_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac03bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac02870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac02c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac03270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac03b30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000185cac03130_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000185cac03450_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac03c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac03770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac038b0_0, 0, 1;
    %load/vec4 v00000185cabff8f0_0;
    %parti/s 5, 10, 5;
    %store/vec4 v00000185cabff990_0, 0, 5;
    %load/vec4 v00000185cabff8f0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v00000185cac00430_0, 0, 10;
    %load/vec4 v00000185cac01a10_0;
    %parti/s 5, 10, 5;
    %store/vec4 v00000185cac039f0_0, 0, 5;
    %load/vec4 v00000185cac01a10_0;
    %parti/s 10, 0, 2;
    %store/vec4 v00000185cac01bf0_0, 0, 10;
    %load/vec4 v00000185cabff990_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cac00430_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000185cac004d0_0, 0, 1;
    %load/vec4 v00000185cac039f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cac01bf0_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000185cac02a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac025f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac034f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac02d70_0, 0, 1;
    %load/vec4 v00000185cac03310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000185cac03a90_0;
    %store/vec4 v00000185cac03f90_0, 0, 16;
    %load/vec4 v00000185cac02690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000185cac01e70_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000185cac001b0_0, 0, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000185cac01e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000185cac001b0_0, 0, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000185cac02f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000185cac001b0_0, 0, 5;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v00000185cac029b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000185cac001b0_0, 0, 5;
T_7.7 ;
T_7.5 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000185cac024b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000185cac03590_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac03bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac02870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac02c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac03270_0, 0, 1;
    %jmp T_7.15;
T_7.10 ;
    %load/vec4 v00000185cac02910_0;
    %store/vec4 v00000185cac03590_0, 0, 16;
    %load/vec4 v00000185cac03630_0;
    %store/vec4 v00000185cac03bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac02870_0, 0, 1;
    %load/vec4 v00000185cac036d0_0;
    %store/vec4 v00000185cac02c30_0, 0, 1;
    %load/vec4 v00000185cac02af0_0;
    %store/vec4 v00000185cac03270_0, 0, 1;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v00000185cac027d0_0;
    %store/vec4 v00000185cac03590_0, 0, 16;
    %load/vec4 v00000185cac03090_0;
    %store/vec4 v00000185cac03bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185cac02870_0, 0, 1;
    %load/vec4 v00000185cac02550_0;
    %store/vec4 v00000185cac02c30_0, 0, 1;
    %load/vec4 v00000185cac02b90_0;
    %store/vec4 v00000185cac03270_0, 0, 1;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v00000185cac01ab0_0;
    %store/vec4 v00000185cac03590_0, 0, 16;
    %load/vec4 v00000185cac03d10_0;
    %store/vec4 v00000185cac03bd0_0, 0, 1;
    %load/vec4 v00000185cac03e50_0;
    %store/vec4 v00000185cac02870_0, 0, 1;
    %load/vec4 v00000185cac022d0_0;
    %store/vec4 v00000185cac02c30_0, 0, 1;
    %load/vec4 v00000185cac02ff0_0;
    %store/vec4 v00000185cac03270_0, 0, 1;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v00000185cac02410_0;
    %store/vec4 v00000185cac03590_0, 0, 16;
    %load/vec4 v00000185cac02370_0;
    %store/vec4 v00000185cac03bd0_0, 0, 1;
    %load/vec4 v00000185cac033b0_0;
    %store/vec4 v00000185cac02870_0, 0, 1;
    %load/vec4 v00000185cac01dd0_0;
    %store/vec4 v00000185cac02c30_0, 0, 1;
    %load/vec4 v00000185cac02730_0;
    %store/vec4 v00000185cac03270_0, 0, 1;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %load/vec4 v00000185cac024b0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v00000185cac024b0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.16, 8;
    %load/vec4 v00000185cabff8f0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000185cac01a10_0;
    %parti/s 1, 15, 5;
    %xor;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v00000185cac03590_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v00000185cac03b30_0, 0, 1;
    %load/vec4 v00000185cac03590_0;
    %store/vec4 v00000185cac02050_0, 0, 16;
    %load/vec4 v00000185cac02c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v00000185cac03b30_0;
    %concati/vec4 31, 0, 5;
    %concati/vec4 0, 0, 10;
    %store/vec4 v00000185cac02050_0, 0, 16;
T_7.18 ;
    %load/vec4 v00000185cac02050_0;
    %parti/s 5, 10, 5;
    %store/vec4 v00000185cac03130_0, 0, 5;
    %load/vec4 v00000185cac02050_0;
    %parti/s 10, 0, 2;
    %store/vec4 v00000185cac03450_0, 0, 10;
    %load/vec4 v00000185cac03130_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cac03450_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000185cac03c70_0, 0, 1;
    %load/vec4 v00000185cac03130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cac03450_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000185cac03770_0, 0, 1;
    %load/vec4 v00000185cac03130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cac03450_0;
    %pushi/vec4 0, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000185cac038b0_0, 0, 1;
    %load/vec4 v00000185cac03c70_0;
    %load/vec4 v00000185cac02c30_0;
    %or;
    %store/vec4 v00000185cac025f0_0, 0, 1;
    %load/vec4 v00000185cac038b0_0;
    %load/vec4 v00000185cac024b0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000185cac03770_0;
    %and;
    %load/vec4 v00000185cac004d0_0;
    %nor/r;
    %and;
    %load/vec4 v00000185cac02a50_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v00000185cac034f0_0, 0, 1;
    %load/vec4 v00000185cac03bd0_0;
    %load/vec4 v00000185cac025f0_0;
    %or;
    %load/vec4 v00000185cac034f0_0;
    %or;
    %store/vec4 v00000185cac02d70_0, 0, 1;
    %load/vec4 v00000185cac02050_0;
    %store/vec4 v00000185cac03f90_0, 0, 16;
    %load/vec4 v00000185cac02870_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v00000185cac025f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000185cac034f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000185cac02d70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000185cac001b0_0, 0, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000185ca9fca40;
T_8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000185cac01f10_0, 0, 2;
    %pushi/vec4 17723, 0, 16;
    %store/vec4 v00000185cac02cd0_0, 0, 16;
    %pushi/vec4 8859, 0, 16;
    %store/vec4 v00000185cac01c90_0, 0, 16;
    %pushi/vec4 24150, 0, 16;
    %store/vec4 v00000185cac02eb0_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000185cac01d30_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000185cac03810_0;
    %load/vec4 v00000185cac02eb0_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: 5.2315 / 0.0129 => %b (esperado %b)", v00000185cac03810_0, v00000185cac02eb0_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: 5.2315 / 0.0129 => %b (esperado %b)", v00000185cac03810_0, v00000185cac02eb0_0 {0 0 0};
T_8.1 ;
    %delay 1000, 0;
    %load/vec4 v00000185cac01b50_0;
    %load/vec4 v00000185cac01d30_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 41 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v00000185cac01b50_0, v00000185cac01d30_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 43 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v00000185cac01b50_0, v00000185cac01d30_0 {0 0 0};
T_8.3 ;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_bin.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
