GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      48 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains   735:735:735:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_a4000/vectoradd/input-1000000/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 735000000.000000:735000000.000000:735000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136054421769:0.00000000136054421769:0.00000000136054421769:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd903400000,8000000
launching memcpy command : MemcpyHtoD,0x00007fd90d400000,8000000
launching memcpy command : MemcpyHtoD,0x00007fd906000000,8000000
Processing kernel /benchrun/accelsim-sass/sm86_a4000/vectoradd/input-1000000/results/traces/kernel-1.traceg
-kernel name = _Z6vecAddPdS_S_i
-kernel id = 1
-grid dim = (977,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd932000000
-local mem base_addr = 0x00007fd930000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/vectoradd/input-1000000/results/traces/kernel-1.traceg
launching kernel name: _Z6vecAddPdS_S_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 99,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 100,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 101,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 102,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 103,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 104,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 105,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 106,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 107,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 108,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 109,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 110,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 111,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 112,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 113,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 114,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 115,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 116,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 117,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 118,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 119,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 120,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 121,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 122,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 123,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 124,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 125,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 126,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 127,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 128,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 129,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 130,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 131,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 132,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 133,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 134,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 135,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 136,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 137,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 138,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 139,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 140,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 141,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 142,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 143,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 144,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 145,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 146,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 147,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 148,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 149,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 150,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 151,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 152,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 153,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 154,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 155,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 156,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 157,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 158,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 159,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 160,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 161,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 162,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 163,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 164,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 165,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 166,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 167,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 168,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 169,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 170,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 171,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 172,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 173,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 174,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 175,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 176,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 177,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 178,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 179,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 180,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 181,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 182,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 183,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 184,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 185,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 186,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 187,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 188,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 189,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 190,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 191,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 192,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 193,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 194,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 195,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 196,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 197,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 198,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 199,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 200,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 201,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 202,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 203,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 204,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 205,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 206,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 207,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 208,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 209,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 210,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 211,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 212,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 213,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 214,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 215,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 216,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 217,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 218,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 219,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 220,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 221,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 222,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 223,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 224,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 225,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 226,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 227,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 228,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 229,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 230,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 231,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 232,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 233,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 234,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 235,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 236,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 237,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 238,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 239,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 240,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 241,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 242,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 243,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 244,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 245,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 246,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 247,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 248,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 249,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 250,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 251,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 252,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 253,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 254,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 255,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 256,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 257,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 258,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 259,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 260,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 261,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 262,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 263,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 264,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 265,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 266,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 267,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 268,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 269,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 270,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 271,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 272,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 273,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 274,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 275,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 276,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 277,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 278,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 279,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 280,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 281,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 282,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 283,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 284,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 285,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 286,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 287,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 288,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 289,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 290,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 291,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 292,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 293,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 294,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 295,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 296,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 297,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 298,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 299,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 300,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 301,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 302,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 303,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 304,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 305,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 306,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 307,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 308,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 309,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 310,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 311,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 312,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 313,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 314,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 315,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 316,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 317,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 318,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 319,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 320,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 321,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 322,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 323,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 324,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 325,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 326,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 327,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 328,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 329,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 330,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 331,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 332,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 333,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 334,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 335,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 336,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 337,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 338,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 339,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 340,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 341,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 342,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 343,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 344,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 345,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 346,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 347,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 348,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 349,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 350,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 351,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 352,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 353,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 354,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 355,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 356,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 357,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 358,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 359,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 360,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 361,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 362,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 363,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 364,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 365,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 366,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 367,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 368,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 369,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 370,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 371,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 372,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 373,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 374,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 375,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 376,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 377,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 378,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 379,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 380,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 381,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 382,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 383,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 384,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 385,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 386,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 387,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 388,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 389,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 390,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 391,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 392,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 393,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 394,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 395,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 396,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 397,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 398,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 399,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 400,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 401,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 402,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 403,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 404,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 405,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 406,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 407,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 408,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 409,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 410,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 411,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 412,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 413,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 414,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 415,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 416,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 417,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 418,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 419,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 420,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 421,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 422,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 423,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 424,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 425,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 426,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 427,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 428,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 429,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 430,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 431,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 432,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 433,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 434,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 435,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 436,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 437,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 438,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 439,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 440,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 441,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 442,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 443,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 444,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 445,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 446,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 447,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 448,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 449,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 450,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 451,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 452,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 453,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 454,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 455,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 456,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 457,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 458,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 459,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 460,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 461,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 462,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 463,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 464,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 465,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 466,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 467,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 468,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 469,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 470,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 471,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 472,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 473,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 474,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 475,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 476,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 477,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 478,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 479,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 480,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 481,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 482,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 483,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 484,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 485,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 486,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 487,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 488,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 489,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 490,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 491,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 492,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 493,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 494,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 495,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 496,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 497,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 498,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 499,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 500,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 501,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 502,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 503,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 504,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 505,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 506,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 507,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 508,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 509,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 510,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 511,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 512,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 513,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 514,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 515,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 516,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 517,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 518,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 519,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 520,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 521,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 522,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 523,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 524,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 525,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 526,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 527,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 528,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 529,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 530,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 531,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 532,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 533,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 534,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 535,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 536,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 537,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 538,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 539,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 540,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 541,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 542,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 543,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 544,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 545,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 546,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 547,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 548,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 549,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 550,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 551,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 552,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 553,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 554,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 555,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 556,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 557,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 558,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 559,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 560,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 561,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 562,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 563,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 564,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 565,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 566,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 567,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 568,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 569,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 570,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 571,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 572,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 573,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 574,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 575,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 576,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 577,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 578,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 579,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 580,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 581,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 582,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 583,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 584,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 585,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 586,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 587,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 588,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 589,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 590,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 591,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 592,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 593,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 594,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 595,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 596,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 597,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 598,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 599,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 600,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 601,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 602,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 603,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 604,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 605,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 606,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 607,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 608,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 609,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 610,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 611,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 612,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 613,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 614,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 615,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 616,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 617,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 618,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 619,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 620,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 621,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 622,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 623,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 624,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 625,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 626,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 627,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 628,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 629,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 630,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 631,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 632,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 633,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 634,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 635,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 636,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 637,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 638,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 639,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 640,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 641,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 642,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 643,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 644,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 645,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 646,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 647,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 648,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 649,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 650,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 651,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 652,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 653,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 654,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 655,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 656,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 657,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 658,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 659,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 660,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 661,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 662,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 663,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 664,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 665,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 666,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 667,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 668,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 669,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 670,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 671,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 672,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 673,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 674,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 675,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 676,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 677,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 678,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 679,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 680,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 681,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 682,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 683,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 684,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 685,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 686,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 687,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 688,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 689,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 690,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 691,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 692,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 693,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 694,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 695,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 696,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 697,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 698,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 699,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 700,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 701,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 702,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 703,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 704,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 705,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 706,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 707,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 708,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 709,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 710,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 711,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 712,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 713,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 714,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 715,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 716,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 717,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 718,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 719,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 720,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 721,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 722,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 723,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 724,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 725,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 726,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 727,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 728,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 729,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 730,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 731,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 732,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 733,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 734,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 735,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 736,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 737,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 738,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 739,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 740,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 741,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 742,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 743,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 744,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 745,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 746,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 747,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 748,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 749,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 750,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 751,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 752,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 753,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 754,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 755,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 756,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 757,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 758,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 759,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 760,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 761,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 762,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 763,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 764,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 765,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 766,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 767,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 768,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 769,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 770,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 771,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 772,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 773,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 774,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 775,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 776,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 777,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 778,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 779,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 780,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 781,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 782,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 783,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 784,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 785,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 786,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 787,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 788,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 789,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 790,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 791,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 792,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 793,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 794,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 795,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 796,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 797,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 798,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 799,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 800,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 801,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 802,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 803,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 804,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 805,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 806,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 807,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 808,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 809,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 810,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 811,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 812,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 813,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 814,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 815,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 816,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 817,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 818,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 819,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 820,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 821,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 822,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 823,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 824,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 825,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 826,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 827,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 828,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 829,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 830,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 831,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 832,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 833,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 834,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 835,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 836,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 837,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 838,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 839,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 840,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 841,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 842,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 843,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 844,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 845,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 846,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 847,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 848,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 849,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 850,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 851,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 852,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 853,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 854,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 855,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 856,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 857,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 858,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 859,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 860,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 861,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 862,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 863,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 864,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 865,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 866,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 867,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 868,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 869,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 870,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 871,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 872,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 873,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 874,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 875,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 876,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 877,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 878,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 879,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 880,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 881,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 882,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 883,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 884,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 885,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 886,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 887,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 888,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 889,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 890,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 891,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 892,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 893,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 894,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 895,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 896,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 897,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 898,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 899,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 900,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 901,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 902,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 903,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 904,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 905,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 906,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 907,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 908,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 909,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 910,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 911,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 912,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 913,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 914,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 915,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 916,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 917,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 918,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 919,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 920,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 921,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 922,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 923,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 924,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 925,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 926,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 927,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 928,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 929,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 930,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 931,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 932,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 933,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 934,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 935,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 936,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 937,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 938,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 939,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 940,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 941,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 942,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 943,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 944,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 945,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 946,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 947,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 948,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 949,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 950,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 951,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 952,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 953,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 954,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 955,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 956,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 957,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 958,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 959,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 960,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 961,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 962,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 963,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 964,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 965,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 966,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 967,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 968,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 969,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 970,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 971,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 972,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 973,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 974,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 975,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 976,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6vecAddPdS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 53799
gpu_sim_insn = 15002688
gpu_ipc =     278.8656
gpu_tot_sim_cycle = 53799
gpu_tot_sim_insn = 15002688
gpu_tot_ipc =     278.8656
gpu_tot_issued_cta = 977
gpu_occupancy = 54.2218% 
gpu_tot_occupancy = 54.2218% 
max_total_param_size = 0
gpu_stall_dramfull = 61085
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.9408
partiton_level_parallism_total  =      13.9408
partiton_level_parallism_util =      15.7852
partiton_level_parallism_util_total  =      15.7852
L2_BW  =     327.8871 GB/Sec
L2_BW_total  =     327.8871 GB/Sec
gpu_total_sim_rate=187533

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34328
	L1D_cache_core[1]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30655
	L1D_cache_core[2]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30185
	L1D_cache_core[3]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36147
	L1D_cache_core[4]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31388
	L1D_cache_core[5]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37949
	L1D_cache_core[6]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30694
	L1D_cache_core[7]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32694
	L1D_cache_core[8]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32626
	L1D_cache_core[9]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32868
	L1D_cache_core[10]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32312
	L1D_cache_core[11]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34586
	L1D_cache_core[12]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30386
	L1D_cache_core[13]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31068
	L1D_cache_core[14]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35783
	L1D_cache_core[15]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31514
	L1D_cache_core[16]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32879
	L1D_cache_core[17]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33322
	L1D_cache_core[18]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31909
	L1D_cache_core[19]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32337
	L1D_cache_core[20]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30775
	L1D_cache_core[21]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34814
	L1D_cache_core[22]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32113
	L1D_cache_core[23]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32962
	L1D_cache_core[24]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34837
	L1D_cache_core[25]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33452
	L1D_cache_core[26]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32761
	L1D_cache_core[27]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30790
	L1D_cache_core[28]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30441
	L1D_cache_core[29]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30590
	L1D_cache_core[30]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37000
	L1D_cache_core[31]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30543
	L1D_cache_core[32]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33617
	L1D_cache_core[33]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30846
	L1D_cache_core[34]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33605
	L1D_cache_core[35]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31698
	L1D_cache_core[36]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33249
	L1D_cache_core[37]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31648
	L1D_cache_core[38]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34745
	L1D_cache_core[39]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34343
	L1D_cache_core[40]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32588
	L1D_cache_core[41]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35605
	L1D_cache_core[42]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30488
	L1D_cache_core[43]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32291
	L1D_cache_core[44]: Access = 15792, Miss = 15792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31303
	L1D_cache_core[45]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37558
	L1D_cache_core[46]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32894
	L1D_cache_core[47]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35510
	L1D_total_cache_accesses = 750000
	L1D_total_cache_misses = 750000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1578696
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.217
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1576100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 597622
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 978478
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2596
ctas_completed 977, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 
gpgpu_n_tot_thrd_icount = 16002688
gpgpu_n_tot_w_icount = 500084
gpgpu_n_stall_shd_mem = 717235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500000
gpgpu_n_mem_write_global = 250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000000
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 623485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1587641	W0_Idle:1857657	W0_Scoreboard:5318876	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:468834
single_issue_nums: WS0:125026	WS1:125026	WS2:125016	WS3:125016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000000 {8:500000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10000000 {40:250000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000000 {40:500000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2000000 {8:250000,}
maxmflatency = 2124 
max_icnt2mem_latency = 1299 
maxmrqlatency = 432 
max_icnt2sh_latency = 404 
averagemflatency = 713 
avg_icnt2mem_latency = 162 
avg_mrq_latency = 40 
avg_icnt2sh_latency = 102 
mrq_lat_table:73707 	17465 	36567 	74740 	102989 	111714 	105240 	27754 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25046 	202111 	418409 	104283 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	243404 	175999 	193741 	104440 	32414 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	72166 	36304 	44757 	65798 	95709 	154677 	245202 	35387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	91 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        28        32        34        26        26        31        37        19        23        28        28        25        23        27        30 
dram[1]:        29        30        27        35        22        25        28        29        31        31        26        30        26        30        26        27 
dram[2]:        26        29        34        35        25        27        22        26        30        31        31        23        27        30        31        28 
dram[3]:        30        26        37        28        26        25        23        28        27        30        23        34        24        22        31        27 
dram[4]:        26        28        22        22        26        39        24        32        27        29        25        31        27        26        33        39 
dram[5]:        30        25        21        23        25        24        29        25        25        26        23        26        22        30        30        28 
dram[6]:        33        34        30        28        28        28        21        28        25        27        34        32        23        24        28        27 
dram[7]:        35        24        26        30        26        28        29        31        28        27        26        28        26        26        25        24 
dram[8]:        22        24        25        30        24        25        28        31        28        30        23        27        27        27        29        28 
dram[9]:        27        30        27        36        25        30        21        29        31        31        25        29        28        27        30        29 
dram[10]:        24        27        26        31        24        25        28        29        26        30        31        29        32        31        26        27 
dram[11]:        25        27        28        33        28        28        24        25        27        32        21        32        27        24        30        30 
dram[12]:        26        22        26        29        26        27        26        28        25        28        29        28        24        23        23        27 
dram[13]:        24        26        28        27        25        25        24        28        34        33        26        28        30        29        30        28 
dram[14]:        27        28        26        29        31        35        27        29        27        29        32        29        21        22        30        28 
dram[15]:        24        25        28        30        25        27        38        32        23        25        24        26        28        28        27        28 
maximum service time to same row:
dram[0]:      5620      5616      5609      5601      5621      5613      5606      5601      5627      5620      5611      5602      8232      8227      8265      8260 
dram[1]:      5609      5601      5620      5615      5606      5601      5621      5613      5611      5602      5625      5619      8229      8222      8269      8267 
dram[2]:      5618      5615      5608      5601      5622      5614      5606      5601      5626      5620      5610      5602      8237      8233      8249      8241 
dram[3]:      5608      5601      5617      5613      5606      5601      5623      5612      5610      5602      5620      5617      8246      8246      8270      8270 
dram[4]:      5609      5601      5620      5616      5606      5601      5621      5613      5611      5602      5627      5620      8217      8213      8267      8263 
dram[5]:      5620      5615      5609      5601      5621      5613      5606      5601      5625      5619      5611      5602      8209      8205      8254      8252 
dram[6]:      5608      5601      5618      5615      5606      5601      5622      5614      5610      5602      5625      5620      8236      8235      8269      8267 
dram[7]:      5617      5613      5608      5601      5622      5612      5606      5601      5622      5617      5610      5602      8233      8232      8266      8265 
dram[8]:      5618      5615      5608      5601      5622      5614      5606      5601      5625      5620      5610      5602      8229      8225      8275      8271 
dram[9]:      5608      5601      5617      5613      5606      5601      5623      5612      5610      5602      5620      5617      8246      8245      8256      8255 
dram[10]:      5620      5616      5609      5601      5621      5613      5606      5601      5627      5620      5611      5602      8219      8215      8263      8259 
dram[11]:      5609      5601      5620      5615      5606      5601      5621      5613      5611      5602      5625      5619      8227      8223      8245      8241 
dram[12]:      5608      5601      5618      5615      5606      5601      5622      5614      5610      5602      5625      5620      8231      8227      8257      8249 
dram[13]:      5617      5613      5608      5601      5622      5612      5606      5601      5622      5617      5610      5602      8223      8219      8266      8263 
dram[14]:      5609      5601      5620      5616      5606      5601      5621      5613      5611      5602      5628      5620      8231      8230      8237      8233 
dram[15]:      5620      5615      5609      5601      5621      5613      5606      5601      5625      5619      5611      5602      8237      8233      8260      8257 
average row accesses per activate:
dram[0]:  4.216823  4.380582  4.585366  4.632443  4.384774  4.563169  4.724832  4.832952  4.493617  4.446316  4.623632  4.716518  4.363636  4.465117  4.327869  4.512821 
dram[1]:  4.355212  4.539236  4.613497  4.800000  4.456067  4.650655  4.436975  4.581345  4.157480  4.372671  4.474576  4.682927  4.400000  4.672566  4.436975  4.756757 
dram[2]:  4.216823  4.305344  4.851613  4.969163  4.412008  4.305050  4.888889  4.855173  4.301425  4.621444  4.911628  4.866359  4.455696  4.601307  4.522484  4.522484 
dram[3]:  4.026786  4.240602  4.749474  4.729560  4.516949  4.545842  4.724832  5.028572  4.714286  4.832952  4.789115  5.126214  4.484076  4.611354  4.283976  4.522484 
dram[4]:  4.177778  4.521042  4.426326  4.597959  4.333333  4.469602  4.541935  4.735426  4.532189  4.672566  4.593478  5.055024  4.390852  4.746068  4.611354  4.703786 
dram[5]:  4.494024  4.739496  4.592668  4.639918  4.462343  4.379877  4.524625  4.664459  4.465117  4.503198  5.113801  4.891204  4.522484  4.800000  4.789115  4.877598 
dram[6]:  4.238722  4.397661  4.690228  4.789809  4.506329  4.603448  4.662251  4.778281  4.484076  4.621444  4.756757  4.800000  4.641758  4.900232  4.474576  4.981132 
dram[7]:  4.162362  4.177778  4.467327  4.494024  4.485294  4.386037  4.923077  4.992908  4.457806  4.495745  4.767494  5.113801  4.319018  4.571429  4.381743  4.400000 
dram[8]:  4.147059  4.423530  4.649485  4.980133  4.458159  4.673245  4.514957  4.902552  4.703786  4.810934  4.703786  5.201971  4.465117  4.551724  4.682927  4.735426 
dram[9]:  4.297143  4.346821  4.670807  4.800000  4.514831  4.632609  4.505331  4.891204  4.571429  4.621444  4.591304  4.810934  4.465117  4.465117  4.503198  4.855173 
dram[10]:  4.305344  4.502994  4.502994  4.604082  4.393815  4.467505  4.495745  4.774266  4.249497  4.436975  4.672566  4.911628  4.532189  4.611354  4.724832  4.877598 
dram[11]:  4.232646  4.397661  4.576065  4.749474  4.465409  4.446764  4.641758  4.746068  4.258065  4.381743  4.631579  4.746068  4.611354  4.474576  4.703786  4.888889 
dram[12]:  4.355212  4.397661  4.328215  4.546371  4.416149  4.274549  4.706013  5.042959  4.465117  4.714286  4.756757  5.138686  4.446316  4.571429  4.693333  4.844037 
dram[13]:  4.124314  4.432220  4.539236  4.680498  4.443750  4.379877  4.902552  4.927739  4.522484  4.512821  4.601307  4.900232  4.512821  4.735426  4.551724  4.923077 
dram[14]:  4.641975  4.719665  4.604082  4.851613  4.272545  4.516949  4.641758  4.703786  4.240964  4.455696  4.778281  5.113801  4.336756  4.541935  5.052631  5.163814 
dram[15]:  4.240602  4.423530  4.380582  4.539236  4.391753  4.561028  4.703786  4.957747  4.363636  4.651982  4.601307  4.900232  4.561555  4.651982  4.693333  4.746068 
average row locality = 550536/120141 = 4.582416
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[1]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[2]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[3]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[4]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[5]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[6]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[7]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[8]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[9]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[10]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[11]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[12]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[13]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[14]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[15]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
total dram reads = 500000
bank skew: 2048/1920 = 1.07
chip skew: 31256/31248 = 1.00
number of total write accesses:
dram[0]:       832       832       832       832       812       812       768       768       768       768       772       772       768       768       768       768 
dram[1]:       832       832       832       832       808       808       768       768       768       768       768       768       768       768       768       768 
dram[2]:       832       832       832       832       812       812       768       768       768       768       768       768       768       768       768       768 
dram[3]:       828       832       832       832       816       816       768       768       768       768       768       768       768       768       768       768 
dram[4]:       832       832       820       820       816       816       768       768       768       768       772       772       768       768       768       768 
dram[5]:       832       832       828       828       820       820       772       772       768       768       768       772       768       768       768       768 
dram[6]:       828       832       832       832       816       816       768       768       768       768       768       768       768       768       768       768 
dram[7]:       832       832       832       832       812       816       768       768       772       772       768       768       768       768       768       768 
dram[8]:       832       832       828       832       812       812       772       772       768       768       768       768       768       768       768       768 
dram[9]:       832       832       832       832       812       812       772       772       768       768       768       768       768       768       768       768 
dram[10]:       832       832       832       832       812       812       772       780       768       768       768       768       768       768       768       768 
dram[11]:       832       832       832       832       808       808       768       768       768       768       768       768       768       768       768       768 
dram[12]:       832       832       828       828       804       804       772       772       768       768       768       768       768       768       768       768 
dram[13]:       832       832       832       832       804       804       772       776       768       768       768       768       768       768       768       768 
dram[14]:       832       832       832       832       816       816       768       768       768       768       768       768       768       768       768       768 
dram[15]:       832       832       832       832       808       808       768       768       768       768       768       768       768       768       768       768 
total dram writes = 202144
bank skew: 832/768 = 1.08
chip skew: 12652/12616 = 1.00
average mf latency per bank:
dram[0]:        742       747       757       759       738       740       765       764       742       742       754       756       723       723       735       733
dram[1]:        747       750       770       775       752       753       778       778       746       747       754       754       719       719       731       732
dram[2]:        765       765       788       790       779       780       795       794       767       770       775       770       727       731       753       754
dram[3]:        737       737       758       755       746       744       767       772       756       756       764       769       730       730       731       728
dram[4]:        768       771       786       788       759       765       791       793       768       767       771       775       746       746       759       759
dram[5]:        783       784       803       803       777       774       801       800       780       784       785       784       746       749       772       771
dram[6]:        756       758       778       781       755       760       784       785       768       769       778       777       732       735       747       753
dram[7]:        747       749       770       767       743       743       776       779       763       764       785       790       742       746       750       753
dram[8]:        719       721       744       748       728       728       751       754       734       734       750       757       713       712       714       715
dram[9]:        790       790       806       807       795       796       810       814       795       798       812       813       777       776       791       795
dram[10]:        764       765       775       776       751       752       769       767       749       752       767       767       734       732       747       750
dram[11]:        754       754       774       774       753       750       772       775       750       751       773       774       736       734       751       754
dram[12]:        734       732       747       752       750       750       779       783       760       761       773       773       739       739       734       737
dram[13]:        757       756       774       772       753       753       763       761       747       746       761       768       729       733       750       750
dram[14]:        754       755       759       763       730       732       746       750       733       731       754       756       729       726       742       744
dram[15]:        762       766       785       787       775       778       803       802       784       786       796       797       756       759       762       760
maximum mf latency per bank:
dram[0]:       1983      2094      1974      2073      1973      2078      2027      2124      2004      2098      2022      2116      1389      1418      1477      1595
dram[1]:       2047      2029      2045      2009      2049      2034      2047      2025      2063      2035      2055      2028      1401      1428      1393      1607
dram[2]:       2078      2073      2076      2055      2023      2059      2099      2106      2087      2071      2089      2065      1400      1509      1680      1617
dram[3]:       2021      2041      2034      2072      2004      2041      2040      2068      2045      2091      2038      2083      1401      1407      1542      1565
dram[4]:       2014      1852      2020      1875      1980      1848      2090      1891      2058      1893      2079      1890      1454      1527      1461      1525
dram[5]:       2013      1898      2005      1901      2037      1899      2063      1930      2050      1923      2044      1918      1450      1418      1673      1651
dram[6]:       1973      1950      2012      1978      1999      1966      1994      1955      1951      1953      2022      1987      1432      1381      1534      1534
dram[7]:       1872      2013      1844      2021      1851      2017      1878      2064      1867      2050      1883      2052      1418      1468      1557      1541
dram[8]:       2052      1988      1998      1963      1978      1978      2067      2022      2069      2014      2081      2027      1393      1417      1598      1550
dram[9]:       1905      1998      1970      2010      1908      1978      1985      2040      1949      1990      1969      2035      1436      1418      1502      1629
dram[10]:       2085      2035      2044      2021      2088      2067      2064      2067      2084      2100      2080      2093      1530      1453      1590      1501
dram[11]:       1885      2052      1865      2041      1888      2019      1903      2064      1890      2047      1960      2057      1413      1488      1421      1443
dram[12]:       2020      2015      2005      1998      2009      2011      2000      2028      2032      2067      2024      2057      1532      1498      1540      1580
dram[13]:       2024      1978      2048      1990      2028      2013      2035      2043      2082      2021      2062      2046      1427      1454      1490      1471
dram[14]:       2070      2057      2065      2042      2053      2027      2070      2059      2074      2066      2096      2065      1399      1477      1569      1657
dram[15]:       2073      2078      2066      2063      2099      2073      2080      2087      2093      2085      2096      2071      1511      1440      1599      1467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198152 n_act=7629 n_pre=7613 n_ref_event=0 n_req=34408 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12640 bw_util=0.6853
n_activity=218828 dram_eff=0.8022
bk0: 2048a 171819i bk1: 2048a 169941i bk2: 2048a 170927i bk3: 2048a 169734i bk4: 1928a 173138i bk5: 1928a 173018i bk6: 1920a 178606i bk7: 1920a 177811i bk8: 1920a 177639i bk9: 1920a 177460i bk10: 1920a 176907i bk11: 1920a 177842i bk12: 1920a 181035i bk13: 1920a 180123i bk14: 1920a 181072i bk15: 1920a 180721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778278
Row_Buffer_Locality_read = 0.796115
Row_Buffer_Locality_write = 0.601899
Bank_Level_Parallism = 6.070512
Bank_Level_Parallism_Col = 4.657381
Bank_Level_Parallism_Ready = 2.108330
write_to_read_ratio_blp_rw_average = 0.324153
GrpLevelPara = 3.251372 

BW Util details:
bwutil = 0.685265 
total_CMD = 256181 
util_bw = 175552 
Wasted_Col = 38167 
Wasted_Row = 3772 
Idle = 38690 

BW Util Bottlenecks: 
RCDc_limit = 36378 
RCDWRc_limit = 3954 
WTRc_limit = 31102 
RTWc_limit = 46797 
CCDLc_limit = 17778 
rwq = 0 
CCDLc_limit_alone = 13161 
WTRc_limit_alone = 29580 
RTWc_limit_alone = 43702 

Commands details: 
total_CMD = 256181 
n_nop = 198152 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12640 
n_act = 7629 
n_pre = 7613 
n_ref = 0 
n_req = 34408 
total_req = 43888 

Dual Bus Interface Util: 
issued_total_row = 15242 
issued_total_col = 43888 
Row_Bus_Util =  0.059497 
CoL_Bus_Util = 0.171316 
Either_Row_CoL_Bus_Util = 0.226516 
Issued_on_Two_Bus_Simul_Util = 0.004298 
issued_two_Eff = 0.018973 
queue_avg = 26.165325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1653
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198169 n_act=7613 n_pre=7597 n_ref_event=0 n_req=34404 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12624 bw_util=0.685
n_activity=218089 dram_eff=0.8047
bk0: 2048a 172619i bk1: 2048a 172161i bk2: 2048a 171281i bk3: 2048a 170866i bk4: 1928a 176502i bk5: 1928a 176585i bk6: 1920a 177173i bk7: 1920a 175120i bk8: 1920a 176156i bk9: 1920a 175720i bk10: 1920a 180354i bk11: 1920a 180044i bk12: 1920a 181152i bk13: 1920a 180105i bk14: 1920a 178886i bk15: 1920a 177453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778718
Row_Buffer_Locality_read = 0.793587
Row_Buffer_Locality_write = 0.631496
Bank_Level_Parallism = 6.077354
Bank_Level_Parallism_Col = 4.680438
Bank_Level_Parallism_Ready = 2.131878
write_to_read_ratio_blp_rw_average = 0.322760
GrpLevelPara = 3.249101 

BW Util details:
bwutil = 0.685016 
total_CMD = 256181 
util_bw = 175488 
Wasted_Col = 38033 
Wasted_Row = 3161 
Idle = 39499 

BW Util Bottlenecks: 
RCDc_limit = 36935 
RCDWRc_limit = 3674 
WTRc_limit = 29904 
RTWc_limit = 45416 
CCDLc_limit = 17934 
rwq = 0 
CCDLc_limit_alone = 13237 
WTRc_limit_alone = 28564 
RTWc_limit_alone = 42059 

Commands details: 
total_CMD = 256181 
n_nop = 198169 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12624 
n_act = 7613 
n_pre = 7597 
n_ref = 0 
n_req = 34404 
total_req = 43872 

Dual Bus Interface Util: 
issued_total_row = 15210 
issued_total_col = 43872 
Row_Bus_Util =  0.059372 
CoL_Bus_Util = 0.171254 
Either_Row_CoL_Bus_Util = 0.226449 
Issued_on_Two_Bus_Simul_Util = 0.004177 
issued_two_Eff = 0.018444 
queue_avg = 25.655052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6551
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198326 n_act=7502 n_pre=7486 n_ref_event=0 n_req=34406 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12632 bw_util=0.6851
n_activity=218393 dram_eff=0.8037
bk0: 2048a 169721i bk1: 2048a 170502i bk2: 2048a 169695i bk3: 2048a 168133i bk4: 1928a 178931i bk5: 1928a 176277i bk6: 1920a 178675i bk7: 1920a 177852i bk8: 1920a 178888i bk9: 1920a 179408i bk10: 1920a 180094i bk11: 1920a 180448i bk12: 1920a 180134i bk13: 1920a 180527i bk14: 1920a 179252i bk15: 1920a 178072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781957
Row_Buffer_Locality_read = 0.797395
Row_Buffer_Locality_write = 0.629196
Bank_Level_Parallism = 6.040301
Bank_Level_Parallism_Col = 4.680797
Bank_Level_Parallism_Ready = 2.130663
write_to_read_ratio_blp_rw_average = 0.322448
GrpLevelPara = 3.264397 

BW Util details:
bwutil = 0.685141 
total_CMD = 256181 
util_bw = 175520 
Wasted_Col = 38247 
Wasted_Row = 3424 
Idle = 38990 

BW Util Bottlenecks: 
RCDc_limit = 36489 
RCDWRc_limit = 3615 
WTRc_limit = 31681 
RTWc_limit = 46084 
CCDLc_limit = 17902 
rwq = 0 
CCDLc_limit_alone = 13194 
WTRc_limit_alone = 30251 
RTWc_limit_alone = 42806 

Commands details: 
total_CMD = 256181 
n_nop = 198326 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12632 
n_act = 7502 
n_pre = 7486 
n_ref = 0 
n_req = 34406 
total_req = 43880 

Dual Bus Interface Util: 
issued_total_row = 14988 
issued_total_col = 43880 
Row_Bus_Util =  0.058506 
CoL_Bus_Util = 0.171285 
Either_Row_CoL_Bus_Util = 0.225836 
Issued_on_Two_Bus_Simul_Util = 0.003954 
issued_two_Eff = 0.017509 
queue_avg = 25.979012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 53805 -   mf: uid=1674056, sid4294967295:w4294967295, part=3, addr=0x7fd906601b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53551), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198323 n_act=7479 n_pre=7463 n_ref_event=0 n_req=34407 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12636 bw_util=0.6852
n_activity=217979 dram_eff=0.8053
bk0: 2048a 171470i bk1: 2048a 171783i bk2: 2048a 171351i bk3: 2048a 171218i bk4: 1928a 176167i bk5: 1928a 175697i bk6: 1920a 179309i bk7: 1920a 181088i bk8: 1920a 181390i bk9: 1920a 183162i bk10: 1920a 179314i bk11: 1920a 179871i bk12: 1920a 180614i bk13: 1920a 179488i bk14: 1920a 177012i bk15: 1920a 178466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782631
Row_Buffer_Locality_read = 0.798675
Row_Buffer_Locality_write = 0.623932
Bank_Level_Parallism = 6.004975
Bank_Level_Parallism_Col = 4.629978
Bank_Level_Parallism_Ready = 2.088423
write_to_read_ratio_blp_rw_average = 0.320355
GrpLevelPara = 3.260436 

BW Util details:
bwutil = 0.685203 
total_CMD = 256181 
util_bw = 175536 
Wasted_Col = 38073 
Wasted_Row = 3080 
Idle = 39492 

BW Util Bottlenecks: 
RCDc_limit = 35755 
RCDWRc_limit = 3748 
WTRc_limit = 32598 
RTWc_limit = 44990 
CCDLc_limit = 18447 
rwq = 0 
CCDLc_limit_alone = 13647 
WTRc_limit_alone = 31095 
RTWc_limit_alone = 41693 

Commands details: 
total_CMD = 256181 
n_nop = 198323 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12636 
n_act = 7479 
n_pre = 7463 
n_ref = 0 
n_req = 34407 
total_req = 43884 

Dual Bus Interface Util: 
issued_total_row = 14942 
issued_total_col = 43884 
Row_Bus_Util =  0.058326 
CoL_Bus_Util = 0.171301 
Either_Row_CoL_Bus_Util = 0.225848 
Issued_on_Two_Bus_Simul_Util = 0.003779 
issued_two_Eff = 0.016731 
queue_avg = 26.433300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 53812 -   mf: uid=1674062, sid4294967295:w4294967295, part=4, addr=0x7fd90661c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53558), 
Ready @ 53816 -   mf: uid=1674068, sid4294967295:w4294967295, part=4, addr=0x7fd90661c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53562), 
Ready @ 53914 -   mf: uid=1674074, sid4294967295:w4294967295, part=4, addr=0x7fd906617d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53660), 
Ready @ 53920 -   mf: uid=1674075, sid4294967295:w4294967295, part=4, addr=0x7fd906617d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53666), 
Ready @ 54041 -   mf: uid=1674077, sid4294967295:w4294967295, part=4, addr=0x7fd906614f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53787), 
Ready @ 54045 -   mf: uid=1674078, sid4294967295:w4294967295, part=4, addr=0x7fd906614f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53791), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198342 n_act=7547 n_pre=7531 n_ref_event=0 n_req=34404 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12624 bw_util=0.685
n_activity=218863 dram_eff=0.8018
bk0: 2048a 172441i bk1: 2048a 171463i bk2: 2048a 170790i bk3: 2048a 171600i bk4: 1928a 176709i bk5: 1928a 175208i bk6: 1920a 175582i bk7: 1920a 175568i bk8: 1920a 178290i bk9: 1920a 180720i bk10: 1920a 179851i bk11: 1920a 180955i bk12: 1920a 182917i bk13: 1920a 183784i bk14: 1920a 179705i bk15: 1920a 180164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780636
Row_Buffer_Locality_read = 0.797267
Row_Buffer_Locality_write = 0.615970
Bank_Level_Parallism = 5.980998
Bank_Level_Parallism_Col = 4.638031
Bank_Level_Parallism_Ready = 2.135332
write_to_read_ratio_blp_rw_average = 0.317076
GrpLevelPara = 3.246591 

BW Util details:
bwutil = 0.685016 
total_CMD = 256181 
util_bw = 175488 
Wasted_Col = 38350 
Wasted_Row = 3910 
Idle = 38433 

BW Util Bottlenecks: 
RCDc_limit = 36304 
RCDWRc_limit = 3724 
WTRc_limit = 31851 
RTWc_limit = 43555 
CCDLc_limit = 18075 
rwq = 0 
CCDLc_limit_alone = 13564 
WTRc_limit_alone = 30370 
RTWc_limit_alone = 40525 

Commands details: 
total_CMD = 256181 
n_nop = 198342 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12624 
n_act = 7547 
n_pre = 7531 
n_ref = 0 
n_req = 34404 
total_req = 43872 

Dual Bus Interface Util: 
issued_total_row = 15078 
issued_total_col = 43872 
Row_Bus_Util =  0.058857 
CoL_Bus_Util = 0.171254 
Either_Row_CoL_Bus_Util = 0.225774 
Issued_on_Two_Bus_Simul_Util = 0.004337 
issued_two_Eff = 0.019208 
queue_avg = 26.414856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4149
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 53808 -   mf: uid=1674057, sid4294967295:w4294967295, part=5, addr=0x7fd906617c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53554), 
Ready @ 53812 -   mf: uid=1674063, sid4294967295:w4294967295, part=5, addr=0x7fd906617c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53558), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198554 n_act=7408 n_pre=7392 n_ref_event=0 n_req=34411 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12652 bw_util=0.6855
n_activity=219200 dram_eff=0.8011
bk0: 2048a 175377i bk1: 2048a 177199i bk2: 2048a 172720i bk3: 2048a 172488i bk4: 1928a 174246i bk5: 1928a 175842i bk6: 1920a 176989i bk7: 1920a 177456i bk8: 1920a 179009i bk9: 1920a 178783i bk10: 1920a 182163i bk11: 1920a 181898i bk12: 1920a 180146i bk13: 1920a 182165i bk14: 1920a 180704i bk15: 1920a 178995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784720
Row_Buffer_Locality_read = 0.800147
Row_Buffer_Locality_write = 0.632311
Bank_Level_Parallism = 5.934702
Bank_Level_Parallism_Col = 4.574127
Bank_Level_Parallism_Ready = 2.133420
write_to_read_ratio_blp_rw_average = 0.322853
GrpLevelPara = 3.223801 

BW Util details:
bwutil = 0.685453 
total_CMD = 256181 
util_bw = 175600 
Wasted_Col = 38652 
Wasted_Row = 3540 
Idle = 38389 

BW Util Bottlenecks: 
RCDc_limit = 36490 
RCDWRc_limit = 3868 
WTRc_limit = 29479 
RTWc_limit = 44498 
CCDLc_limit = 18026 
rwq = 0 
CCDLc_limit_alone = 13392 
WTRc_limit_alone = 28053 
RTWc_limit_alone = 41290 

Commands details: 
total_CMD = 256181 
n_nop = 198554 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12652 
n_act = 7408 
n_pre = 7392 
n_ref = 0 
n_req = 34411 
total_req = 43900 

Dual Bus Interface Util: 
issued_total_row = 14800 
issued_total_col = 43900 
Row_Bus_Util =  0.057772 
CoL_Bus_Util = 0.171363 
Either_Row_CoL_Bus_Util = 0.224946 
Issued_on_Two_Bus_Simul_Util = 0.004188 
issued_two_Eff = 0.018620 
queue_avg = 26.142879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1429
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 53854 -   mf: uid=1674069, sid4294967295:w4294967295, part=6, addr=0x7fd90665cf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53600), 
Ready @ 53858 -   mf: uid=1674070, sid4294967295:w4294967295, part=6, addr=0x7fd90665cf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53604), 
Ready @ 53872 -   mf: uid=1674071, sid4294967295:w4294967295, part=6, addr=0x7fd906607900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53618), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198492 n_act=7424 n_pre=7408 n_ref_event=0 n_req=34415 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12636 bw_util=0.6853
n_activity=218371 dram_eff=0.804
bk0: 2048a 170213i bk1: 2048a 170572i bk2: 2048a 173536i bk3: 2048a 173447i bk4: 1932a 176979i bk5: 1932a 177464i bk6: 1920a 180984i bk7: 1920a 178578i bk8: 1920a 179385i bk9: 1920a 180092i bk10: 1920a 177599i bk11: 1920a 177031i bk12: 1920a 183589i bk13: 1920a 184337i bk14: 1920a 176785i bk15: 1920a 176882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784280
Row_Buffer_Locality_read = 0.800934
Row_Buffer_Locality_write = 0.619500
Bank_Level_Parallism = 5.988763
Bank_Level_Parallism_Col = 4.625942
Bank_Level_Parallism_Ready = 2.138081
write_to_read_ratio_blp_rw_average = 0.324214
GrpLevelPara = 3.241698 

BW Util details:
bwutil = 0.685328 
total_CMD = 256181 
util_bw = 175568 
Wasted_Col = 37993 
Wasted_Row = 3645 
Idle = 38975 

BW Util Bottlenecks: 
RCDc_limit = 35589 
RCDWRc_limit = 3946 
WTRc_limit = 30694 
RTWc_limit = 44940 
CCDLc_limit = 18083 
rwq = 0 
CCDLc_limit_alone = 13560 
WTRc_limit_alone = 29229 
RTWc_limit_alone = 41882 

Commands details: 
total_CMD = 256181 
n_nop = 198492 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12636 
n_act = 7424 
n_pre = 7408 
n_ref = 0 
n_req = 34415 
total_req = 43892 

Dual Bus Interface Util: 
issued_total_row = 14832 
issued_total_col = 43892 
Row_Bus_Util =  0.057897 
CoL_Bus_Util = 0.171332 
Either_Row_CoL_Bus_Util = 0.225188 
Issued_on_Two_Bus_Simul_Util = 0.004040 
issued_two_Eff = 0.017941 
queue_avg = 26.303957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.304
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198152 n_act=7617 n_pre=7601 n_ref_event=0 n_req=34417 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12644 bw_util=0.6855
n_activity=218577 dram_eff=0.8034
bk0: 2048a 171365i bk1: 2048a 169746i bk2: 2048a 168977i bk3: 2048a 169222i bk4: 1932a 175816i bk5: 1932a 175195i bk6: 1920a 179672i bk7: 1920a 179278i bk8: 1920a 176433i bk9: 1920a 175755i bk10: 1920a 178396i bk11: 1920a 178201i bk12: 1920a 181517i bk13: 1920a 180564i bk14: 1920a 180133i bk15: 1920a 177156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778685
Row_Buffer_Locality_read = 0.794663
Row_Buffer_Locality_write = 0.620690
Bank_Level_Parallism = 6.074325
Bank_Level_Parallism_Col = 4.666698
Bank_Level_Parallism_Ready = 2.132736
write_to_read_ratio_blp_rw_average = 0.314939
GrpLevelPara = 3.230403 

BW Util details:
bwutil = 0.685453 
total_CMD = 256181 
util_bw = 175600 
Wasted_Col = 38572 
Wasted_Row = 3291 
Idle = 38718 

BW Util Bottlenecks: 
RCDc_limit = 36872 
RCDWRc_limit = 3830 
WTRc_limit = 31326 
RTWc_limit = 42896 
CCDLc_limit = 18031 
rwq = 0 
CCDLc_limit_alone = 13522 
WTRc_limit_alone = 29958 
RTWc_limit_alone = 39755 

Commands details: 
total_CMD = 256181 
n_nop = 198152 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12644 
n_act = 7617 
n_pre = 7601 
n_ref = 0 
n_req = 34417 
total_req = 43900 

Dual Bus Interface Util: 
issued_total_row = 15218 
issued_total_col = 43900 
Row_Bus_Util =  0.059403 
CoL_Bus_Util = 0.171363 
Either_Row_CoL_Bus_Util = 0.226516 
Issued_on_Two_Bus_Simul_Util = 0.004251 
issued_two_Eff = 0.018766 
queue_avg = 26.357973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 53981 -   mf: uid=1674076, sid4294967295:w4294967295, part=8, addr=0x7fd906615300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53727), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198570 n_act=7402 n_pre=7386 n_ref_event=0 n_req=34407 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12636 bw_util=0.6852
n_activity=218340 dram_eff=0.804
bk0: 2048a 171088i bk1: 2048a 171199i bk2: 2048a 172424i bk3: 2048a 173330i bk4: 1928a 175879i bk5: 1928a 176388i bk6: 1920a 174035i bk7: 1920a 175007i bk8: 1920a 180818i bk9: 1920a 180431i bk10: 1920a 179443i bk11: 1920a 178278i bk12: 1920a 181560i bk13: 1920a 182726i bk14: 1920a 180198i bk15: 1920a 180111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784869
Row_Buffer_Locality_read = 0.800019
Row_Buffer_Locality_write = 0.635011
Bank_Level_Parallism = 6.021563
Bank_Level_Parallism_Col = 4.677257
Bank_Level_Parallism_Ready = 2.109730
write_to_read_ratio_blp_rw_average = 0.323781
GrpLevelPara = 3.253129 

BW Util details:
bwutil = 0.685203 
total_CMD = 256181 
util_bw = 175536 
Wasted_Col = 37906 
Wasted_Row = 3415 
Idle = 39324 

BW Util Bottlenecks: 
RCDc_limit = 35716 
RCDWRc_limit = 3515 
WTRc_limit = 31891 
RTWc_limit = 45208 
CCDLc_limit = 18440 
rwq = 0 
CCDLc_limit_alone = 13593 
WTRc_limit_alone = 30305 
RTWc_limit_alone = 41947 

Commands details: 
total_CMD = 256181 
n_nop = 198570 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12636 
n_act = 7402 
n_pre = 7386 
n_ref = 0 
n_req = 34407 
total_req = 43884 

Dual Bus Interface Util: 
issued_total_row = 14788 
issued_total_col = 43884 
Row_Bus_Util =  0.057725 
CoL_Bus_Util = 0.171301 
Either_Row_CoL_Bus_Util = 0.224884 
Issued_on_Two_Bus_Simul_Util = 0.004142 
issued_two_Eff = 0.018417 
queue_avg = 26.637487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198322 n_act=7498 n_pre=7482 n_ref_event=0 n_req=34408 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12640 bw_util=0.6853
n_activity=218650 dram_eff=0.8029
bk0: 2048a 172725i bk1: 2048a 171598i bk2: 2048a 171962i bk3: 2048a 174146i bk4: 1928a 174411i bk5: 1928a 174742i bk6: 1920a 176686i bk7: 1920a 177449i bk8: 1920a 180978i bk9: 1920a 180311i bk10: 1920a 179195i bk11: 1920a 178391i bk12: 1920a 180209i bk13: 1920a 179644i bk14: 1920a 178266i bk15: 1920a 178671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782086
Row_Buffer_Locality_read = 0.797811
Row_Buffer_Locality_write = 0.626582
Bank_Level_Parallism = 6.019213
Bank_Level_Parallism_Col = 4.662899
Bank_Level_Parallism_Ready = 2.136494
write_to_read_ratio_blp_rw_average = 0.321660
GrpLevelPara = 3.251687 

BW Util details:
bwutil = 0.685265 
total_CMD = 256181 
util_bw = 175552 
Wasted_Col = 38308 
Wasted_Row = 3606 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 36160 
RCDWRc_limit = 3759 
WTRc_limit = 31664 
RTWc_limit = 44445 
CCDLc_limit = 17632 
rwq = 0 
CCDLc_limit_alone = 13101 
WTRc_limit_alone = 30178 
RTWc_limit_alone = 41400 

Commands details: 
total_CMD = 256181 
n_nop = 198322 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12640 
n_act = 7498 
n_pre = 7482 
n_ref = 0 
n_req = 34408 
total_req = 43888 

Dual Bus Interface Util: 
issued_total_row = 14980 
issued_total_col = 43888 
Row_Bus_Util =  0.058474 
CoL_Bus_Util = 0.171316 
Either_Row_CoL_Bus_Util = 0.225852 
Issued_on_Two_Bus_Simul_Util = 0.003939 
issued_two_Eff = 0.017439 
queue_avg = 26.074127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0741
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198242 n_act=7550 n_pre=7534 n_ref_event=0 n_req=34410 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12648 bw_util=0.6854
n_activity=218639 dram_eff=0.8031
bk0: 2048a 170891i bk1: 2048a 171773i bk2: 2048a 171965i bk3: 2048a 172585i bk4: 1928a 176784i bk5: 1928a 176629i bk6: 1920a 174009i bk7: 1920a 174094i bk8: 1920a 179167i bk9: 1920a 178777i bk10: 1920a 177857i bk11: 1920a 178126i bk12: 1920a 179545i bk13: 1920a 179733i bk14: 1920a 181494i bk15: 1920a 180670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780587
Row_Buffer_Locality_read = 0.795315
Row_Buffer_Locality_write = 0.635041
Bank_Level_Parallism = 6.043735
Bank_Level_Parallism_Col = 4.632549
Bank_Level_Parallism_Ready = 2.128850
write_to_read_ratio_blp_rw_average = 0.316156
GrpLevelPara = 3.245458 

BW Util details:
bwutil = 0.685390 
total_CMD = 256181 
util_bw = 175584 
Wasted_Col = 38524 
Wasted_Row = 3373 
Idle = 38700 

BW Util Bottlenecks: 
RCDc_limit = 37449 
RCDWRc_limit = 3406 
WTRc_limit = 31318 
RTWc_limit = 42477 
CCDLc_limit = 18011 
rwq = 0 
CCDLc_limit_alone = 13616 
WTRc_limit_alone = 29824 
RTWc_limit_alone = 39576 

Commands details: 
total_CMD = 256181 
n_nop = 198242 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12648 
n_act = 7550 
n_pre = 7534 
n_ref = 0 
n_req = 34410 
total_req = 43896 

Dual Bus Interface Util: 
issued_total_row = 15084 
issued_total_col = 43896 
Row_Bus_Util =  0.058880 
CoL_Bus_Util = 0.171348 
Either_Row_CoL_Bus_Util = 0.226164 
Issued_on_Two_Bus_Simul_Util = 0.004064 
issued_two_Eff = 0.017967 
queue_avg = 26.418552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4186
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198279 n_act=7560 n_pre=7544 n_ref_event=0 n_req=34404 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12624 bw_util=0.685
n_activity=218418 dram_eff=0.8035
bk0: 2048a 171480i bk1: 2048a 173483i bk2: 2048a 171467i bk3: 2048a 172572i bk4: 1928a 175034i bk5: 1928a 177450i bk6: 1920a 178476i bk7: 1920a 176709i bk8: 1920a 177686i bk9: 1920a 179053i bk10: 1920a 179067i bk11: 1920a 179858i bk12: 1920a 182845i bk13: 1920a 182985i bk14: 1920a 181626i bk15: 1920a 180095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780258
Row_Buffer_Locality_read = 0.796787
Row_Buffer_Locality_write = 0.616603
Bank_Level_Parallism = 5.976961
Bank_Level_Parallism_Col = 4.589548
Bank_Level_Parallism_Ready = 2.115172
write_to_read_ratio_blp_rw_average = 0.317891
GrpLevelPara = 3.233247 

BW Util details:
bwutil = 0.685016 
total_CMD = 256181 
util_bw = 175488 
Wasted_Col = 38316 
Wasted_Row = 3450 
Idle = 38927 

BW Util Bottlenecks: 
RCDc_limit = 36773 
RCDWRc_limit = 3663 
WTRc_limit = 30707 
RTWc_limit = 42330 
CCDLc_limit = 17302 
rwq = 0 
CCDLc_limit_alone = 13072 
WTRc_limit_alone = 29296 
RTWc_limit_alone = 39511 

Commands details: 
total_CMD = 256181 
n_nop = 198279 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12624 
n_act = 7560 
n_pre = 7544 
n_ref = 0 
n_req = 34404 
total_req = 43872 

Dual Bus Interface Util: 
issued_total_row = 15104 
issued_total_col = 43872 
Row_Bus_Util =  0.058958 
CoL_Bus_Util = 0.171254 
Either_Row_CoL_Bus_Util = 0.226020 
Issued_on_Two_Bus_Simul_Util = 0.004192 
issued_two_Eff = 0.018549 
queue_avg = 26.043270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0433
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 53876 -   mf: uid=1674072, sid4294967295:w4294967295, part=12, addr=0x7fd90661dd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53622), 
Ready @ 53880 -   mf: uid=1674073, sid4294967295:w4294967295, part=12, addr=0x7fd90661dd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53626), 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198361 n_act=7497 n_pre=7481 n_ref_event=0 n_req=34410 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12616 bw_util=0.685
n_activity=217687 dram_eff=0.8061
bk0: 2048a 173868i bk1: 2048a 171684i bk2: 2048a 168955i bk3: 2048a 167936i bk4: 1932a 174965i bk5: 1932a 175430i bk6: 1920a 177832i bk7: 1920a 177704i bk8: 1920a 180367i bk9: 1920a 182827i bk10: 1920a 179053i bk11: 1920a 179484i bk12: 1920a 181056i bk13: 1920a 179982i bk14: 1920a 178017i bk15: 1920a 177932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782127
Row_Buffer_Locality_read = 0.797607
Row_Buffer_Locality_write = 0.628725
Bank_Level_Parallism = 6.057645
Bank_Level_Parallism_Col = 4.668051
Bank_Level_Parallism_Ready = 2.120315
write_to_read_ratio_blp_rw_average = 0.317263
GrpLevelPara = 3.252402 

BW Util details:
bwutil = 0.685016 
total_CMD = 256181 
util_bw = 175488 
Wasted_Col = 37934 
Wasted_Row = 3092 
Idle = 39667 

BW Util Bottlenecks: 
RCDc_limit = 36098 
RCDWRc_limit = 3546 
WTRc_limit = 31432 
RTWc_limit = 44935 
CCDLc_limit = 17982 
rwq = 0 
CCDLc_limit_alone = 13321 
WTRc_limit_alone = 29990 
RTWc_limit_alone = 41716 

Commands details: 
total_CMD = 256181 
n_nop = 198361 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12616 
n_act = 7497 
n_pre = 7481 
n_ref = 0 
n_req = 34410 
total_req = 43872 

Dual Bus Interface Util: 
issued_total_row = 14978 
issued_total_col = 43872 
Row_Bus_Util =  0.058466 
CoL_Bus_Util = 0.171254 
Either_Row_CoL_Bus_Util = 0.225700 
Issued_on_Two_Bus_Simul_Util = 0.004021 
issued_two_Eff = 0.017814 
queue_avg = 25.977922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9779
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198388 n_act=7494 n_pre=7478 n_ref_event=0 n_req=34413 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12628 bw_util=0.6852
n_activity=218583 dram_eff=0.8031
bk0: 2048a 169772i bk1: 2048a 169013i bk2: 2048a 170218i bk3: 2048a 170854i bk4: 1932a 174324i bk5: 1932a 175126i bk6: 1920a 178161i bk7: 1920a 176285i bk8: 1920a 178468i bk9: 1920a 178433i bk10: 1920a 179030i bk11: 1920a 178869i bk12: 1920a 181227i bk13: 1920a 180506i bk14: 1920a 177518i bk15: 1920a 178078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782233
Row_Buffer_Locality_read = 0.799495
Row_Buffer_Locality_write = 0.611340
Bank_Level_Parallism = 6.101069
Bank_Level_Parallism_Col = 4.733428
Bank_Level_Parallism_Ready = 2.146364
write_to_read_ratio_blp_rw_average = 0.320740
GrpLevelPara = 3.262910 

BW Util details:
bwutil = 0.685203 
total_CMD = 256181 
util_bw = 175536 
Wasted_Col = 37648 
Wasted_Row = 3701 
Idle = 39296 

BW Util Bottlenecks: 
RCDc_limit = 35599 
RCDWRc_limit = 3597 
WTRc_limit = 30380 
RTWc_limit = 45566 
CCDLc_limit = 17947 
rwq = 0 
CCDLc_limit_alone = 13089 
WTRc_limit_alone = 28868 
RTWc_limit_alone = 42220 

Commands details: 
total_CMD = 256181 
n_nop = 198388 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12628 
n_act = 7494 
n_pre = 7478 
n_ref = 0 
n_req = 34413 
total_req = 43884 

Dual Bus Interface Util: 
issued_total_row = 14972 
issued_total_col = 43884 
Row_Bus_Util =  0.058443 
CoL_Bus_Util = 0.171301 
Either_Row_CoL_Bus_Util = 0.225594 
Issued_on_Two_Bus_Simul_Util = 0.004149 
issued_two_Eff = 0.018393 
queue_avg = 26.232254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2323
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198535 n_act=7400 n_pre=7384 n_ref_event=0 n_req=34408 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12640 bw_util=0.6853
n_activity=218382 dram_eff=0.8039
bk0: 2048a 178088i bk1: 2048a 177088i bk2: 2048a 173190i bk3: 2048a 172706i bk4: 1928a 173848i bk5: 1928a 175017i bk6: 1920a 178923i bk7: 1920a 178474i bk8: 1920a 176665i bk9: 1920a 176239i bk10: 1920a 180551i bk11: 1920a 180148i bk12: 1920a 178547i bk13: 1920a 180133i bk14: 1920a 181912i bk15: 1920a 180868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784934
Row_Buffer_Locality_read = 0.799987
Row_Buffer_Locality_write = 0.636076
Bank_Level_Parallism = 5.972527
Bank_Level_Parallism_Col = 4.649910
Bank_Level_Parallism_Ready = 2.147429
write_to_read_ratio_blp_rw_average = 0.315252
GrpLevelPara = 3.231455 

BW Util details:
bwutil = 0.685265 
total_CMD = 256181 
util_bw = 175552 
Wasted_Col = 37767 
Wasted_Row = 3648 
Idle = 39214 

BW Util Bottlenecks: 
RCDc_limit = 35840 
RCDWRc_limit = 3813 
WTRc_limit = 30576 
RTWc_limit = 42601 
CCDLc_limit = 17773 
rwq = 0 
CCDLc_limit_alone = 13271 
WTRc_limit_alone = 29047 
RTWc_limit_alone = 39628 

Commands details: 
total_CMD = 256181 
n_nop = 198535 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12640 
n_act = 7400 
n_pre = 7384 
n_ref = 0 
n_req = 34408 
total_req = 43888 

Dual Bus Interface Util: 
issued_total_row = 14784 
issued_total_col = 43888 
Row_Bus_Util =  0.057709 
CoL_Bus_Util = 0.171316 
Either_Row_CoL_Bus_Util = 0.225021 
Issued_on_Two_Bus_Simul_Util = 0.004005 
issued_two_Eff = 0.017798 
queue_avg = 25.934153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9342
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=256181 n_nop=198290 n_act=7521 n_pre=7505 n_ref_event=0 n_req=34404 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12624 bw_util=0.685
n_activity=219182 dram_eff=0.8006
bk0: 2048a 170218i bk1: 2048a 169749i bk2: 2048a 168631i bk3: 2048a 171036i bk4: 1928a 174480i bk5: 1928a 175027i bk6: 1920a 177850i bk7: 1920a 178596i bk8: 1920a 178650i bk9: 1920a 179670i bk10: 1920a 175627i bk11: 1920a 177406i bk12: 1920a 180799i bk13: 1920a 181229i bk14: 1920a 180097i bk15: 1920a 179059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781392
Row_Buffer_Locality_read = 0.798323
Row_Buffer_Locality_write = 0.613752
Bank_Level_Parallism = 6.057887
Bank_Level_Parallism_Col = 4.723042
Bank_Level_Parallism_Ready = 2.153060
write_to_read_ratio_blp_rw_average = 0.323659
GrpLevelPara = 3.262890 

BW Util details:
bwutil = 0.685016 
total_CMD = 256181 
util_bw = 175488 
Wasted_Col = 38631 
Wasted_Row = 3806 
Idle = 38256 

BW Util Bottlenecks: 
RCDc_limit = 36549 
RCDWRc_limit = 3746 
WTRc_limit = 31253 
RTWc_limit = 46462 
CCDLc_limit = 17795 
rwq = 0 
CCDLc_limit_alone = 12978 
WTRc_limit_alone = 29799 
RTWc_limit_alone = 43099 

Commands details: 
total_CMD = 256181 
n_nop = 198290 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12624 
n_act = 7521 
n_pre = 7505 
n_ref = 0 
n_req = 34404 
total_req = 43872 

Dual Bus Interface Util: 
issued_total_row = 15026 
issued_total_col = 43872 
Row_Bus_Util =  0.058654 
CoL_Bus_Util = 0.171254 
Either_Row_CoL_Bus_Util = 0.225977 
Issued_on_Two_Bus_Simul_Util = 0.003931 
issued_two_Eff = 0.017395 
queue_avg = 26.117323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1285
L2_cache_bank[1]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 234
L2_cache_bank[2]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1145
L2_cache_bank[3]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 462
L2_cache_bank[4]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 851
L2_cache_bank[5]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
L2_cache_bank[6]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1032
L2_cache_bank[7]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
L2_cache_bank[8]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 994
L2_cache_bank[9]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[10]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 668
L2_cache_bank[11]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1052
L2_cache_bank[12]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890
L2_cache_bank[13]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
L2_cache_bank[14]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
L2_cache_bank[15]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
L2_cache_bank[16]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 665
L2_cache_bank[17]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1134
L2_cache_bank[18]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1222
L2_cache_bank[19]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 200
L2_cache_bank[20]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 962
L2_cache_bank[21]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 917
L2_cache_bank[22]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 630
L2_cache_bank[23]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 886
L2_cache_bank[24]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
L2_cache_bank[25]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 854
L2_cache_bank[26]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 582
L2_cache_bank[27]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1039
L2_cache_bank[28]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 554
L2_cache_bank[29]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1294
L2_cache_bank[30]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 493
L2_cache_bank[31]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1193
L2_total_cache_accesses = 750000
L2_total_cache_misses = 750000
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 26467
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 26467
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.290

icnt_total_pkts_mem_to_simt=750000
icnt_total_pkts_simt_to_mem=750000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 750000
Req_Network_cycles = 53799
Req_Network_injected_packets_per_cycle =      13.9408 
Req_Network_conflicts_per_cycle =       7.6631
Req_Network_conflicts_per_cycle_util =       8.5125
Req_Bank_Level_Parallism =      15.4859
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.8778
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       6.3205

Reply_Network_injected_packets_num = 750000
Reply_Network_cycles = 53799
Reply_Network_injected_packets_per_cycle =       13.9408
Reply_Network_conflicts_per_cycle =       14.7681
Reply_Network_conflicts_per_cycle_util =      16.5778
Reply_Bank_Level_Parallism =      15.6491
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      43.5444
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2904
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 20 sec (80 sec)
gpgpu_simulation_rate = 187533 (inst/sec)
gpgpu_simulation_rate = 672 (cycle/sec)
gpgpu_silicon_slowdown = 1093750x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
