Simulator report for time
Mon Nov 23 17:59:27 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 471 nodes    ;
; Simulation Coverage         ;      19.11 % ;
; Total Number of Transitions ; 1717         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+
; Option                                                                                     ; Setting                                 ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                              ; Timing        ;
; Start time                                                                                 ; 0 ns                                    ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                     ;               ;
; Vector input source                                                                        ; F:/DQ/traffic design/time/time test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                      ; On            ;
; Check outputs                                                                              ; Off                                     ; Off           ;
; Report simulation coverage                                                                 ; On                                      ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                      ; On            ;
; Display missing 1-value coverage report                                                    ; On                                      ; On            ;
; Display missing 0-value coverage report                                                    ; On                                      ; On            ;
; Detect setup and hold time violations                                                      ; Off                                     ; Off           ;
; Detect glitches                                                                            ; Off                                     ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                     ; Off           ;
; Generate Signal Activity File                                                              ; Off                                     ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                     ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                     ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                      ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                              ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                     ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                    ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                               ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                               ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      19.11 % ;
; Total nodes checked                                 ; 471          ;
; Total output ports checked                          ; 471          ;
; Total output ports with complete 1/0-value coverage ; 90           ;
; Total output ports with no 1/0-value coverage       ; 205          ;
; Total output ports with no 1-value coverage         ; 307          ;
; Total output ports with no 0-value coverage         ; 279          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+
; Node Name                                                  ; Output Port Name                                           ; Output Port Type ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+
; |time|NBT[1]                                               ; |time|NBT[1]                                               ; regout           ;
; |time|COUNT~0                                              ; |time|COUNT~0                                              ; out              ;
; |time|COUNT~1                                              ; |time|COUNT~1                                              ; out              ;
; |time|COUNT~2                                              ; |time|COUNT~2                                              ; out              ;
; |time|COUNT~3                                              ; |time|COUNT~3                                              ; out              ;
; |time|COUNT[3]                                             ; |time|COUNT[3]                                             ; regout           ;
; |time|COUNT[2]                                             ; |time|COUNT[2]                                             ; regout           ;
; |time|COUNT[1]                                             ; |time|COUNT[1]                                             ; regout           ;
; |time|DXT~0                                                ; |time|DXT~0                                                ; out              ;
; |time|DXT~2                                                ; |time|DXT~2                                                ; out              ;
; |time|DXT~3                                                ; |time|DXT~3                                                ; out              ;
; |time|DXT~4                                                ; |time|DXT~4                                                ; out              ;
; |time|DXT~7                                                ; |time|DXT~7                                                ; out              ;
; |time|DXT~8                                                ; |time|DXT~8                                                ; out              ;
; |time|DXT~10                                               ; |time|DXT~10                                               ; out              ;
; |time|DXT~11                                               ; |time|DXT~11                                               ; out              ;
; |time|DXT~12                                               ; |time|DXT~12                                               ; out              ;
; |time|DXT~14                                               ; |time|DXT~14                                               ; out              ;
; |time|DXT~15                                               ; |time|DXT~15                                               ; out              ;
; |time|NBT[0]                                               ; |time|NBT[0]                                               ; regout           ;
; |time|NBT~0                                                ; |time|NBT~0                                                ; out              ;
; |time|NBT~2                                                ; |time|NBT~2                                                ; out              ;
; |time|NBT~4                                                ; |time|NBT~4                                                ; out              ;
; |time|NBT~5                                                ; |time|NBT~5                                                ; out              ;
; |time|NBT~6                                                ; |time|NBT~6                                                ; out              ;
; |time|NBT~7                                                ; |time|NBT~7                                                ; out              ;
; |time|NBT~8                                                ; |time|NBT~8                                                ; out              ;
; |time|NBT~10                                               ; |time|NBT~10                                               ; out              ;
; |time|NBT~12                                               ; |time|NBT~12                                               ; out              ;
; |time|NBT~13                                               ; |time|NBT~13                                               ; out              ;
; |time|NBT~14                                               ; |time|NBT~14                                               ; out              ;
; |time|NBT~15                                               ; |time|NBT~15                                               ; out              ;
; |time|COUNT[0]                                             ; |time|COUNT[0]                                             ; regout           ;
; |time|NBT[3]                                               ; |time|NBT[3]                                               ; regout           ;
; |time|DXT[0]                                               ; |time|DXT[0]                                               ; regout           ;
; |time|DXT[1]                                               ; |time|DXT[1]                                               ; regout           ;
; |time|DXT[3]                                               ; |time|DXT[3]                                               ; regout           ;
; |time|DXT[5]                                               ; |time|DXT[5]                                               ; regout           ;
; |time|CLK                                                  ; |time|CLK                                                  ; out              ;
; |time|NB1[0]                                               ; |time|NB1[0]                                               ; pin_out          ;
; |time|NB1[1]                                               ; |time|NB1[1]                                               ; pin_out          ;
; |time|NB1[3]                                               ; |time|NB1[3]                                               ; pin_out          ;
; |time|DX1[0]                                               ; |time|DX1[0]                                               ; pin_out          ;
; |time|DX1[1]                                               ; |time|DX1[1]                                               ; pin_out          ;
; |time|DX1[3]                                               ; |time|DX1[3]                                               ; pin_out          ;
; |time|DX2[1]                                               ; |time|DX2[1]                                               ; pin_out          ;
; |time|DX[0]                                                ; |time|DX[0]                                                ; pin_out          ;
; |time|DX[1]                                                ; |time|DX[1]                                                ; pin_out          ;
; |time|DX[3]                                                ; |time|DX[3]                                                ; pin_out          ;
; |time|DX[5]                                                ; |time|DX[5]                                                ; pin_out          ;
; |time|NB[0]                                                ; |time|NB[0]                                                ; pin_out          ;
; |time|NB[1]                                                ; |time|NB[1]                                                ; pin_out          ;
; |time|NB[3]                                                ; |time|NB[3]                                                ; pin_out          ;
; |time|Add0~0                                               ; |time|Add0~0                                               ; out0             ;
; |time|Add0~1                                               ; |time|Add0~1                                               ; out0             ;
; |time|Add0~2                                               ; |time|Add0~2                                               ; out0             ;
; |time|Add0~3                                               ; |time|Add0~3                                               ; out0             ;
; |time|Add0~4                                               ; |time|Add0~4                                               ; out0             ;
; |time|Add0~5                                               ; |time|Add0~5                                               ; out0             ;
; |time|Add0~6                                               ; |time|Add0~6                                               ; out0             ;
; |time|Add2~0                                               ; |time|Add2~0                                               ; out0             ;
; |time|Add2~1                                               ; |time|Add2~1                                               ; out0             ;
; |time|Add2~3                                               ; |time|Add2~3                                               ; out0             ;
; |time|Add2~4                                               ; |time|Add2~4                                               ; out0             ;
; |time|Add2~6                                               ; |time|Add2~6                                               ; out0             ;
; |time|Add4~0                                               ; |time|Add4~0                                               ; out0             ;
; |time|Add4~1                                               ; |time|Add4~1                                               ; out0             ;
; |time|Add4~2                                               ; |time|Add4~2                                               ; out0             ;
; |time|Add4~3                                               ; |time|Add4~3                                               ; out0             ;
; |time|Add4~4                                               ; |time|Add4~4                                               ; out0             ;
; |time|Add4~5                                               ; |time|Add4~5                                               ; out0             ;
; |time|Add4~6                                               ; |time|Add4~6                                               ; out0             ;
; |time|Equal0~0                                             ; |time|Equal0~0                                             ; out0             ;
; |time|Equal1~0                                             ; |time|Equal1~0                                             ; out0             ;
; |time|Equal2~0                                             ; |time|Equal2~0                                             ; out0             ;
; |time|Equal3~0                                             ; |time|Equal3~0                                             ; out0             ;
; |time|Equal4~0                                             ; |time|Equal4~0                                             ; out0             ;
; |time|Equal5~0                                             ; |time|Equal5~0                                             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~17            ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~17            ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; out0             ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |time|process_0~0                                           ; |time|process_0~0                                           ; out0             ;
; |time|NBT[5]                                                ; |time|NBT[5]                                                ; regout           ;
; |time|NBT[7]                                                ; |time|NBT[7]                                                ; regout           ;
; |time|DXT[7]                                                ; |time|DXT[7]                                                ; regout           ;
; |time|RST                                                   ; |time|RST                                                   ; out              ;
; |time|EN                                                    ; |time|EN                                                    ; out              ;
; |time|S[1]                                                  ; |time|S[1]                                                  ; out              ;
; |time|NB2[1]                                                ; |time|NB2[1]                                                ; pin_out          ;
; |time|NB2[3]                                                ; |time|NB2[3]                                                ; pin_out          ;
; |time|DX2[3]                                                ; |time|DX2[3]                                                ; pin_out          ;
; |time|DX[7]                                                 ; |time|DX[7]                                                 ; pin_out          ;
; |time|NB[5]                                                 ; |time|NB[5]                                                 ; pin_out          ;
; |time|NB[7]                                                 ; |time|NB[7]                                                 ; pin_out          ;
; |time|Add1~0                                                ; |time|Add1~0                                                ; out0             ;
; |time|Add1~2                                                ; |time|Add1~2                                                ; out0             ;
; |time|Add1~3                                                ; |time|Add1~3                                                ; out0             ;
; |time|Add1~6                                                ; |time|Add1~6                                                ; out0             ;
; |time|Add3~0                                                ; |time|Add3~0                                                ; out0             ;
; |time|Add3~2                                                ; |time|Add3~2                                                ; out0             ;
; |time|Add3~3                                                ; |time|Add3~3                                                ; out0             ;
; |time|Add3~6                                                ; |time|Add3~6                                                ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~3              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~3              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~11             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~11             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~16             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~16             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~3              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~3              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~11             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~11             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~16             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~16             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~17             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~17             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~3              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~3              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~11             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~11             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~16             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~16             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~17             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~17             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~3              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~3              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~11             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~11             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~16             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~16             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~17             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~17             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~3              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~3              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~11             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~11             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~16             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~16             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~17             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~17             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~3              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~3              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~11             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~11             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~16             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~16             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~17             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~17             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]    ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]    ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]    ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]    ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~3               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~3               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~11              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~11              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~16              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~16              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]    ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]    ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |time|process_0~0                                           ; |time|process_0~0                                           ; out0             ;
; |time|DXT~1                                                 ; |time|DXT~1                                                 ; out              ;
; |time|DXT~5                                                 ; |time|DXT~5                                                 ; out              ;
; |time|DXT~6                                                 ; |time|DXT~6                                                 ; out              ;
; |time|DXT~9                                                 ; |time|DXT~9                                                 ; out              ;
; |time|DXT~13                                                ; |time|DXT~13                                                ; out              ;
; |time|NBT~1                                                 ; |time|NBT~1                                                 ; out              ;
; |time|NBT~3                                                 ; |time|NBT~3                                                 ; out              ;
; |time|NBT~9                                                 ; |time|NBT~9                                                 ; out              ;
; |time|NBT~11                                                ; |time|NBT~11                                                ; out              ;
; |time|NBT[2]                                                ; |time|NBT[2]                                                ; regout           ;
; |time|NBT[4]                                                ; |time|NBT[4]                                                ; regout           ;
; |time|NBT[5]                                                ; |time|NBT[5]                                                ; regout           ;
; |time|NBT[6]                                                ; |time|NBT[6]                                                ; regout           ;
; |time|NBT[7]                                                ; |time|NBT[7]                                                ; regout           ;
; |time|DXT[2]                                                ; |time|DXT[2]                                                ; regout           ;
; |time|DXT[4]                                                ; |time|DXT[4]                                                ; regout           ;
; |time|DXT[6]                                                ; |time|DXT[6]                                                ; regout           ;
; |time|DXT[7]                                                ; |time|DXT[7]                                                ; regout           ;
; |time|RST                                                   ; |time|RST                                                   ; out              ;
; |time|EN                                                    ; |time|EN                                                    ; out              ;
; |time|S[0]                                                  ; |time|S[0]                                                  ; out              ;
; |time|S[1]                                                  ; |time|S[1]                                                  ; out              ;
; |time|NB1[2]                                                ; |time|NB1[2]                                                ; pin_out          ;
; |time|NB2[0]                                                ; |time|NB2[0]                                                ; pin_out          ;
; |time|NB2[1]                                                ; |time|NB2[1]                                                ; pin_out          ;
; |time|NB2[2]                                                ; |time|NB2[2]                                                ; pin_out          ;
; |time|NB2[3]                                                ; |time|NB2[3]                                                ; pin_out          ;
; |time|DX1[2]                                                ; |time|DX1[2]                                                ; pin_out          ;
; |time|DX2[0]                                                ; |time|DX2[0]                                                ; pin_out          ;
; |time|DX2[2]                                                ; |time|DX2[2]                                                ; pin_out          ;
; |time|DX2[3]                                                ; |time|DX2[3]                                                ; pin_out          ;
; |time|DX[2]                                                 ; |time|DX[2]                                                 ; pin_out          ;
; |time|DX[4]                                                 ; |time|DX[4]                                                 ; pin_out          ;
; |time|DX[6]                                                 ; |time|DX[6]                                                 ; pin_out          ;
; |time|DX[7]                                                 ; |time|DX[7]                                                 ; pin_out          ;
; |time|NB[2]                                                 ; |time|NB[2]                                                 ; pin_out          ;
; |time|NB[4]                                                 ; |time|NB[4]                                                 ; pin_out          ;
; |time|NB[5]                                                 ; |time|NB[5]                                                 ; pin_out          ;
; |time|NB[6]                                                 ; |time|NB[6]                                                 ; pin_out          ;
; |time|NB[7]                                                 ; |time|NB[7]                                                 ; pin_out          ;
; |time|Add1~1                                                ; |time|Add1~1                                                ; out0             ;
; |time|Add1~2                                                ; |time|Add1~2                                                ; out0             ;
; |time|Add1~3                                                ; |time|Add1~3                                                ; out0             ;
; |time|Add1~4                                                ; |time|Add1~4                                                ; out0             ;
; |time|Add1~5                                                ; |time|Add1~5                                                ; out0             ;
; |time|Add2~2                                                ; |time|Add2~2                                                ; out0             ;
; |time|Add2~5                                                ; |time|Add2~5                                                ; out0             ;
; |time|Add3~1                                                ; |time|Add3~1                                                ; out0             ;
; |time|Add3~2                                                ; |time|Add3~2                                                ; out0             ;
; |time|Add3~3                                                ; |time|Add3~3                                                ; out0             ;
; |time|Add3~4                                                ; |time|Add3~4                                                ; out0             ;
; |time|Add3~5                                                ; |time|Add3~5                                                ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux15|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux14|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~17             ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|_~17             ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux13|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux12|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~17             ; |time|lpm_mux:Mux11|mux_7qc:auto_generated|_~17             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~0              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~0              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~1              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~1              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~2              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~2              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~4              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~4              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~5              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~5              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~6              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~6              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~7              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~7              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~8              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~8              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~0 ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~9              ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~9              ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~10             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~10             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~12             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~12             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~13             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~13             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~14             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~14             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~15             ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|_~15             ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~1 ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]   ; |time|lpm_mux:Mux10|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux9|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]    ; |time|lpm_mux:Mux8|mux_7qc:auto_generated|result_node[0]    ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux7|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~17              ; |time|lpm_mux:Mux6|mux_7qc:auto_generated|_~17              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]    ; |time|lpm_mux:Mux5|mux_7qc:auto_generated|result_node[0]    ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]    ; |time|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]    ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux2|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux1|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~0               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~0               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~1               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~1               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~2               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~2               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~4               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~4               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~5               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~5               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~6               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~6               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~7               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~7               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~8               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~8               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0  ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0  ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~9               ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~9               ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~10              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~10              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~12              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~12              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~13              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~13              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~14              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~14              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~15              ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|_~15              ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1  ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1  ; out0             ;
; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]    ; |time|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]    ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 23 17:59:24 2020
Info: Command: quartus_sim --simulation_results_format=VWF time -c time
Info (324025): Using vector source file "F:/DQ/traffic design/time/time test.vwf"
Warning (328012): Can't find signal in vector source file for input pin "|time|RST"
Warning (328012): Can't find signal in vector source file for input pin "|time|EN"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      19.11 %
Info (328052): Number of transitions in simulation is 1717
Info (324045): Vector file time.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 231 megabytes
    Info: Processing ended: Mon Nov 23 17:59:28 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


