

================================================================
== Vivado HLS Report for 'disparityMap'
================================================================
* Date:           Sat Aug  1 16:46:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.379|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols_V)"   --->   Operation 10 'read' 'cols_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows_V)"   --->   Operation 11 'read' 'rows_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fx1_loc_c = alloca float, align 4"   --->   Operation 12 'alloca' 'fx1_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cx1_loc_c = alloca float, align 4"   --->   Operation 13 'alloca' 'cx1_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fy1_loc_c = alloca float, align 4"   --->   Operation 14 'alloca' 'fy1_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cy1_loc_c = alloca float, align 4"   --->   Operation 15 'alloca' 'cy1_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fx2_loc_c = alloca float, align 4"   --->   Operation 16 'alloca' 'fx2_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cx2_loc_c = alloca float, align 4"   --->   Operation 17 'alloca' 'cx2_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%fy2_loc_c = alloca float, align 4"   --->   Operation 18 'alloca' 'fy2_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cy2_loc_c = alloca float, align 4"   --->   Operation 19 'alloca' 'cy2_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_0_0_s = alloca float, align 4"   --->   Operation 20 'alloca' 'PAR_L_RINV_val_0_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_0_1_s = alloca float, align 4"   --->   Operation 21 'alloca' 'PAR_L_RINV_val_0_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_0_2_s = alloca float, align 4"   --->   Operation 22 'alloca' 'PAR_L_RINV_val_0_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_1_0_s = alloca float, align 4"   --->   Operation 23 'alloca' 'PAR_L_RINV_val_1_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_1_1_s = alloca float, align 4"   --->   Operation 24 'alloca' 'PAR_L_RINV_val_1_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_1_2_s = alloca float, align 4"   --->   Operation 25 'alloca' 'PAR_L_RINV_val_1_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_2_0_s = alloca float, align 4"   --->   Operation 26 'alloca' 'PAR_L_RINV_val_2_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_2_1_s = alloca float, align 4"   --->   Operation 27 'alloca' 'PAR_L_RINV_val_2_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%PAR_L_RINV_val_2_2_s = alloca float, align 4"   --->   Operation 28 'alloca' 'PAR_L_RINV_val_2_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_0_0_s = alloca float, align 4"   --->   Operation 29 'alloca' 'PAR_R_RINV_val_0_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_0_1_s = alloca float, align 4"   --->   Operation 30 'alloca' 'PAR_R_RINV_val_0_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_0_2_s = alloca float, align 4"   --->   Operation 31 'alloca' 'PAR_R_RINV_val_0_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_1_0_s = alloca float, align 4"   --->   Operation 32 'alloca' 'PAR_R_RINV_val_1_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_1_1_s = alloca float, align 4"   --->   Operation 33 'alloca' 'PAR_R_RINV_val_1_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_1_2_s = alloca float, align 4"   --->   Operation 34 'alloca' 'PAR_R_RINV_val_1_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_2_0_s = alloca float, align 4"   --->   Operation 35 'alloca' 'PAR_R_RINV_val_2_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_2_1_s = alloca float, align 4"   --->   Operation 36 'alloca' 'PAR_R_RINV_val_2_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%PAR_R_RINV_val_2_2_s = alloca float, align 4"   --->   Operation 37 'alloca' 'PAR_R_RINV_val_2_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%packets_loc_c = alloca i32, align 4"   --->   Operation 38 'alloca' 'packets_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dMap_data_stream_0_s = alloca i8, align 1" [stereo_2020/disparity_map.cpp:37]   --->   Operation 39 'alloca' 'dMap_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%leftImage_in_V = alloca [97200 x i8], align 1" [stereo_2020/disparity_map.cpp:39]   --->   Operation 40 'alloca' 'leftImage_in_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rightImage_in_V = alloca [97200 x i8], align 1" [stereo_2020/disparity_map.cpp:40]   --->   Operation 41 'alloca' 'rightImage_in_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 42 [2/2] (8.51ns)   --->   "%call_ret = call fastcc { i32, i63 } @Block_arrayctor.loop(i32 %cols_V_read, i32 %rows_V_read, i32* %packets_loc_c)"   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 8.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(float* %PAR_R_RINV_val_2_2_s, float* %PAR_R_RINV_val_2_1_s, float* %PAR_R_RINV_val_2_0_s, float* %PAR_R_RINV_val_1_2_s, float* %PAR_R_RINV_val_1_1_s, float* %PAR_R_RINV_val_1_0_s, float* %PAR_R_RINV_val_0_2_s, float* %PAR_R_RINV_val_0_1_s, float* %PAR_R_RINV_val_0_0_s, float* %PAR_L_RINV_val_2_2_s, float* %PAR_L_RINV_val_2_1_s, float* %PAR_L_RINV_val_2_0_s, float* %PAR_L_RINV_val_1_2_s, float* %PAR_L_RINV_val_1_1_s, float* %PAR_L_RINV_val_1_0_s, float* %PAR_L_RINV_val_0_2_s, float* %PAR_L_RINV_val_0_1_s, float* %PAR_L_RINV_val_0_0_s, float* %cy2_loc_c, float* %fy2_loc_c, float* %cx2_loc_c, float* %fx2_loc_c, float* %cy1_loc_c, float* %fy1_loc_c, float* %cx1_loc_c, float* %fx1_loc_c)"   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i63 } @Block_arrayctor.loop(i32 %cols_V_read, i32 %rows_V_read, i32* %packets_loc_c)"   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%col_packets_loc_chan = extractvalue { i32, i63 } %call_ret, 0"   --->   Operation 45 'extractvalue' 'col_packets_loc_chan' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast_loc_channel = extractvalue { i32, i63 } %call_ret, 1"   --->   Operation 46 'extractvalue' 'tmp_cast_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @Loop_disparityMap_la(i32 %rows_V_read, i32* %INPUT_data_V, i32 %col_packets_loc_chan, i63 %tmp_cast_loc_channel, [97200 x i8]* %leftImage_in_V, [97200 x i8]* %rightImage_in_V)"   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(float* %PAR_R_RINV_val_2_2_s, float* %PAR_R_RINV_val_2_1_s, float* %PAR_R_RINV_val_2_0_s, float* %PAR_R_RINV_val_1_2_s, float* %PAR_R_RINV_val_1_1_s, float* %PAR_R_RINV_val_1_0_s, float* %PAR_R_RINV_val_0_2_s, float* %PAR_R_RINV_val_0_1_s, float* %PAR_R_RINV_val_0_0_s, float* %PAR_L_RINV_val_2_2_s, float* %PAR_L_RINV_val_2_1_s, float* %PAR_L_RINV_val_2_0_s, float* %PAR_L_RINV_val_1_2_s, float* %PAR_L_RINV_val_1_1_s, float* %PAR_L_RINV_val_1_0_s, float* %PAR_L_RINV_val_0_2_s, float* %PAR_L_RINV_val_0_1_s, float* %PAR_L_RINV_val_0_0_s, float* %cy2_loc_c, float* %fy2_loc_c, float* %cx2_loc_c, float* %fx2_loc_c, float* %cy1_loc_c, float* %fy1_loc_c, float* %cx1_loc_c, float* %fx1_loc_c)"   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @Loop_disparityMap_la(i32 %rows_V_read, i32* %INPUT_data_V, i32 %col_packets_loc_chan, i63 %tmp_cast_loc_channel, [97200 x i8]* %leftImage_in_V, [97200 x i8]* %rightImage_in_V)"   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 50 [2/2] (6.28ns)   --->   "call fastcc void @Loop_Loop_Row_proc(float* %fx1_loc_c, float* %fx2_loc_c, float* %fy1_loc_c, float* %fy2_loc_c, float* %cx1_loc_c, float* %cx2_loc_c, float* %cy1_loc_c, float* %cy2_loc_c, i32 %rows_V_read, i32 %cols_V_read, i8* %dMap_data_stream_0_s, float* %PAR_L_RINV_val_0_0_s, float* %PAR_L_RINV_val_0_1_s, float* %PAR_L_RINV_val_0_2_s, float* %PAR_L_RINV_val_1_0_s, float* %PAR_L_RINV_val_1_1_s, float* %PAR_L_RINV_val_1_2_s, float* %PAR_L_RINV_val_2_0_s, float* %PAR_L_RINV_val_2_1_s, float* %PAR_L_RINV_val_2_2_s, float* %PAR_R_RINV_val_0_0_s, float* %PAR_R_RINV_val_0_1_s, float* %PAR_R_RINV_val_0_2_s, float* %PAR_R_RINV_val_1_0_s, float* %PAR_R_RINV_val_1_1_s, float* %PAR_R_RINV_val_1_2_s, float* %PAR_R_RINV_val_2_0_s, float* %PAR_R_RINV_val_2_1_s, float* %PAR_R_RINV_val_2_2_s, [97200 x i8]* %leftImage_in_V, [97200 x i8]* %rightImage_in_V)"   --->   Operation 50 'call' <Predicate = true> <Delay = 6.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Loop_Row_proc(float* %fx1_loc_c, float* %fx2_loc_c, float* %fy1_loc_c, float* %fy2_loc_c, float* %cx1_loc_c, float* %cx2_loc_c, float* %cy1_loc_c, float* %cy2_loc_c, i32 %rows_V_read, i32 %cols_V_read, i8* %dMap_data_stream_0_s, float* %PAR_L_RINV_val_0_0_s, float* %PAR_L_RINV_val_0_1_s, float* %PAR_L_RINV_val_0_2_s, float* %PAR_L_RINV_val_1_0_s, float* %PAR_L_RINV_val_1_1_s, float* %PAR_L_RINV_val_1_2_s, float* %PAR_L_RINV_val_2_0_s, float* %PAR_L_RINV_val_2_1_s, float* %PAR_L_RINV_val_2_2_s, float* %PAR_R_RINV_val_0_0_s, float* %PAR_R_RINV_val_0_1_s, float* %PAR_R_RINV_val_0_2_s, float* %PAR_R_RINV_val_1_0_s, float* %PAR_R_RINV_val_1_1_s, float* %PAR_R_RINV_val_1_2_s, float* %PAR_R_RINV_val_2_0_s, float* %PAR_R_RINV_val_2_1_s, float* %PAR_R_RINV_val_2_2_s, [97200 x i8]* %leftImage_in_V, [97200 x i8]* %rightImage_in_V)"   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 52 [2/2] (8.51ns)   --->   "call fastcc void @Loop_4_proc(i32* nocapture %packets_loc_c, i32 %cols_V_read, i32 %rows_V_read, i32* %OUTPUT_data_V, i8* %dMap_data_stream_0_s, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V)"   --->   Operation 52 'call' <Predicate = true> <Delay = 8.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @Loop_4_proc(i32* nocapture %packets_loc_c, i32 %cols_V_read, i32 %rows_V_read, i32* %OUTPUT_data_V, i8* %dMap_data_stream_0_s, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V)"   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:43]   --->   Operation 54 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_data_V), !map !186"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_user_V), !map !190"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_last_V), !map !194"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_data_V), !map !198"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_user_V), !map !202"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_last_V), !map !206"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows_V), !map !210"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols_V), !map !216"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @disparityMap_str) nounwind"   --->   Operation 63 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @dMap_OC_data_stream_s, i32 1, [1 x i8]* @p_str118, [1 x i8]* @p_str118, i32 2, i32 2, i8* %dMap_data_stream_0_s, i8* %dMap_data_stream_0_s)"   --->   Operation 64 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dMap_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_data_V, i1* %INPUT_user_V, i1* %INPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:25]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:26]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str7, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:28]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str9, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:29]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [1 x i8]* @p_str3, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:30]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:32]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:33]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @packets_OC_loc_c_str, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 4, i32 0, i32* %packets_loc_c, i32* %packets_loc_c)"   --->   Operation 73 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %packets_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC, i32 1, [1 x i8]* @p_str270, [1 x i8]* @p_str270, i32 3, i32 0, float* %PAR_R_RINV_val_2_2_s, float* %PAR_R_RINV_val_2_2_s)"   --->   Operation 75 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str271, i32 0, i32 0, [1 x i8]* @p_str272, [1 x i8]* @p_str273, [1 x i8]* @p_str274, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str275, [1 x i8]* @p_str276)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_1, i32 1, [1 x i8]* @p_str277, [1 x i8]* @p_str277, i32 3, i32 0, float* %PAR_R_RINV_val_2_1_s, float* %PAR_R_RINV_val_2_1_s)"   --->   Operation 77 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str278, i32 0, i32 0, [1 x i8]* @p_str279, [1 x i8]* @p_str280, [1 x i8]* @p_str281, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str282, [1 x i8]* @p_str283)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_2, i32 1, [1 x i8]* @p_str284, [1 x i8]* @p_str284, i32 3, i32 0, float* %PAR_R_RINV_val_2_0_s, float* %PAR_R_RINV_val_2_0_s)"   --->   Operation 79 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str285, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str287, [1 x i8]* @p_str288, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str289, [1 x i8]* @p_str290)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_3, i32 1, [1 x i8]* @p_str291, [1 x i8]* @p_str291, i32 3, i32 0, float* %PAR_R_RINV_val_1_2_s, float* %PAR_R_RINV_val_1_2_s)"   --->   Operation 81 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str292, i32 0, i32 0, [1 x i8]* @p_str293, [1 x i8]* @p_str294, [1 x i8]* @p_str295, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str296, [1 x i8]* @p_str297)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_4, i32 1, [1 x i8]* @p_str298, [1 x i8]* @p_str298, i32 3, i32 0, float* %PAR_R_RINV_val_1_1_s, float* %PAR_R_RINV_val_1_1_s)"   --->   Operation 83 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str299, i32 0, i32 0, [1 x i8]* @p_str300, [1 x i8]* @p_str301, [1 x i8]* @p_str302, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str303, [1 x i8]* @p_str304)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_5, i32 1, [1 x i8]* @p_str305, [1 x i8]* @p_str305, i32 3, i32 0, float* %PAR_R_RINV_val_1_0_s, float* %PAR_R_RINV_val_1_0_s)"   --->   Operation 85 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str306, i32 0, i32 0, [1 x i8]* @p_str307, [1 x i8]* @p_str308, [1 x i8]* @p_str309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str310, [1 x i8]* @p_str311)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_6, i32 1, [1 x i8]* @p_str312, [1 x i8]* @p_str312, i32 3, i32 0, float* %PAR_R_RINV_val_0_2_s, float* %PAR_R_RINV_val_0_2_s)"   --->   Operation 87 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str313, i32 0, i32 0, [1 x i8]* @p_str314, [1 x i8]* @p_str315, [1 x i8]* @p_str316, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str317, [1 x i8]* @p_str318)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_7, i32 1, [1 x i8]* @p_str319, [1 x i8]* @p_str319, i32 3, i32 0, float* %PAR_R_RINV_val_0_1_s, float* %PAR_R_RINV_val_0_1_s)"   --->   Operation 89 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str320, i32 0, i32 0, [1 x i8]* @p_str321, [1 x i8]* @p_str322, [1 x i8]* @p_str323, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str324, [1 x i8]* @p_str325)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_R_RINV_OC_val_OC_8, i32 1, [1 x i8]* @p_str326, [1 x i8]* @p_str326, i32 3, i32 0, float* %PAR_R_RINV_val_0_0_s, float* %PAR_R_RINV_val_0_0_s)"   --->   Operation 91 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str327, i32 0, i32 0, [1 x i8]* @p_str328, [1 x i8]* @p_str329, [1 x i8]* @p_str330, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str331, [1 x i8]* @p_str332)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC, i32 1, [1 x i8]* @p_str333, [1 x i8]* @p_str333, i32 3, i32 0, float* %PAR_L_RINV_val_2_2_s, float* %PAR_L_RINV_val_2_2_s)"   --->   Operation 93 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str334, i32 0, i32 0, [1 x i8]* @p_str335, [1 x i8]* @p_str336, [1 x i8]* @p_str337, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str338, [1 x i8]* @p_str339)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_1, i32 1, [1 x i8]* @p_str340, [1 x i8]* @p_str340, i32 3, i32 0, float* %PAR_L_RINV_val_2_1_s, float* %PAR_L_RINV_val_2_1_s)"   --->   Operation 95 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str341, i32 0, i32 0, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str345, [1 x i8]* @p_str346)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_2, i32 1, [1 x i8]* @p_str347, [1 x i8]* @p_str347, i32 3, i32 0, float* %PAR_L_RINV_val_2_0_s, float* %PAR_L_RINV_val_2_0_s)"   --->   Operation 97 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_3, i32 1, [1 x i8]* @p_str354, [1 x i8]* @p_str354, i32 3, i32 0, float* %PAR_L_RINV_val_1_2_s, float* %PAR_L_RINV_val_1_2_s)"   --->   Operation 99 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_4, i32 1, [1 x i8]* @p_str361, [1 x i8]* @p_str361, i32 3, i32 0, float* %PAR_L_RINV_val_1_1_s, float* %PAR_L_RINV_val_1_1_s)"   --->   Operation 101 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_5, i32 1, [1 x i8]* @p_str368, [1 x i8]* @p_str368, i32 3, i32 0, float* %PAR_L_RINV_val_1_0_s, float* %PAR_L_RINV_val_1_0_s)"   --->   Operation 103 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str369, i32 0, i32 0, [1 x i8]* @p_str370, [1 x i8]* @p_str371, [1 x i8]* @p_str372, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str373, [1 x i8]* @p_str374)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_6, i32 1, [1 x i8]* @p_str375, [1 x i8]* @p_str375, i32 3, i32 0, float* %PAR_L_RINV_val_0_2_s, float* %PAR_L_RINV_val_0_2_s)"   --->   Operation 105 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str376, i32 0, i32 0, [1 x i8]* @p_str377, [1 x i8]* @p_str378, [1 x i8]* @p_str379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str380, [1 x i8]* @p_str381)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_7, i32 1, [1 x i8]* @p_str382, [1 x i8]* @p_str382, i32 3, i32 0, float* %PAR_L_RINV_val_0_1_s, float* %PAR_L_RINV_val_0_1_s)"   --->   Operation 107 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str383, i32 0, i32 0, [1 x i8]* @p_str384, [1 x i8]* @p_str385, [1 x i8]* @p_str386, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str387, [1 x i8]* @p_str388)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @PAR_L_RINV_OC_val_OC_8, i32 1, [1 x i8]* @p_str389, [1 x i8]* @p_str389, i32 3, i32 0, float* %PAR_L_RINV_val_0_0_s, float* %PAR_L_RINV_val_0_0_s)"   --->   Operation 109 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str390, i32 0, i32 0, [1 x i8]* @p_str391, [1 x i8]* @p_str392, [1 x i8]* @p_str393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str394, [1 x i8]* @p_str395)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cy2_OC_loc_c_str, i32 1, [1 x i8]* @p_str396, [1 x i8]* @p_str396, i32 3, i32 0, float* %cy2_loc_c, float* %cy2_loc_c)"   --->   Operation 111 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cy2_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str397, i32 0, i32 0, [1 x i8]* @p_str398, [1 x i8]* @p_str399, [1 x i8]* @p_str400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str401, [1 x i8]* @p_str402)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @fy2_OC_loc_c_str, i32 1, [1 x i8]* @p_str403, [1 x i8]* @p_str403, i32 3, i32 0, float* %fy2_loc_c, float* %fy2_loc_c)"   --->   Operation 113 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fy2_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str404, i32 0, i32 0, [1 x i8]* @p_str405, [1 x i8]* @p_str406, [1 x i8]* @p_str407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str408, [1 x i8]* @p_str409)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cx2_OC_loc_c_str, i32 1, [1 x i8]* @p_str410, [1 x i8]* @p_str410, i32 3, i32 0, float* %cx2_loc_c, float* %cx2_loc_c)"   --->   Operation 115 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cx2_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str411, i32 0, i32 0, [1 x i8]* @p_str412, [1 x i8]* @p_str413, [1 x i8]* @p_str414, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str415, [1 x i8]* @p_str416)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @fx2_OC_loc_c_str, i32 1, [1 x i8]* @p_str417, [1 x i8]* @p_str417, i32 3, i32 0, float* %fx2_loc_c, float* %fx2_loc_c)"   --->   Operation 117 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fx2_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str419, [1 x i8]* @p_str420, [1 x i8]* @p_str421, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str422, [1 x i8]* @p_str423)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cy1_OC_loc_c_str, i32 1, [1 x i8]* @p_str424, [1 x i8]* @p_str424, i32 3, i32 0, float* %cy1_loc_c, float* %cy1_loc_c)"   --->   Operation 119 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cy1_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str426, [1 x i8]* @p_str427, [1 x i8]* @p_str428, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str429, [1 x i8]* @p_str430)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @fy1_OC_loc_c_str, i32 1, [1 x i8]* @p_str431, [1 x i8]* @p_str431, i32 3, i32 0, float* %fy1_loc_c, float* %fy1_loc_c)"   --->   Operation 121 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fy1_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str432, i32 0, i32 0, [1 x i8]* @p_str433, [1 x i8]* @p_str434, [1 x i8]* @p_str435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str436, [1 x i8]* @p_str437)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cx1_OC_loc_c_str, i32 1, [1 x i8]* @p_str438, [1 x i8]* @p_str438, i32 3, i32 0, float* %cx1_loc_c, float* %cx1_loc_c)"   --->   Operation 123 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cx1_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str439, i32 0, i32 0, [1 x i8]* @p_str440, [1 x i8]* @p_str441, [1 x i8]* @p_str442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str443, [1 x i8]* @p_str444)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @fx1_OC_loc_c_str, i32 1, [1 x i8]* @p_str445, [1 x i8]* @p_str445, i32 3, i32 0, float* %fx1_loc_c, float* %fx1_loc_c)"   --->   Operation 125 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fx1_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str446, i32 0, i32 0, [1 x i8]* @p_str447, [1 x i8]* @p_str448, [1 x i8]* @p_str449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str450, [1 x i8]* @p_str451)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [stereo_2020/disparity_map.cpp:236]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'cols_V' [46]  (1 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'Block_arrayctor.loop' [99]  (8.51 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.28ns
The critical path consists of the following:
	'call' operation to 'Loop_Loop_Row_proc' [156]  (6.28 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 8.51ns
The critical path consists of the following:
	'call' operation to 'Loop_4_proc' [157]  (8.51 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
