Start time: 15:24:53 on Feb 27,2025
qverilog bins.sv 
-- Compiling module tb
** Warning: bins.sv(14): (qverilog-2244) Variable 'cg_inst' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.

Top level modules:
	tb
# vsim tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# run -all
# [10] mode = 0x4
# [20] mode = 0x1
# [30] mode = 0x1
# [40] mode = 0x3
# [50] mode = 0x5
# Coverage = 66.67 %
#  quit -f
# End time: 15:24:54 on Feb 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
