#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 30 09:15:57 2020
# Process ID: 12600
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29064
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hdl_projects/display_port/display_port.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets v_gamma_lut_0_m_axis_video]
disconnect_bd_intf_net [get_bd_intf_net v_demosaic_0_m_axis_video] [get_bd_intf_pins v_gamma_lut_0/s_axis_video]
connect_bd_intf_net [get_bd_intf_pins v_demosaic_0/m_axis_video] [get_bd_intf_pins pixel_pack_0/stream_in_24]
save_bd_design
reset_run synth_1
reset_run design_1_v_gamma_lut_0_0_synth_1
reset_run design_1_v_demosaic_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_nets v_gamma_lut_0_interrupt] [get_bd_cells v_gamma_lut_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets v_demosaic_0_m_axis_video]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_gamma_lut:1.0 v_gamma_lut_0
endgroup
set_property location {6 1630 611} [get_bd_cells v_gamma_lut_0]
connect_bd_intf_net [get_bd_intf_pins v_gamma_lut_0/m_axis_video] [get_bd_intf_pins pixel_pack_0/stream_in_24]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins v_gamma_lut_0/interrupt]
connect_bd_intf_net [get_bd_intf_pins v_gamma_lut_0/s_axis_video] [get_bd_intf_pins v_demosaic_0/m_axis_video]
connect_bd_net [get_bd_pins v_gamma_lut_0/ap_clk] [get_bd_pins clk_wiz_1/clk_out2]
connect_bd_net [get_bd_pins v_gamma_lut_0/ap_rst_n] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out2 (150 MHz)} Clk_slave {/clk_wiz_1/clk_out2 (150 MHz)} Clk_xbar {/clk_wiz_1/clk_out2 (150 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/v_gamma_lut_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_gamma_lut_0/s_axi_CTRL]
endgroup
startgroup
set_property -dict [list CONFIG.MAX_COLS {2048} CONFIG.MAX_ROWS {1024}] [get_bd_cells v_gamma_lut_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets v_gamma_lut_0_m_axis_video]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_2
endgroup
set_property location {5 1604 359} [get_bd_cells axis_subset_converter_2]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_2/M_AXIS] [get_bd_intf_pins pixel_pack_0/stream_in_24]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_2/S_AXIS] [get_bd_intf_pins v_gamma_lut_0/m_axis_video]
connect_bd_net [get_bd_pins axis_subset_converter_2/aclk] [get_bd_pins clk_wiz_1/clk_out2]
connect_bd_net [get_bd_pins axis_subset_converter_2/aresetn] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets v_gamma_lut_0_interrupt] [get_bd_intf_nets v_demosaic_0_m_axis_video] [get_bd_intf_nets v_gamma_lut_0_m_axis_video] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells v_gamma_lut_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_2/S_AXIS] [get_bd_intf_pins v_demosaic_0/m_axis_video]
startgroup
set_property -dict [list CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]}] [get_bd_cells axis_subset_converter_2]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
archive_project C:/hdl_projects/display_port_pynq_overlay.xpr.zip -temp_dir C:/temp -force -exclude_run_results -include_local_ip_cache
