$date
	Fri Jan 03 11:01:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module T_Flip_Flop_tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module I1 $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
x"
0!
$end
#1
1"
0$
0#
#2
1!
1#
#3
0"
0#
#4
0!
1"
1#
#5
0#
#6
1!
1#
#7
0#
#8
0!
1#
#9
0#
#10
1#
0"
