// Seed: 3313490646
module module_0 (
    id_1
);
  input wire id_1;
  always @(id_1 or posedge 1'h0 && 1'd0 && id_1) begin
    id_2 = id_2++;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  supply1 id_3 = 1;
  assign id_3 = 1'b0;
  supply0 id_4;
  assign id_2 = 1 << id_2;
  wor  id_5;
  wire id_6 = id_4;
  wand id_7 = id_6 + (id_5);
  wire id_8;
  wire id_9;
  id_10 :
  assert property (@(posedge id_6) (1))
  else $display;
  wire id_11;
  module_0(
      id_2
  );
endmodule
