// Seed: 3528885045
module module_0 (
    input tri id_0
    , id_10,
    input tri id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output uwire id_8
);
  wire id_11;
  wire id_12;
  assign id_10 = 1'b0 ? id_0 : 1 ? 1 : id_0;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output logic id_3,
    input tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input tri0 id_12,
    input supply1 id_13
);
  id_15(
      .id_0(id_5),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_6),
      .id_4(1 - id_12),
      .id_5((1 == 1 || id_6)),
      .id_6(id_0),
      .id_7(id_2),
      .id_8(1),
      .id_9(id_12),
      .id_10(0 < 1'b0)
  ); module_0(
      id_8, id_11, id_0, id_4, id_1, id_4, id_7, id_4, id_1
  );
  always_latch @(posedge 1 or 1 + ~(id_7)) id_3 <= 1;
endmodule
