# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:46 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 11:16:46 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:46 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 11:16:46 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:46 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:16:46 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:46 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 11:16:46 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/and32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:46 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/and32.v 
# -- Compiling module and32
# 
# Top level modules:
# 	and32
# End time: 11:16:46 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/or32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:46 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/or32.v 
# -- Compiling module or32
# 
# Top level modules:
# 	or32
# End time: 11:16:46 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/not32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:46 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/not32.v 
# -- Compiling module not32
# 
# Top level modules:
# 	not32
# End time: 11:16:46 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/add32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/add32.v 
# -- Compiling module cla_4bit_adder
# -- Compiling module cla_16bit_adder
# -- Compiling module add32
# 
# Top level modules:
# 	add32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/mul32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/mul32.v 
# -- Compiling module mul32
# 
# Top level modules:
# 	mul32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/neg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/neg.v 
# -- Compiling module neg
# 
# Top level modules:
# 	neg
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/div32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/div32.v 
# -- Compiling module div32
# 
# Top level modules:
# 	div32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/rol32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/rol32.v 
# -- Compiling module rol32
# 
# Top level modules:
# 	rol32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/ror32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/ror32.v 
# -- Compiling module ror32
# 
# Top level modules:
# 	ror32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/shl32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/shl32.v 
# -- Compiling module shl32
# 
# Top level modules:
# 	shl32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/shr32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/shr32.v 
# -- Compiling module shr32
# 
# Top level modules:
# 	shr32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/shra32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/shra32.v 
# -- Compiling module shra32
# 
# Top level modules:
# 	shra32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/sub32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/sub32.v 
# -- Compiling module sub32
# 
# Top level modules:
# 	sub32
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20js32/CPU_Project {C:/Users/20js32/CPU_Project/DataPath_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:47 on Feb 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20js32/CPU_Project" C:/Users/20js32/CPU_Project/DataPath_tb.v 
# -- Compiling module DataPath_tb
# 
# Top level modules:
# 	DataPath_tb
# End time: 11:16:47 on Feb 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  DataPath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" DataPath_tb 
# Start time: 11:16:47 on Feb 13,2025
# Loading work.DataPath_tb
# Loading work.DataPath
# Loading work.register
# Loading work.mux2to1
# Loading work.ALU
# Loading work.add32
# Loading work.cla_16bit_adder
# Loading work.cla_4bit_adder
# Loading work.sub32
# Loading work.mul32
# Loading work.div32
# Loading work.and32
# Loading work.or32
# Loading work.ror32
# Loading work.rol32
# Loading work.shr32
# Loading work.shra32
# Loading work.shl32
# Loading work.neg
# Loading work.not32
# Loading work.Bus
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(89): [PCDPC] - Port size (32) does not match connection size (1) for port 'RegisterOutput'. The port definition is at: C:/Users/20js32/CPU_Project/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/MAR File: C:/Users/20js32/CPU_Project/register.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/ror32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/ror_32 File: C:/Users/20js32/CPU_Project/ror32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/rol32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/rol_32 File: C:/Users/20js32/CPU_Project/rol32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(27): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shr32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shr_32 File: C:/Users/20js32/CPU_Project/shr32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(28): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shra32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shra_32 File: C:/Users/20js32/CPU_Project/shra32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(29): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shl32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shl_32 File: C:/Users/20js32/CPU_Project/shl32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(102): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxIn_InPort'. The port definition is at: C:/Users/20js32/CPU_Project/Bus.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/bus File: C:/Users/20js32/CPU_Project/Bus.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 20js32  Hostname: WLH214-03  ProcessID: 4188
#           Attempting to use alternate WLF file "./wlftw298yb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw298yb
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/20js32/CPU_Project/DataPath_tb.v(187)
#    Time: 500 ns  Iteration: 0  Instance: /DataPath_tb
# 1
# Break in Module DataPath_tb at C:/Users/20js32/CPU_Project/DataPath_tb.v line 187
do div_tb.do
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(89): [PCDPC] - Port size (32) does not match connection size (1) for port 'RegisterOutput'. The port definition is at: C:/Users/20js32/CPU_Project/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/MAR File: C:/Users/20js32/CPU_Project/register.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/ror32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/ror_32 File: C:/Users/20js32/CPU_Project/ror32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/rol32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/rol_32 File: C:/Users/20js32/CPU_Project/rol32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(27): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shr32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shr_32 File: C:/Users/20js32/CPU_Project/shr32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(28): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shra32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shra_32 File: C:/Users/20js32/CPU_Project/shra32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(29): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shl32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shl_32 File: C:/Users/20js32/CPU_Project/shl32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(102): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxIn_InPort'. The port definition is at: C:/Users/20js32/CPU_Project/Bus.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/bus File: C:/Users/20js32/CPU_Project/Bus.v
restart
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(89): [PCDPC] - Port size (32) does not match connection size (1) for port 'RegisterOutput'. The port definition is at: C:/Users/20js32/CPU_Project/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/MAR File: C:/Users/20js32/CPU_Project/register.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/ror32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/ror_32 File: C:/Users/20js32/CPU_Project/ror32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/rol32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/rol_32 File: C:/Users/20js32/CPU_Project/rol32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(27): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shr32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shr_32 File: C:/Users/20js32/CPU_Project/shr32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(28): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shra32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shra_32 File: C:/Users/20js32/CPU_Project/shra32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(29): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shl32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shl_32 File: C:/Users/20js32/CPU_Project/shl32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(102): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxIn_InPort'. The port definition is at: C:/Users/20js32/CPU_Project/Bus.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/bus File: C:/Users/20js32/CPU_Project/Bus.v
do shr_tb.do
restart
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(89): [PCDPC] - Port size (32) does not match connection size (1) for port 'RegisterOutput'. The port definition is at: C:/Users/20js32/CPU_Project/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/MAR File: C:/Users/20js32/CPU_Project/register.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/ror32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/ror_32 File: C:/Users/20js32/CPU_Project/ror32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/rol32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/rol_32 File: C:/Users/20js32/CPU_Project/rol32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(27): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shr32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shr_32 File: C:/Users/20js32/CPU_Project/shr32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(28): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shra32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shra_32 File: C:/Users/20js32/CPU_Project/shra32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/ALU.v(29): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/20js32/CPU_Project/shl32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/alu/shl_32 File: C:/Users/20js32/CPU_Project/shl32.v
# ** Warning: (vsim-3015) C:/Users/20js32/CPU_Project/DataPath.v(102): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxIn_InPort'. The port definition is at: C:/Users/20js32/CPU_Project/Bus.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb/DUT/bus File: C:/Users/20js32/CPU_Project/Bus.v
run 450ns
# End time: 11:22:31 on Feb 13,2025, Elapsed time: 0:05:44
# Errors: 0, Warnings: 30
