INFO-FLOW: Workspace C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1 opened at Sun Jun 23 13:22:34 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.759 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.104 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.889 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Command   open_solution done; 1.026 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.193 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
Execute   source ./ALU_sys_HDL/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ALU_sys_HDL/solution1/directives.tcl
Execute     set_directive_top -name ALU_sys_HDL ALU_sys_HDL 
INFO: [HLS 200-1510] Running: set_directive_top -name ALU_sys_HDL ALU_sys_HDL 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 132.234 MB.
Execute       set_directive_top ALU_sys_HDL -name=ALU_sys_HDL 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'core.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling core.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang core.cpp -foptimization-record-file=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.cpp.clang.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/clang.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.388 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.645 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.872 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (core.cpp:222:13)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (core.cpp:225:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 core.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file core.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.clang.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.86 seconds; current allocated memory: 134.414 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/core.g.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.623 sec.
Execute       run_link_or_opt -opt -out C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ALU_sys_HDL -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ALU_sys_HDL -reflow-float-conversion -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.815 sec.
Execute       run_link_or_opt -out C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ALU_sys_HDL 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ALU_sys_HDL -mllvm -hls-db-dir -mllvm C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 636 Compile/Link C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 636 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 290 Unroll/Inline (step 1) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 261 Unroll/Inline (step 2) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 261 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 196 Unroll/Inline (step 3) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 196 Unroll/Inline (step 4) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Array/Struct (step 1) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Array/Struct (step 2) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Array/Struct (step 3) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Array/Struct (step 4) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Array/Struct (step 5) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Performance (step 1) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Performance (step 2) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Performance (step 3) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Performance (step 4) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 220 HW Transforms (step 1) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 332 HW Transforms (step 2) C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'load_data_and_op(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:185:3)
INFO: [HLS 214-178] Inlining function 'load_op(int volatile*, hls::stream<int, 0>&)' into 'operation(int volatile*, hls::stream<int, 0>&, int*)' (core.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'store_op(hls::stream<int, 0>&, int*)' into 'operation(int volatile*, hls::stream<int, 0>&, int*)' (core.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'load_data_a(int volatile*, hls::stream<int, 0>&)' into 'data_exe_wb(int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'load_data_b(int volatile*, hls::stream<int, 0>&)' into 'data_exe_wb(int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'execute(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&)' into 'data_exe_wb(int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'write_back(hls::stream<int, 0>&, int volatile*)' into 'data_exe_wb(int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'load_op(int volatile*, hls::stream<int, 0>&)' into 'op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'load_data_a(int volatile*, hls::stream<int, 0>&)' into 'op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'load_data_b(int volatile*, hls::stream<int, 0>&)' into 'op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'store_op(hls::stream<int, 0>&, int*)' into 'op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'execute(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&)' into 'op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'write_back(hls::stream<int, 0>&, int volatile*)' into 'op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*, hls::stream<int, 0>&, int volatile*)' (core.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'reset_FIFO_a(hls::stream<int, 0>&)' into 'reset(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (core.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'reset_FIFO_b(hls::stream<int, 0>&)' into 'reset(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (core.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'reset_ALU_operation(hls::stream<int, 0>&)' into 'reset(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (core.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'clear_RAM_op(int*)' into 'reset(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (core.cpp:44:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_FIFO_a> at core.cpp:10:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_FIFO_b> at core.cpp:19:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_ALU_op> at core.cpp:28:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_RAM_op> at core.cpp:37:17 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.526 seconds; current allocated memory: 136.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 136.973 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ALU_sys_HDL -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.0.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 142.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.1.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 144.387 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.g.1.bc to C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.o.1.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'ALU_sys_HDL' (core.cpp:191:1), detected/extracted 1 process function(s): 
	 'Block_entry1_proc'.
Command         transform done; 0.124 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 167.492 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.o.2.bc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.357 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 345.078 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.711 sec.
Command     elaborate done; 13.133 sec.
Execute     ap_eval exec zip -j C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.12 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ALU_sys_HDL' ...
Execute       ap_set_top_model ALU_sys_HDL 
Execute       get_model_list ALU_sys_HDL -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ALU_sys_HDL 
Execute       preproc_iomode -model Block_entry1_proc 
Execute       preproc_iomode -model reset 
Execute       preproc_iomode -model reset_Pipeline_clear_RAM_op 
Execute       preproc_iomode -model reset_Pipeline_clear_ALU_op 
Execute       preproc_iomode -model reset_Pipeline_clear_FIFO_b 
Execute       preproc_iomode -model reset_Pipeline_clear_FIFO_a 
Execute       preproc_iomode -model operation 
Execute       preproc_iomode -model operation_Pipeline_s_operation_data_op 
Execute       preproc_iomode -model operation_Pipeline_l_operation 
Execute       preproc_iomode -model data_exe_wb 
Execute       preproc_iomode -model data_exe_wb_Pipeline_write_back 
Execute       preproc_iomode -model data_exe_wb_Pipeline_exe 
Execute       preproc_iomode -model data_exe_wb_Pipeline_l_data_b 
Execute       preproc_iomode -model data_exe_wb_Pipeline_l_data_a 
Execute       preproc_iomode -model op_data_exe_wb 
Execute       preproc_iomode -model op_data_exe_wb_Pipeline_write_back 
Execute       preproc_iomode -model op_data_exe_wb_Pipeline_exe 
Execute       preproc_iomode -model op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       preproc_iomode -model op_data_exe_wb_Pipeline_l_data_b 
Execute       preproc_iomode -model op_data_exe_wb_Pipeline_l_data_a 
Execute       preproc_iomode -model op_data_exe_wb_Pipeline_l_operation 
Execute       get_model_list ALU_sys_HDL -filter all-wo-channel 
INFO-FLOW: Model list for configure: op_data_exe_wb_Pipeline_l_operation op_data_exe_wb_Pipeline_l_data_a op_data_exe_wb_Pipeline_l_data_b op_data_exe_wb_Pipeline_s_operation_data_op op_data_exe_wb_Pipeline_exe op_data_exe_wb_Pipeline_write_back op_data_exe_wb data_exe_wb_Pipeline_l_data_a data_exe_wb_Pipeline_l_data_b data_exe_wb_Pipeline_exe data_exe_wb_Pipeline_write_back data_exe_wb operation_Pipeline_l_operation operation_Pipeline_s_operation_data_op operation reset_Pipeline_clear_FIFO_a reset_Pipeline_clear_FIFO_b reset_Pipeline_clear_ALU_op reset_Pipeline_clear_RAM_op reset Block_entry1_proc ALU_sys_HDL
INFO-FLOW: Configuring Module : op_data_exe_wb_Pipeline_l_operation ...
Execute       set_default_model op_data_exe_wb_Pipeline_l_operation 
Execute       apply_spec_resource_limit op_data_exe_wb_Pipeline_l_operation 
INFO-FLOW: Configuring Module : op_data_exe_wb_Pipeline_l_data_a ...
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_a 
Execute       apply_spec_resource_limit op_data_exe_wb_Pipeline_l_data_a 
INFO-FLOW: Configuring Module : op_data_exe_wb_Pipeline_l_data_b ...
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_b 
Execute       apply_spec_resource_limit op_data_exe_wb_Pipeline_l_data_b 
INFO-FLOW: Configuring Module : op_data_exe_wb_Pipeline_s_operation_data_op ...
Execute       set_default_model op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       apply_spec_resource_limit op_data_exe_wb_Pipeline_s_operation_data_op 
INFO-FLOW: Configuring Module : op_data_exe_wb_Pipeline_exe ...
Execute       set_default_model op_data_exe_wb_Pipeline_exe 
Execute       apply_spec_resource_limit op_data_exe_wb_Pipeline_exe 
INFO-FLOW: Configuring Module : op_data_exe_wb_Pipeline_write_back ...
Execute       set_default_model op_data_exe_wb_Pipeline_write_back 
Execute       apply_spec_resource_limit op_data_exe_wb_Pipeline_write_back 
INFO-FLOW: Configuring Module : op_data_exe_wb ...
Execute       set_default_model op_data_exe_wb 
Execute       apply_spec_resource_limit op_data_exe_wb 
INFO-FLOW: Configuring Module : data_exe_wb_Pipeline_l_data_a ...
Execute       set_default_model data_exe_wb_Pipeline_l_data_a 
Execute       apply_spec_resource_limit data_exe_wb_Pipeline_l_data_a 
INFO-FLOW: Configuring Module : data_exe_wb_Pipeline_l_data_b ...
Execute       set_default_model data_exe_wb_Pipeline_l_data_b 
Execute       apply_spec_resource_limit data_exe_wb_Pipeline_l_data_b 
INFO-FLOW: Configuring Module : data_exe_wb_Pipeline_exe ...
Execute       set_default_model data_exe_wb_Pipeline_exe 
Execute       apply_spec_resource_limit data_exe_wb_Pipeline_exe 
INFO-FLOW: Configuring Module : data_exe_wb_Pipeline_write_back ...
Execute       set_default_model data_exe_wb_Pipeline_write_back 
Execute       apply_spec_resource_limit data_exe_wb_Pipeline_write_back 
INFO-FLOW: Configuring Module : data_exe_wb ...
Execute       set_default_model data_exe_wb 
Execute       apply_spec_resource_limit data_exe_wb 
INFO-FLOW: Configuring Module : operation_Pipeline_l_operation ...
Execute       set_default_model operation_Pipeline_l_operation 
Execute       apply_spec_resource_limit operation_Pipeline_l_operation 
INFO-FLOW: Configuring Module : operation_Pipeline_s_operation_data_op ...
Execute       set_default_model operation_Pipeline_s_operation_data_op 
Execute       apply_spec_resource_limit operation_Pipeline_s_operation_data_op 
INFO-FLOW: Configuring Module : operation ...
Execute       set_default_model operation 
Execute       apply_spec_resource_limit operation 
INFO-FLOW: Configuring Module : reset_Pipeline_clear_FIFO_a ...
Execute       set_default_model reset_Pipeline_clear_FIFO_a 
Execute       apply_spec_resource_limit reset_Pipeline_clear_FIFO_a 
INFO-FLOW: Configuring Module : reset_Pipeline_clear_FIFO_b ...
Execute       set_default_model reset_Pipeline_clear_FIFO_b 
Execute       apply_spec_resource_limit reset_Pipeline_clear_FIFO_b 
INFO-FLOW: Configuring Module : reset_Pipeline_clear_ALU_op ...
Execute       set_default_model reset_Pipeline_clear_ALU_op 
Execute       apply_spec_resource_limit reset_Pipeline_clear_ALU_op 
INFO-FLOW: Configuring Module : reset_Pipeline_clear_RAM_op ...
Execute       set_default_model reset_Pipeline_clear_RAM_op 
Execute       apply_spec_resource_limit reset_Pipeline_clear_RAM_op 
INFO-FLOW: Configuring Module : reset ...
Execute       set_default_model reset 
Execute       apply_spec_resource_limit reset 
INFO-FLOW: Configuring Module : Block_entry1_proc ...
Execute       set_default_model Block_entry1_proc 
Execute       apply_spec_resource_limit Block_entry1_proc 
INFO-FLOW: Configuring Module : ALU_sys_HDL ...
Execute       set_default_model ALU_sys_HDL 
Execute       apply_spec_resource_limit ALU_sys_HDL 
INFO-FLOW: Model list for preprocess: op_data_exe_wb_Pipeline_l_operation op_data_exe_wb_Pipeline_l_data_a op_data_exe_wb_Pipeline_l_data_b op_data_exe_wb_Pipeline_s_operation_data_op op_data_exe_wb_Pipeline_exe op_data_exe_wb_Pipeline_write_back op_data_exe_wb data_exe_wb_Pipeline_l_data_a data_exe_wb_Pipeline_l_data_b data_exe_wb_Pipeline_exe data_exe_wb_Pipeline_write_back data_exe_wb operation_Pipeline_l_operation operation_Pipeline_s_operation_data_op operation reset_Pipeline_clear_FIFO_a reset_Pipeline_clear_FIFO_b reset_Pipeline_clear_ALU_op reset_Pipeline_clear_RAM_op reset Block_entry1_proc ALU_sys_HDL
INFO-FLOW: Preprocessing Module: op_data_exe_wb_Pipeline_l_operation ...
Execute       set_default_model op_data_exe_wb_Pipeline_l_operation 
Execute       cdfg_preprocess -model op_data_exe_wb_Pipeline_l_operation 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_l_operation 
INFO-FLOW: Preprocessing Module: op_data_exe_wb_Pipeline_l_data_a ...
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_a 
Execute       cdfg_preprocess -model op_data_exe_wb_Pipeline_l_data_a 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_l_data_a 
INFO-FLOW: Preprocessing Module: op_data_exe_wb_Pipeline_l_data_b ...
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_b 
Execute       cdfg_preprocess -model op_data_exe_wb_Pipeline_l_data_b 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_l_data_b 
INFO-FLOW: Preprocessing Module: op_data_exe_wb_Pipeline_s_operation_data_op ...
Execute       set_default_model op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       cdfg_preprocess -model op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_s_operation_data_op 
INFO-FLOW: Preprocessing Module: op_data_exe_wb_Pipeline_exe ...
Execute       set_default_model op_data_exe_wb_Pipeline_exe 
Execute       cdfg_preprocess -model op_data_exe_wb_Pipeline_exe 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_exe 
INFO-FLOW: Preprocessing Module: op_data_exe_wb_Pipeline_write_back ...
Execute       set_default_model op_data_exe_wb_Pipeline_write_back 
Execute       cdfg_preprocess -model op_data_exe_wb_Pipeline_write_back 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_write_back 
INFO-FLOW: Preprocessing Module: op_data_exe_wb ...
Execute       set_default_model op_data_exe_wb 
Execute       cdfg_preprocess -model op_data_exe_wb 
Execute       rtl_gen_preprocess op_data_exe_wb 
INFO-FLOW: Preprocessing Module: data_exe_wb_Pipeline_l_data_a ...
Execute       set_default_model data_exe_wb_Pipeline_l_data_a 
Execute       cdfg_preprocess -model data_exe_wb_Pipeline_l_data_a 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_l_data_a 
INFO-FLOW: Preprocessing Module: data_exe_wb_Pipeline_l_data_b ...
Execute       set_default_model data_exe_wb_Pipeline_l_data_b 
Execute       cdfg_preprocess -model data_exe_wb_Pipeline_l_data_b 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_l_data_b 
INFO-FLOW: Preprocessing Module: data_exe_wb_Pipeline_exe ...
Execute       set_default_model data_exe_wb_Pipeline_exe 
Execute       cdfg_preprocess -model data_exe_wb_Pipeline_exe 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_exe 
INFO-FLOW: Preprocessing Module: data_exe_wb_Pipeline_write_back ...
Execute       set_default_model data_exe_wb_Pipeline_write_back 
Execute       cdfg_preprocess -model data_exe_wb_Pipeline_write_back 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_write_back 
INFO-FLOW: Preprocessing Module: data_exe_wb ...
Execute       set_default_model data_exe_wb 
Execute       cdfg_preprocess -model data_exe_wb 
Execute       rtl_gen_preprocess data_exe_wb 
INFO-FLOW: Preprocessing Module: operation_Pipeline_l_operation ...
Execute       set_default_model operation_Pipeline_l_operation 
Execute       cdfg_preprocess -model operation_Pipeline_l_operation 
Execute       rtl_gen_preprocess operation_Pipeline_l_operation 
INFO-FLOW: Preprocessing Module: operation_Pipeline_s_operation_data_op ...
Execute       set_default_model operation_Pipeline_s_operation_data_op 
Execute       cdfg_preprocess -model operation_Pipeline_s_operation_data_op 
Execute       rtl_gen_preprocess operation_Pipeline_s_operation_data_op 
INFO-FLOW: Preprocessing Module: operation ...
Execute       set_default_model operation 
Execute       cdfg_preprocess -model operation 
Execute       rtl_gen_preprocess operation 
INFO-FLOW: Preprocessing Module: reset_Pipeline_clear_FIFO_a ...
Execute       set_default_model reset_Pipeline_clear_FIFO_a 
Execute       cdfg_preprocess -model reset_Pipeline_clear_FIFO_a 
Execute       rtl_gen_preprocess reset_Pipeline_clear_FIFO_a 
INFO-FLOW: Preprocessing Module: reset_Pipeline_clear_FIFO_b ...
Execute       set_default_model reset_Pipeline_clear_FIFO_b 
Execute       cdfg_preprocess -model reset_Pipeline_clear_FIFO_b 
Execute       rtl_gen_preprocess reset_Pipeline_clear_FIFO_b 
INFO-FLOW: Preprocessing Module: reset_Pipeline_clear_ALU_op ...
Execute       set_default_model reset_Pipeline_clear_ALU_op 
Execute       cdfg_preprocess -model reset_Pipeline_clear_ALU_op 
Execute       rtl_gen_preprocess reset_Pipeline_clear_ALU_op 
INFO-FLOW: Preprocessing Module: reset_Pipeline_clear_RAM_op ...
Execute       set_default_model reset_Pipeline_clear_RAM_op 
Execute       cdfg_preprocess -model reset_Pipeline_clear_RAM_op 
Execute       rtl_gen_preprocess reset_Pipeline_clear_RAM_op 
INFO-FLOW: Preprocessing Module: reset ...
Execute       set_default_model reset 
Execute       cdfg_preprocess -model reset 
Execute       rtl_gen_preprocess reset 
INFO-FLOW: Preprocessing Module: Block_entry1_proc ...
Execute       set_default_model Block_entry1_proc 
Execute       cdfg_preprocess -model Block_entry1_proc 
Execute       rtl_gen_preprocess Block_entry1_proc 
INFO-FLOW: Preprocessing Module: ALU_sys_HDL ...
Execute       set_default_model ALU_sys_HDL 
Execute       cdfg_preprocess -model ALU_sys_HDL 
Execute       rtl_gen_preprocess ALU_sys_HDL 
INFO-FLOW: Model list for synthesis: op_data_exe_wb_Pipeline_l_operation op_data_exe_wb_Pipeline_l_data_a op_data_exe_wb_Pipeline_l_data_b op_data_exe_wb_Pipeline_s_operation_data_op op_data_exe_wb_Pipeline_exe op_data_exe_wb_Pipeline_write_back op_data_exe_wb data_exe_wb_Pipeline_l_data_a data_exe_wb_Pipeline_l_data_b data_exe_wb_Pipeline_exe data_exe_wb_Pipeline_write_back data_exe_wb operation_Pipeline_l_operation operation_Pipeline_s_operation_data_op operation reset_Pipeline_clear_FIFO_a reset_Pipeline_clear_FIFO_b reset_Pipeline_clear_ALU_op reset_Pipeline_clear_RAM_op reset Block_entry1_proc ALU_sys_HDL
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'op_data_exe_wb_Pipeline_l_operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model op_data_exe_wb_Pipeline_l_operation 
Execute       schedule -model op_data_exe_wb_Pipeline_l_operation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_operation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_operation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 349.531 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.sched.adb -f 
INFO-FLOW: Finish scheduling op_data_exe_wb_Pipeline_l_operation.
Execute       set_default_model op_data_exe_wb_Pipeline_l_operation 
Execute       bind -model op_data_exe_wb_Pipeline_l_operation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 350.855 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.bind.adb -f 
INFO-FLOW: Finish binding op_data_exe_wb_Pipeline_l_operation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'op_data_exe_wb_Pipeline_l_data_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_a 
Execute       schedule -model op_data_exe_wb_Pipeline_l_data_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 351.312 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.sched.adb -f 
INFO-FLOW: Finish scheduling op_data_exe_wb_Pipeline_l_data_a.
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_a 
Execute       bind -model op_data_exe_wb_Pipeline_l_data_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 351.480 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.bind.adb -f 
INFO-FLOW: Finish binding op_data_exe_wb_Pipeline_l_data_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'op_data_exe_wb_Pipeline_l_data_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_b 
Execute       schedule -model op_data_exe_wb_Pipeline_l_data_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 351.695 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.sched.adb -f 
INFO-FLOW: Finish scheduling op_data_exe_wb_Pipeline_l_data_b.
Execute       set_default_model op_data_exe_wb_Pipeline_l_data_b 
Execute       bind -model op_data_exe_wb_Pipeline_l_data_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 351.785 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.bind.adb -f 
INFO-FLOW: Finish binding op_data_exe_wb_Pipeline_l_data_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'op_data_exe_wb_Pipeline_s_operation_data_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       schedule -model op_data_exe_wb_Pipeline_s_operation_data_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 's_operation_data_op'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 's_operation_data_op'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 351.984 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.sched.adb -f 
INFO-FLOW: Finish scheduling op_data_exe_wb_Pipeline_s_operation_data_op.
Execute       set_default_model op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       bind -model op_data_exe_wb_Pipeline_s_operation_data_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 352.070 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.bind.adb -f 
INFO-FLOW: Finish binding op_data_exe_wb_Pipeline_s_operation_data_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'op_data_exe_wb_Pipeline_exe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model op_data_exe_wb_Pipeline_exe 
Execute       schedule -model op_data_exe_wb_Pipeline_exe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exe'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 39, loop 'exe'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 352.574 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.sched.adb -f 
INFO-FLOW: Finish scheduling op_data_exe_wb_Pipeline_exe.
Execute       set_default_model op_data_exe_wb_Pipeline_exe 
Execute       bind -model op_data_exe_wb_Pipeline_exe 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 352.922 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.bind.adb -f 
INFO-FLOW: Finish binding op_data_exe_wb_Pipeline_exe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'op_data_exe_wb_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model op_data_exe_wb_Pipeline_write_back 
Execute       schedule -model op_data_exe_wb_Pipeline_write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'write_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 353.289 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.sched.adb -f 
INFO-FLOW: Finish scheduling op_data_exe_wb_Pipeline_write_back.
Execute       set_default_model op_data_exe_wb_Pipeline_write_back 
Execute       bind -model op_data_exe_wb_Pipeline_write_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 353.414 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.bind.adb -f 
INFO-FLOW: Finish binding op_data_exe_wb_Pipeline_write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'op_data_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model op_data_exe_wb 
Execute       schedule -model op_data_exe_wb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 353.766 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.sched.adb -f 
INFO-FLOW: Finish scheduling op_data_exe_wb.
Execute       set_default_model op_data_exe_wb 
Execute       bind -model op_data_exe_wb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 354.016 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.bind.adb -f 
INFO-FLOW: Finish binding op_data_exe_wb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_exe_wb_Pipeline_l_data_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_exe_wb_Pipeline_l_data_a 
Execute       schedule -model data_exe_wb_Pipeline_l_data_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 354.340 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.sched.adb -f 
INFO-FLOW: Finish scheduling data_exe_wb_Pipeline_l_data_a.
Execute       set_default_model data_exe_wb_Pipeline_l_data_a 
Execute       bind -model data_exe_wb_Pipeline_l_data_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 354.375 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.bind.adb -f 
INFO-FLOW: Finish binding data_exe_wb_Pipeline_l_data_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_exe_wb_Pipeline_l_data_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_exe_wb_Pipeline_l_data_b 
Execute       schedule -model data_exe_wb_Pipeline_l_data_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 354.688 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.sched.adb -f 
INFO-FLOW: Finish scheduling data_exe_wb_Pipeline_l_data_b.
Execute       set_default_model data_exe_wb_Pipeline_l_data_b 
Execute       bind -model data_exe_wb_Pipeline_l_data_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 354.758 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.bind.adb -f 
INFO-FLOW: Finish binding data_exe_wb_Pipeline_l_data_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_exe_wb_Pipeline_exe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_exe_wb_Pipeline_exe 
Execute       schedule -model data_exe_wb_Pipeline_exe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exe'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 39, loop 'exe'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 355.574 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.sched.adb -f 
INFO-FLOW: Finish scheduling data_exe_wb_Pipeline_exe.
Execute       set_default_model data_exe_wb_Pipeline_exe 
Execute       bind -model data_exe_wb_Pipeline_exe 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 355.680 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.bind.adb -f 
INFO-FLOW: Finish binding data_exe_wb_Pipeline_exe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_exe_wb_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_exe_wb_Pipeline_write_back 
Execute       schedule -model data_exe_wb_Pipeline_write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'write_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 355.992 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.sched.adb -f 
INFO-FLOW: Finish scheduling data_exe_wb_Pipeline_write_back.
Execute       set_default_model data_exe_wb_Pipeline_write_back 
Execute       bind -model data_exe_wb_Pipeline_write_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 356.141 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.bind.adb -f 
INFO-FLOW: Finish binding data_exe_wb_Pipeline_write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_exe_wb 
Execute       schedule -model data_exe_wb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 356.355 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.sched.adb -f 
INFO-FLOW: Finish scheduling data_exe_wb.
Execute       set_default_model data_exe_wb 
Execute       bind -model data_exe_wb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 356.520 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.bind.adb -f 
INFO-FLOW: Finish binding data_exe_wb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operation_Pipeline_l_operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operation_Pipeline_l_operation 
Execute       schedule -model operation_Pipeline_l_operation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_operation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_operation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 356.762 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.sched.adb -f 
INFO-FLOW: Finish scheduling operation_Pipeline_l_operation.
Execute       set_default_model operation_Pipeline_l_operation 
Execute       bind -model operation_Pipeline_l_operation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 357.070 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.bind.adb -f 
INFO-FLOW: Finish binding operation_Pipeline_l_operation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operation_Pipeline_s_operation_data_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operation_Pipeline_s_operation_data_op 
Execute       schedule -model operation_Pipeline_s_operation_data_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 's_operation_data_op'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 's_operation_data_op'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 357.363 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.sched.adb -f 
INFO-FLOW: Finish scheduling operation_Pipeline_s_operation_data_op.
Execute       set_default_model operation_Pipeline_s_operation_data_op 
Execute       bind -model operation_Pipeline_s_operation_data_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 357.406 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.bind.adb -f 
INFO-FLOW: Finish binding operation_Pipeline_s_operation_data_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operation 
Execute       schedule -model operation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 357.590 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.sched.adb -f 
INFO-FLOW: Finish scheduling operation.
Execute       set_default_model operation 
Execute       bind -model operation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 357.723 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.bind.adb -f 
INFO-FLOW: Finish binding operation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_Pipeline_clear_FIFO_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_Pipeline_clear_FIFO_a 
Execute       schedule -model reset_Pipeline_clear_FIFO_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_FIFO_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_FIFO_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 358.004 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.sched.adb -f 
INFO-FLOW: Finish scheduling reset_Pipeline_clear_FIFO_a.
Execute       set_default_model reset_Pipeline_clear_FIFO_a 
Execute       bind -model reset_Pipeline_clear_FIFO_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 358.055 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.bind.adb -f 
INFO-FLOW: Finish binding reset_Pipeline_clear_FIFO_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_Pipeline_clear_FIFO_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_Pipeline_clear_FIFO_b 
Execute       schedule -model reset_Pipeline_clear_FIFO_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_FIFO_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_FIFO_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 358.270 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.sched.adb -f 
INFO-FLOW: Finish scheduling reset_Pipeline_clear_FIFO_b.
Execute       set_default_model reset_Pipeline_clear_FIFO_b 
Execute       bind -model reset_Pipeline_clear_FIFO_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 358.277 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.bind.adb -f 
INFO-FLOW: Finish binding reset_Pipeline_clear_FIFO_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_Pipeline_clear_ALU_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_Pipeline_clear_ALU_op 
Execute       schedule -model reset_Pipeline_clear_ALU_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_ALU_op'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_ALU_op'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 358.586 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.sched.adb -f 
INFO-FLOW: Finish scheduling reset_Pipeline_clear_ALU_op.
Execute       set_default_model reset_Pipeline_clear_ALU_op 
Execute       bind -model reset_Pipeline_clear_ALU_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 358.590 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.bind.adb -f 
INFO-FLOW: Finish binding reset_Pipeline_clear_ALU_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_Pipeline_clear_RAM_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_Pipeline_clear_RAM_op 
Execute       schedule -model reset_Pipeline_clear_RAM_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_RAM_op'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_RAM_op'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 358.758 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.sched.adb -f 
INFO-FLOW: Finish scheduling reset_Pipeline_clear_RAM_op.
Execute       set_default_model reset_Pipeline_clear_RAM_op 
Execute       bind -model reset_Pipeline_clear_RAM_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 358.836 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.bind.adb -f 
INFO-FLOW: Finish binding reset_Pipeline_clear_RAM_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset 
Execute       schedule -model reset 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 359.324 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.sched.adb -f 
INFO-FLOW: Finish scheduling reset.
Execute       set_default_model reset 
Execute       bind -model reset 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 359.652 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.bind.adb -f 
INFO-FLOW: Finish binding reset.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry1_proc 
Execute       schedule -model Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 359.746 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry1_proc.
Execute       set_default_model Block_entry1_proc 
Execute       bind -model Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 359.941 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ALU_sys_HDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ALU_sys_HDL 
Execute       schedule -model ALU_sys_HDL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 360.074 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.sched.adb -f 
INFO-FLOW: Finish scheduling ALU_sys_HDL.
Execute       set_default_model ALU_sys_HDL 
Execute       bind -model ALU_sys_HDL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 360.117 MB.
Execute       syn_report -verbosereport -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.bind.adb -f 
INFO-FLOW: Finish binding ALU_sys_HDL.
Execute       get_model_list ALU_sys_HDL -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_l_operation 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_l_data_a 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_l_data_b 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_exe 
Execute       rtl_gen_preprocess op_data_exe_wb_Pipeline_write_back 
Execute       rtl_gen_preprocess op_data_exe_wb 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_l_data_a 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_l_data_b 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_exe 
Execute       rtl_gen_preprocess data_exe_wb_Pipeline_write_back 
Execute       rtl_gen_preprocess data_exe_wb 
Execute       rtl_gen_preprocess operation_Pipeline_l_operation 
Execute       rtl_gen_preprocess operation_Pipeline_s_operation_data_op 
Execute       rtl_gen_preprocess operation 
Execute       rtl_gen_preprocess reset_Pipeline_clear_FIFO_a 
Execute       rtl_gen_preprocess reset_Pipeline_clear_FIFO_b 
Execute       rtl_gen_preprocess reset_Pipeline_clear_ALU_op 
Execute       rtl_gen_preprocess reset_Pipeline_clear_RAM_op 
Execute       rtl_gen_preprocess reset 
Execute       rtl_gen_preprocess Block_entry1_proc 
Execute       rtl_gen_preprocess ALU_sys_HDL 
INFO-FLOW: Model list for RTL generation: op_data_exe_wb_Pipeline_l_operation op_data_exe_wb_Pipeline_l_data_a op_data_exe_wb_Pipeline_l_data_b op_data_exe_wb_Pipeline_s_operation_data_op op_data_exe_wb_Pipeline_exe op_data_exe_wb_Pipeline_write_back op_data_exe_wb data_exe_wb_Pipeline_l_data_a data_exe_wb_Pipeline_l_data_b data_exe_wb_Pipeline_exe data_exe_wb_Pipeline_write_back data_exe_wb operation_Pipeline_l_operation operation_Pipeline_s_operation_data_op operation reset_Pipeline_clear_FIFO_a reset_Pipeline_clear_FIFO_b reset_Pipeline_clear_ALU_op reset_Pipeline_clear_RAM_op reset Block_entry1_proc ALU_sys_HDL
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'op_data_exe_wb_Pipeline_l_operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model op_data_exe_wb_Pipeline_l_operation -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'op_data_exe_wb_Pipeline_l_operation' pipeline 'l_operation' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'op_data_exe_wb_Pipeline_l_operation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 362.453 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl op_data_exe_wb_Pipeline_l_operation -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_op_data_exe_wb_Pipeline_l_operation 
Execute       gen_rtl op_data_exe_wb_Pipeline_l_operation -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_op_data_exe_wb_Pipeline_l_operation 
Execute       syn_report -csynth -model op_data_exe_wb_Pipeline_l_operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_l_operation_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model op_data_exe_wb_Pipeline_l_operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_l_operation_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model op_data_exe_wb_Pipeline_l_operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model op_data_exe_wb_Pipeline_l_operation -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.adb 
Execute       db_write -model op_data_exe_wb_Pipeline_l_operation -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info op_data_exe_wb_Pipeline_l_operation -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'op_data_exe_wb_Pipeline_l_data_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model op_data_exe_wb_Pipeline_l_data_a -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'op_data_exe_wb_Pipeline_l_data_a' pipeline 'l_data_a' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'op_data_exe_wb_Pipeline_l_data_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 364.562 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl op_data_exe_wb_Pipeline_l_data_a -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_a 
Execute       gen_rtl op_data_exe_wb_Pipeline_l_data_a -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_a 
Execute       syn_report -csynth -model op_data_exe_wb_Pipeline_l_data_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_l_data_a_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model op_data_exe_wb_Pipeline_l_data_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_l_data_a_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model op_data_exe_wb_Pipeline_l_data_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model op_data_exe_wb_Pipeline_l_data_a -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.adb 
Execute       db_write -model op_data_exe_wb_Pipeline_l_data_a -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info op_data_exe_wb_Pipeline_l_data_a -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'op_data_exe_wb_Pipeline_l_data_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model op_data_exe_wb_Pipeline_l_data_b -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'op_data_exe_wb_Pipeline_l_data_b' pipeline 'l_data_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'op_data_exe_wb_Pipeline_l_data_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.175 seconds; current allocated memory: 365.598 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl op_data_exe_wb_Pipeline_l_data_b -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_b 
Execute       gen_rtl op_data_exe_wb_Pipeline_l_data_b -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_b 
Execute       syn_report -csynth -model op_data_exe_wb_Pipeline_l_data_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_l_data_b_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model op_data_exe_wb_Pipeline_l_data_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_l_data_b_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model op_data_exe_wb_Pipeline_l_data_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model op_data_exe_wb_Pipeline_l_data_b -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.adb 
Execute       db_write -model op_data_exe_wb_Pipeline_l_data_b -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info op_data_exe_wb_Pipeline_l_data_b -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'op_data_exe_wb_Pipeline_s_operation_data_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model op_data_exe_wb_Pipeline_s_operation_data_op -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'op_data_exe_wb_Pipeline_s_operation_data_op' pipeline 's_operation_data_op' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'op_data_exe_wb_Pipeline_s_operation_data_op'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 366.309 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl op_data_exe_wb_Pipeline_s_operation_data_op -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       gen_rtl op_data_exe_wb_Pipeline_s_operation_data_op -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_op_data_exe_wb_Pipeline_s_operation_data_op 
Execute       syn_report -csynth -model op_data_exe_wb_Pipeline_s_operation_data_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_s_operation_data_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model op_data_exe_wb_Pipeline_s_operation_data_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_s_operation_data_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model op_data_exe_wb_Pipeline_s_operation_data_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model op_data_exe_wb_Pipeline_s_operation_data_op -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.adb 
Execute       db_write -model op_data_exe_wb_Pipeline_s_operation_data_op -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info op_data_exe_wb_Pipeline_s_operation_data_op -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'op_data_exe_wb_Pipeline_exe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model op_data_exe_wb_Pipeline_exe -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'op_data_exe_wb_Pipeline_exe' pipeline 'exe' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32s_32s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'op_data_exe_wb_Pipeline_exe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 368.855 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl op_data_exe_wb_Pipeline_exe -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_op_data_exe_wb_Pipeline_exe 
Execute       gen_rtl op_data_exe_wb_Pipeline_exe -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_op_data_exe_wb_Pipeline_exe 
Execute       syn_report -csynth -model op_data_exe_wb_Pipeline_exe -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_exe_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model op_data_exe_wb_Pipeline_exe -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_exe_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model op_data_exe_wb_Pipeline_exe -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model op_data_exe_wb_Pipeline_exe -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.adb 
Execute       db_write -model op_data_exe_wb_Pipeline_exe -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info op_data_exe_wb_Pipeline_exe -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'op_data_exe_wb_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model op_data_exe_wb_Pipeline_write_back -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'op_data_exe_wb_Pipeline_write_back' pipeline 'write_back' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'op_data_exe_wb_Pipeline_write_back'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 370.602 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl op_data_exe_wb_Pipeline_write_back -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_op_data_exe_wb_Pipeline_write_back 
Execute       gen_rtl op_data_exe_wb_Pipeline_write_back -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_op_data_exe_wb_Pipeline_write_back 
Execute       syn_report -csynth -model op_data_exe_wb_Pipeline_write_back -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_write_back_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model op_data_exe_wb_Pipeline_write_back -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_Pipeline_write_back_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model op_data_exe_wb_Pipeline_write_back -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model op_data_exe_wb_Pipeline_write_back -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.adb 
Execute       db_write -model op_data_exe_wb_Pipeline_write_back -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info op_data_exe_wb_Pipeline_write_back -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'op_data_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model op_data_exe_wb -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'op_data_exe_wb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 372.785 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl op_data_exe_wb -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_op_data_exe_wb 
Execute       gen_rtl op_data_exe_wb -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_op_data_exe_wb 
Execute       syn_report -csynth -model op_data_exe_wb -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model op_data_exe_wb -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/op_data_exe_wb_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model op_data_exe_wb -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model op_data_exe_wb -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.adb 
Execute       db_write -model op_data_exe_wb -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info op_data_exe_wb -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_exe_wb_Pipeline_l_data_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_exe_wb_Pipeline_l_data_a -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'data_exe_wb_Pipeline_l_data_a' pipeline 'l_data_a' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_exe_wb_Pipeline_l_data_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 374.141 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_exe_wb_Pipeline_l_data_a -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_data_exe_wb_Pipeline_l_data_a 
Execute       gen_rtl data_exe_wb_Pipeline_l_data_a -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_data_exe_wb_Pipeline_l_data_a 
Execute       syn_report -csynth -model data_exe_wb_Pipeline_l_data_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_l_data_a_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model data_exe_wb_Pipeline_l_data_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_l_data_a_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model data_exe_wb_Pipeline_l_data_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model data_exe_wb_Pipeline_l_data_a -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.adb 
Execute       db_write -model data_exe_wb_Pipeline_l_data_a -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_exe_wb_Pipeline_l_data_a -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_exe_wb_Pipeline_l_data_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_exe_wb_Pipeline_l_data_b -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'data_exe_wb_Pipeline_l_data_b' pipeline 'l_data_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_exe_wb_Pipeline_l_data_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 374.941 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_exe_wb_Pipeline_l_data_b -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_data_exe_wb_Pipeline_l_data_b 
Execute       gen_rtl data_exe_wb_Pipeline_l_data_b -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_data_exe_wb_Pipeline_l_data_b 
Execute       syn_report -csynth -model data_exe_wb_Pipeline_l_data_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_l_data_b_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model data_exe_wb_Pipeline_l_data_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_l_data_b_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model data_exe_wb_Pipeline_l_data_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model data_exe_wb_Pipeline_l_data_b -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.adb 
Execute       db_write -model data_exe_wb_Pipeline_l_data_b -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_exe_wb_Pipeline_l_data_b -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_exe_wb_Pipeline_exe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_exe_wb_Pipeline_exe -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'data_exe_wb_Pipeline_exe' pipeline 'exe' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32s_32s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_exe_wb_Pipeline_exe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 376.781 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_exe_wb_Pipeline_exe -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_data_exe_wb_Pipeline_exe 
Execute       gen_rtl data_exe_wb_Pipeline_exe -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_data_exe_wb_Pipeline_exe 
Execute       syn_report -csynth -model data_exe_wb_Pipeline_exe -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_exe_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model data_exe_wb_Pipeline_exe -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_exe_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model data_exe_wb_Pipeline_exe -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model data_exe_wb_Pipeline_exe -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.adb 
Execute       db_write -model data_exe_wb_Pipeline_exe -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_exe_wb_Pipeline_exe -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_exe_wb_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_exe_wb_Pipeline_write_back -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'data_exe_wb_Pipeline_write_back' pipeline 'write_back' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_exe_wb_Pipeline_write_back'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 378.219 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_exe_wb_Pipeline_write_back -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_data_exe_wb_Pipeline_write_back 
Execute       gen_rtl data_exe_wb_Pipeline_write_back -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_data_exe_wb_Pipeline_write_back 
Execute       syn_report -csynth -model data_exe_wb_Pipeline_write_back -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_write_back_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model data_exe_wb_Pipeline_write_back -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_Pipeline_write_back_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model data_exe_wb_Pipeline_write_back -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model data_exe_wb_Pipeline_write_back -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.adb 
Execute       db_write -model data_exe_wb_Pipeline_write_back -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_exe_wb_Pipeline_write_back -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_exe_wb -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_exe_wb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 379.973 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_exe_wb -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_data_exe_wb 
Execute       gen_rtl data_exe_wb -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_data_exe_wb 
Execute       syn_report -csynth -model data_exe_wb -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model data_exe_wb -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/data_exe_wb_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model data_exe_wb -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model data_exe_wb -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.adb 
Execute       db_write -model data_exe_wb -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_exe_wb -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operation_Pipeline_l_operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model operation_Pipeline_l_operation -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operation_Pipeline_l_operation' pipeline 'l_operation' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operation_Pipeline_l_operation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 381.227 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl operation_Pipeline_l_operation -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_operation_Pipeline_l_operation 
Execute       gen_rtl operation_Pipeline_l_operation -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_operation_Pipeline_l_operation 
Execute       syn_report -csynth -model operation_Pipeline_l_operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/operation_Pipeline_l_operation_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model operation_Pipeline_l_operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/operation_Pipeline_l_operation_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model operation_Pipeline_l_operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model operation_Pipeline_l_operation -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.adb 
Execute       db_write -model operation_Pipeline_l_operation -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operation_Pipeline_l_operation -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operation_Pipeline_s_operation_data_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model operation_Pipeline_s_operation_data_op -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operation_Pipeline_s_operation_data_op' pipeline 's_operation_data_op' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operation_Pipeline_s_operation_data_op'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 382.016 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl operation_Pipeline_s_operation_data_op -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_operation_Pipeline_s_operation_data_op 
Execute       gen_rtl operation_Pipeline_s_operation_data_op -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_operation_Pipeline_s_operation_data_op 
Execute       syn_report -csynth -model operation_Pipeline_s_operation_data_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/operation_Pipeline_s_operation_data_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model operation_Pipeline_s_operation_data_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/operation_Pipeline_s_operation_data_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model operation_Pipeline_s_operation_data_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model operation_Pipeline_s_operation_data_op -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.adb 
Execute       db_write -model operation_Pipeline_s_operation_data_op -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operation_Pipeline_s_operation_data_op -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model operation -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'operation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 383.289 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl operation -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_operation 
Execute       gen_rtl operation -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_operation 
Execute       syn_report -csynth -model operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/operation_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/operation_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model operation -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model operation -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.adb 
Execute       db_write -model operation -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operation -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_Pipeline_clear_FIFO_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reset_Pipeline_clear_FIFO_a -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_Pipeline_clear_FIFO_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 383.934 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_Pipeline_clear_FIFO_a -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_reset_Pipeline_clear_FIFO_a 
Execute       gen_rtl reset_Pipeline_clear_FIFO_a -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_reset_Pipeline_clear_FIFO_a 
Execute       syn_report -csynth -model reset_Pipeline_clear_FIFO_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_FIFO_a_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model reset_Pipeline_clear_FIFO_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_FIFO_a_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model reset_Pipeline_clear_FIFO_a -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model reset_Pipeline_clear_FIFO_a -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.adb 
Execute       db_write -model reset_Pipeline_clear_FIFO_a -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reset_Pipeline_clear_FIFO_a -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_Pipeline_clear_FIFO_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reset_Pipeline_clear_FIFO_b -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_Pipeline_clear_FIFO_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 384.355 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_Pipeline_clear_FIFO_b -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_reset_Pipeline_clear_FIFO_b 
Execute       gen_rtl reset_Pipeline_clear_FIFO_b -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_reset_Pipeline_clear_FIFO_b 
Execute       syn_report -csynth -model reset_Pipeline_clear_FIFO_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_FIFO_b_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model reset_Pipeline_clear_FIFO_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_FIFO_b_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model reset_Pipeline_clear_FIFO_b -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model reset_Pipeline_clear_FIFO_b -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.adb 
Execute       db_write -model reset_Pipeline_clear_FIFO_b -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reset_Pipeline_clear_FIFO_b -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_Pipeline_clear_ALU_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reset_Pipeline_clear_ALU_op -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_Pipeline_clear_ALU_op'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 385.059 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_Pipeline_clear_ALU_op -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_reset_Pipeline_clear_ALU_op 
Execute       gen_rtl reset_Pipeline_clear_ALU_op -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_reset_Pipeline_clear_ALU_op 
Execute       syn_report -csynth -model reset_Pipeline_clear_ALU_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_ALU_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model reset_Pipeline_clear_ALU_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_ALU_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model reset_Pipeline_clear_ALU_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model reset_Pipeline_clear_ALU_op -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.adb 
Execute       db_write -model reset_Pipeline_clear_ALU_op -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reset_Pipeline_clear_ALU_op -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_Pipeline_clear_RAM_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reset_Pipeline_clear_RAM_op -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_Pipeline_clear_RAM_op'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 385.660 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_Pipeline_clear_RAM_op -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_reset_Pipeline_clear_RAM_op 
Execute       gen_rtl reset_Pipeline_clear_RAM_op -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_reset_Pipeline_clear_RAM_op 
Execute       syn_report -csynth -model reset_Pipeline_clear_RAM_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_RAM_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model reset_Pipeline_clear_RAM_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_Pipeline_clear_RAM_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model reset_Pipeline_clear_RAM_op -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model reset_Pipeline_clear_RAM_op -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.adb 
Execute       db_write -model reset_Pipeline_clear_RAM_op -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reset_Pipeline_clear_RAM_op -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reset -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 386.492 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_reset 
Execute       gen_rtl reset -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_reset 
Execute       syn_report -csynth -model reset -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model reset -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/reset_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model reset -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model reset -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.adb 
Execute       db_write -model reset -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reset -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry1_proc -top_prefix ALU_sys_HDL_ -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [RTMG 210-278] Implementing memory 'ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_a_U(ALU_sys_HDL_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_b_U(ALU_sys_HDL_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ALU_operation_U(ALU_sys_HDL_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_result_U(ALU_sys_HDL_fifo_w32_d100_A)' using Vivado Default RAMs.
Command       create_rtl_model done; 0.206 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 389.551 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry1_proc -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL_Block_entry1_proc 
Execute       gen_rtl Block_entry1_proc -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL_Block_entry1_proc 
Execute       syn_report -csynth -model Block_entry1_proc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/Block_entry1_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Block_entry1_proc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/Block_entry1_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Block_entry1_proc -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Block_entry1_proc -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.adb 
Execute       db_write -model Block_entry1_proc -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry1_proc -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ALU_sys_HDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ALU_sys_HDL -top_prefix  -sub_prefix ALU_sys_HDL_ -mg_file C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ALU_sys_HDL/selec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ALU_sys_HDL' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'op', 'selec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ALU_sys_HDL'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 392.133 MB.
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       gen_rtl ALU_sys_HDL -istop -style xilinx -f -lang vhdl -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/vhdl/ALU_sys_HDL 
Execute       gen_rtl ALU_sys_HDL -istop -style xilinx -f -lang vlog -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/verilog/ALU_sys_HDL 
Execute       syn_report -csynth -model ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/ALU_sys_HDL_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/ALU_sys_HDL_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ALU_sys_HDL -f -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.adb 
Execute       db_write -model ALU_sys_HDL -bindview -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ALU_sys_HDL -p C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL 
Execute       export_constraint_db -f -tool general -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute       syn_report -designview -model ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.design.xml 
Command       syn_report done; 0.102 sec.
Execute       syn_report -csynthDesign -model ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth.rpt -MHOut C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ALU_sys_HDL -o C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.protoinst 
Execute       sc_get_clocks ALU_sys_HDL 
Execute       sc_get_portdomain ALU_sys_HDL 
INFO-FLOW: Model list for RTL component generation: op_data_exe_wb_Pipeline_l_operation op_data_exe_wb_Pipeline_l_data_a op_data_exe_wb_Pipeline_l_data_b op_data_exe_wb_Pipeline_s_operation_data_op op_data_exe_wb_Pipeline_exe op_data_exe_wb_Pipeline_write_back op_data_exe_wb data_exe_wb_Pipeline_l_data_a data_exe_wb_Pipeline_l_data_b data_exe_wb_Pipeline_exe data_exe_wb_Pipeline_write_back data_exe_wb operation_Pipeline_l_operation operation_Pipeline_s_operation_data_op operation reset_Pipeline_clear_FIFO_a reset_Pipeline_clear_FIFO_b reset_Pipeline_clear_ALU_op reset_Pipeline_clear_RAM_op reset Block_entry1_proc ALU_sys_HDL
INFO-FLOW: Handling components in module [op_data_exe_wb_Pipeline_l_operation] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [op_data_exe_wb_Pipeline_l_data_a] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [op_data_exe_wb_Pipeline_l_data_b] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [op_data_exe_wb_Pipeline_s_operation_data_op] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [op_data_exe_wb_Pipeline_exe] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_mul_32s_32s_32_2_1.
INFO-FLOW: Append model ALU_sys_HDL_mul_32s_32s_32_2_1
INFO-FLOW: Found component ALU_sys_HDL_sdiv_32s_32s_32_36_1.
INFO-FLOW: Append model ALU_sys_HDL_sdiv_32s_32s_32_36_1
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [op_data_exe_wb_Pipeline_write_back] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [op_data_exe_wb] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.compgen.tcl 
INFO-FLOW: Handling components in module [data_exe_wb_Pipeline_l_data_a] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [data_exe_wb_Pipeline_l_data_b] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [data_exe_wb_Pipeline_exe] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [data_exe_wb_Pipeline_write_back] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [data_exe_wb] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.compgen.tcl 
INFO-FLOW: Handling components in module [operation_Pipeline_l_operation] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operation_Pipeline_s_operation_data_op] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operation] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.compgen.tcl 
INFO-FLOW: Handling components in module [reset_Pipeline_clear_FIFO_a] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [reset_Pipeline_clear_FIFO_b] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [reset_Pipeline_clear_ALU_op] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [reset_Pipeline_clear_RAM_op] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [reset] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry1_proc] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W.
INFO-FLOW: Append model ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W
INFO-FLOW: Found component ALU_sys_HDL_fifo_w32_d100_A.
INFO-FLOW: Append model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: Found component ALU_sys_HDL_fifo_w32_d100_A.
INFO-FLOW: Append model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: Found component ALU_sys_HDL_fifo_w32_d100_A.
INFO-FLOW: Append model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: Found component ALU_sys_HDL_fifo_w32_d100_A.
INFO-FLOW: Append model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: Handling components in module [ALU_sys_HDL] ... 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.tcl 
INFO-FLOW: Found component ALU_sys_HDL_gmem0_m_axi.
INFO-FLOW: Append model ALU_sys_HDL_gmem0_m_axi
INFO-FLOW: Found component ALU_sys_HDL_gmem1_m_axi.
INFO-FLOW: Append model ALU_sys_HDL_gmem1_m_axi
INFO-FLOW: Found component ALU_sys_HDL_gmem2_m_axi.
INFO-FLOW: Append model ALU_sys_HDL_gmem2_m_axi
INFO-FLOW: Found component ALU_sys_HDL_gmem3_m_axi.
INFO-FLOW: Append model ALU_sys_HDL_gmem3_m_axi
INFO-FLOW: Found component ALU_sys_HDL_control_s_axi.
INFO-FLOW: Append model ALU_sys_HDL_control_s_axi
INFO-FLOW: Append model op_data_exe_wb_Pipeline_l_operation
INFO-FLOW: Append model op_data_exe_wb_Pipeline_l_data_a
INFO-FLOW: Append model op_data_exe_wb_Pipeline_l_data_b
INFO-FLOW: Append model op_data_exe_wb_Pipeline_s_operation_data_op
INFO-FLOW: Append model op_data_exe_wb_Pipeline_exe
INFO-FLOW: Append model op_data_exe_wb_Pipeline_write_back
INFO-FLOW: Append model op_data_exe_wb
INFO-FLOW: Append model data_exe_wb_Pipeline_l_data_a
INFO-FLOW: Append model data_exe_wb_Pipeline_l_data_b
INFO-FLOW: Append model data_exe_wb_Pipeline_exe
INFO-FLOW: Append model data_exe_wb_Pipeline_write_back
INFO-FLOW: Append model data_exe_wb
INFO-FLOW: Append model operation_Pipeline_l_operation
INFO-FLOW: Append model operation_Pipeline_s_operation_data_op
INFO-FLOW: Append model operation
INFO-FLOW: Append model reset_Pipeline_clear_FIFO_a
INFO-FLOW: Append model reset_Pipeline_clear_FIFO_b
INFO-FLOW: Append model reset_Pipeline_clear_ALU_op
INFO-FLOW: Append model reset_Pipeline_clear_RAM_op
INFO-FLOW: Append model reset
INFO-FLOW: Append model Block_entry1_proc
INFO-FLOW: Append model ALU_sys_HDL
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_mul_32s_32s_32_2_1 ALU_sys_HDL_sdiv_32s_32s_32_36_1 ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_flow_control_loop_pipe_sequential_init ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W ALU_sys_HDL_fifo_w32_d100_A ALU_sys_HDL_fifo_w32_d100_A ALU_sys_HDL_fifo_w32_d100_A ALU_sys_HDL_fifo_w32_d100_A ALU_sys_HDL_gmem0_m_axi ALU_sys_HDL_gmem1_m_axi ALU_sys_HDL_gmem2_m_axi ALU_sys_HDL_gmem3_m_axi ALU_sys_HDL_control_s_axi op_data_exe_wb_Pipeline_l_operation op_data_exe_wb_Pipeline_l_data_a op_data_exe_wb_Pipeline_l_data_b op_data_exe_wb_Pipeline_s_operation_data_op op_data_exe_wb_Pipeline_exe op_data_exe_wb_Pipeline_write_back op_data_exe_wb data_exe_wb_Pipeline_l_data_a data_exe_wb_Pipeline_l_data_b data_exe_wb_Pipeline_exe data_exe_wb_Pipeline_write_back data_exe_wb operation_Pipeline_l_operation operation_Pipeline_s_operation_data_op operation reset_Pipeline_clear_FIFO_a reset_Pipeline_clear_FIFO_b reset_Pipeline_clear_ALU_op reset_Pipeline_clear_RAM_op reset Block_entry1_proc ALU_sys_HDL
INFO-FLOW: Generating C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model ALU_sys_HDL_sdiv_32s_32s_32_36_1
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: To file: write model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: To file: write model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: To file: write model ALU_sys_HDL_fifo_w32_d100_A
INFO-FLOW: To file: write model ALU_sys_HDL_gmem0_m_axi
INFO-FLOW: To file: write model ALU_sys_HDL_gmem1_m_axi
INFO-FLOW: To file: write model ALU_sys_HDL_gmem2_m_axi
INFO-FLOW: To file: write model ALU_sys_HDL_gmem3_m_axi
INFO-FLOW: To file: write model ALU_sys_HDL_control_s_axi
INFO-FLOW: To file: write model op_data_exe_wb_Pipeline_l_operation
INFO-FLOW: To file: write model op_data_exe_wb_Pipeline_l_data_a
INFO-FLOW: To file: write model op_data_exe_wb_Pipeline_l_data_b
INFO-FLOW: To file: write model op_data_exe_wb_Pipeline_s_operation_data_op
INFO-FLOW: To file: write model op_data_exe_wb_Pipeline_exe
INFO-FLOW: To file: write model op_data_exe_wb_Pipeline_write_back
INFO-FLOW: To file: write model op_data_exe_wb
INFO-FLOW: To file: write model data_exe_wb_Pipeline_l_data_a
INFO-FLOW: To file: write model data_exe_wb_Pipeline_l_data_b
INFO-FLOW: To file: write model data_exe_wb_Pipeline_exe
INFO-FLOW: To file: write model data_exe_wb_Pipeline_write_back
INFO-FLOW: To file: write model data_exe_wb
INFO-FLOW: To file: write model operation_Pipeline_l_operation
INFO-FLOW: To file: write model operation_Pipeline_s_operation_data_op
INFO-FLOW: To file: write model operation
INFO-FLOW: To file: write model reset_Pipeline_clear_FIFO_a
INFO-FLOW: To file: write model reset_Pipeline_clear_FIFO_b
INFO-FLOW: To file: write model reset_Pipeline_clear_ALU_op
INFO-FLOW: To file: write model reset_Pipeline_clear_RAM_op
INFO-FLOW: To file: write model reset
INFO-FLOW: To file: write model Block_entry1_proc
INFO-FLOW: To file: write model ALU_sys_HDL
INFO-FLOW: Generating C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/vlog' tclDir='C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db' modelList='ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_mul_32s_32s_32_2_1
ALU_sys_HDL_sdiv_32s_32s_32_36_1
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_gmem0_m_axi
ALU_sys_HDL_gmem1_m_axi
ALU_sys_HDL_gmem2_m_axi
ALU_sys_HDL_gmem3_m_axi
ALU_sys_HDL_control_s_axi
op_data_exe_wb_Pipeline_l_operation
op_data_exe_wb_Pipeline_l_data_a
op_data_exe_wb_Pipeline_l_data_b
op_data_exe_wb_Pipeline_s_operation_data_op
op_data_exe_wb_Pipeline_exe
op_data_exe_wb_Pipeline_write_back
op_data_exe_wb
data_exe_wb_Pipeline_l_data_a
data_exe_wb_Pipeline_l_data_b
data_exe_wb_Pipeline_exe
data_exe_wb_Pipeline_write_back
data_exe_wb
operation_Pipeline_l_operation
operation_Pipeline_s_operation_data_op
operation
reset_Pipeline_clear_FIFO_a
reset_Pipeline_clear_FIFO_b
reset_Pipeline_clear_ALU_op
reset_Pipeline_clear_RAM_op
reset
Block_entry1_proc
ALU_sys_HDL
' expOnly='0'
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.compgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 396.938 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='ALU_sys_HDL_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name op_data_exe_wb
INFO-FLOW: No bind nodes found for module_name data_exe_wb
INFO-FLOW: No bind nodes found for module_name operation
INFO-FLOW: No bind nodes found for module_name reset_Pipeline_clear_FIFO_a
INFO-FLOW: No bind nodes found for module_name reset_Pipeline_clear_FIFO_b
INFO-FLOW: No bind nodes found for module_name reset_Pipeline_clear_ALU_op
INFO-FLOW: No bind nodes found for module_name reset
INFO-FLOW: No bind nodes found for module_name ALU_sys_HDL
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_mul_32s_32s_32_2_1
ALU_sys_HDL_sdiv_32s_32s_32_36_1
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_gmem0_m_axi
ALU_sys_HDL_gmem1_m_axi
ALU_sys_HDL_gmem2_m_axi
ALU_sys_HDL_gmem3_m_axi
ALU_sys_HDL_control_s_axi
op_data_exe_wb_Pipeline_l_operation
op_data_exe_wb_Pipeline_l_data_a
op_data_exe_wb_Pipeline_l_data_b
op_data_exe_wb_Pipeline_s_operation_data_op
op_data_exe_wb_Pipeline_exe
op_data_exe_wb_Pipeline_write_back
op_data_exe_wb
data_exe_wb_Pipeline_l_data_a
data_exe_wb_Pipeline_l_data_b
data_exe_wb_Pipeline_exe
data_exe_wb_Pipeline_write_back
data_exe_wb
operation_Pipeline_l_operation
operation_Pipeline_s_operation_data_op
operation
reset_Pipeline_clear_FIFO_a
reset_Pipeline_clear_FIFO_b
reset_Pipeline_clear_ALU_op
reset_Pipeline_clear_RAM_op
reset
Block_entry1_proc
ALU_sys_HDL
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute       sc_get_clocks ALU_sys_HDL 
Execute       source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST ALU_sys_HDL MODULE2INSTS {ALU_sys_HDL ALU_sys_HDL Block_entry1_proc Block_entry1_proc_U0 op_data_exe_wb grp_op_data_exe_wb_fu_112 op_data_exe_wb_Pipeline_l_operation grp_op_data_exe_wb_Pipeline_l_operation_fu_92 op_data_exe_wb_Pipeline_l_data_a grp_op_data_exe_wb_Pipeline_l_data_a_fu_101 op_data_exe_wb_Pipeline_l_data_b grp_op_data_exe_wb_Pipeline_l_data_b_fu_110 op_data_exe_wb_Pipeline_s_operation_data_op grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119 op_data_exe_wb_Pipeline_exe grp_op_data_exe_wb_Pipeline_exe_fu_127 op_data_exe_wb_Pipeline_write_back grp_op_data_exe_wb_Pipeline_write_back_fu_139 data_exe_wb grp_data_exe_wb_fu_142 data_exe_wb_Pipeline_l_data_a grp_data_exe_wb_Pipeline_l_data_a_fu_74 data_exe_wb_Pipeline_l_data_b grp_data_exe_wb_Pipeline_l_data_b_fu_83 data_exe_wb_Pipeline_exe grp_data_exe_wb_Pipeline_exe_fu_92 data_exe_wb_Pipeline_write_back grp_data_exe_wb_Pipeline_write_back_fu_104 operation grp_operation_fu_166 operation_Pipeline_l_operation grp_operation_Pipeline_l_operation_fu_42 operation_Pipeline_s_operation_data_op grp_operation_Pipeline_s_operation_data_op_fu_51 reset grp_reset_fu_178 reset_Pipeline_clear_FIFO_a grp_reset_Pipeline_clear_FIFO_a_fu_28 reset_Pipeline_clear_FIFO_b grp_reset_Pipeline_clear_FIFO_b_fu_34 reset_Pipeline_clear_ALU_op grp_reset_Pipeline_clear_ALU_op_fu_40 reset_Pipeline_clear_RAM_op grp_reset_Pipeline_clear_RAM_op_fu_46} INST2MODULE {ALU_sys_HDL ALU_sys_HDL Block_entry1_proc_U0 Block_entry1_proc grp_op_data_exe_wb_fu_112 op_data_exe_wb grp_op_data_exe_wb_Pipeline_l_operation_fu_92 op_data_exe_wb_Pipeline_l_operation grp_op_data_exe_wb_Pipeline_l_data_a_fu_101 op_data_exe_wb_Pipeline_l_data_a grp_op_data_exe_wb_Pipeline_l_data_b_fu_110 op_data_exe_wb_Pipeline_l_data_b grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119 op_data_exe_wb_Pipeline_s_operation_data_op grp_op_data_exe_wb_Pipeline_exe_fu_127 op_data_exe_wb_Pipeline_exe grp_op_data_exe_wb_Pipeline_write_back_fu_139 op_data_exe_wb_Pipeline_write_back grp_data_exe_wb_fu_142 data_exe_wb grp_data_exe_wb_Pipeline_l_data_a_fu_74 data_exe_wb_Pipeline_l_data_a grp_data_exe_wb_Pipeline_l_data_b_fu_83 data_exe_wb_Pipeline_l_data_b grp_data_exe_wb_Pipeline_exe_fu_92 data_exe_wb_Pipeline_exe grp_data_exe_wb_Pipeline_write_back_fu_104 data_exe_wb_Pipeline_write_back grp_operation_fu_166 operation grp_operation_Pipeline_l_operation_fu_42 operation_Pipeline_l_operation grp_operation_Pipeline_s_operation_data_op_fu_51 operation_Pipeline_s_operation_data_op grp_reset_fu_178 reset grp_reset_Pipeline_clear_FIFO_a_fu_28 reset_Pipeline_clear_FIFO_a grp_reset_Pipeline_clear_FIFO_b_fu_34 reset_Pipeline_clear_FIFO_b grp_reset_Pipeline_clear_ALU_op_fu_40 reset_Pipeline_clear_ALU_op grp_reset_Pipeline_clear_RAM_op_fu_46 reset_Pipeline_clear_RAM_op} INSTDATA {ALU_sys_HDL {DEPTH 1 CHILDREN Block_entry1_proc_U0} Block_entry1_proc_U0 {DEPTH 2 CHILDREN {grp_op_data_exe_wb_fu_112 grp_data_exe_wb_fu_142 grp_operation_fu_166 grp_reset_fu_178}} grp_op_data_exe_wb_fu_112 {DEPTH 3 CHILDREN {grp_op_data_exe_wb_Pipeline_l_operation_fu_92 grp_op_data_exe_wb_Pipeline_l_data_a_fu_101 grp_op_data_exe_wb_Pipeline_l_data_b_fu_110 grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119 grp_op_data_exe_wb_Pipeline_exe_fu_127 grp_op_data_exe_wb_Pipeline_write_back_fu_139}} grp_op_data_exe_wb_Pipeline_l_operation_fu_92 {DEPTH 4 CHILDREN {}} grp_op_data_exe_wb_Pipeline_l_data_a_fu_101 {DEPTH 4 CHILDREN {}} grp_op_data_exe_wb_Pipeline_l_data_b_fu_110 {DEPTH 4 CHILDREN {}} grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119 {DEPTH 4 CHILDREN {}} grp_op_data_exe_wb_Pipeline_exe_fu_127 {DEPTH 4 CHILDREN {}} grp_op_data_exe_wb_Pipeline_write_back_fu_139 {DEPTH 4 CHILDREN {}} grp_data_exe_wb_fu_142 {DEPTH 3 CHILDREN {grp_data_exe_wb_Pipeline_l_data_a_fu_74 grp_data_exe_wb_Pipeline_l_data_b_fu_83 grp_data_exe_wb_Pipeline_exe_fu_92 grp_data_exe_wb_Pipeline_write_back_fu_104}} grp_data_exe_wb_Pipeline_l_data_a_fu_74 {DEPTH 4 CHILDREN {}} grp_data_exe_wb_Pipeline_l_data_b_fu_83 {DEPTH 4 CHILDREN {}} grp_data_exe_wb_Pipeline_exe_fu_92 {DEPTH 4 CHILDREN {}} grp_data_exe_wb_Pipeline_write_back_fu_104 {DEPTH 4 CHILDREN {}} grp_operation_fu_166 {DEPTH 3 CHILDREN {grp_operation_Pipeline_l_operation_fu_42 grp_operation_Pipeline_s_operation_data_op_fu_51}} grp_operation_Pipeline_l_operation_fu_42 {DEPTH 4 CHILDREN {}} grp_operation_Pipeline_s_operation_data_op_fu_51 {DEPTH 4 CHILDREN {}} grp_reset_fu_178 {DEPTH 3 CHILDREN {grp_reset_Pipeline_clear_FIFO_a_fu_28 grp_reset_Pipeline_clear_FIFO_b_fu_34 grp_reset_Pipeline_clear_ALU_op_fu_40 grp_reset_Pipeline_clear_RAM_op_fu_46}} grp_reset_Pipeline_clear_FIFO_a_fu_28 {DEPTH 4 CHILDREN {}} grp_reset_Pipeline_clear_FIFO_b_fu_34 {DEPTH 4 CHILDREN {}} grp_reset_Pipeline_clear_ALU_op_fu_40 {DEPTH 4 CHILDREN {}} grp_reset_Pipeline_clear_RAM_op_fu_46 {DEPTH 4 CHILDREN {}}} MODULEDATA {op_data_exe_wb_Pipeline_l_operation {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_105_p2 SOURCE core.cpp:81 VARIABLE add_ln81 LOOP l_operation BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_123_p2 SOURCE core.cpp:85 VARIABLE add_ln85 LOOP l_operation BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} op_data_exe_wb_Pipeline_l_data_a {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_105_p2 SOURCE core.cpp:56 VARIABLE add_ln56 LOOP l_data_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_123_p2 SOURCE core.cpp:60 VARIABLE add_ln60 LOOP l_data_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} op_data_exe_wb_Pipeline_l_data_b {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_105_p2 SOURCE core.cpp:67 VARIABLE add_ln67 LOOP l_data_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_123_p2 SOURCE core.cpp:71 VARIABLE add_ln71 LOOP l_data_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} op_data_exe_wb_Pipeline_s_operation_data_op {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_74_p2 SOURCE core.cpp:94 VARIABLE add_ln94 LOOP s_operation_data_op BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} op_data_exe_wb_Pipeline_exe {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_101_p2 SOURCE core.cpp:127 VARIABLE add_ln127 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U12 SOURCE core.cpp:153 VARIABLE mul_ln153 LOOP exe BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_fu_120_p2 SOURCE core.cpp:144 VARIABLE sub_ln144 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_125_p2 SOURCE core.cpp:140 VARIABLE add_ln140 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} op_data_exe_wb_Pipeline_write_back {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_112_p2 SOURCE core.cpp:166 VARIABLE add_ln166 LOOP write_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_130_p2 SOURCE core.cpp:169 VARIABLE add_ln169 LOOP write_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} data_exe_wb_Pipeline_l_data_a {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_105_p2 SOURCE core.cpp:56 VARIABLE add_ln56 LOOP l_data_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_123_p2 SOURCE core.cpp:60 VARIABLE add_ln60 LOOP l_data_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} data_exe_wb_Pipeline_l_data_b {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_105_p2 SOURCE core.cpp:67 VARIABLE add_ln67 LOOP l_data_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_123_p2 SOURCE core.cpp:71 VARIABLE add_ln71 LOOP l_data_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} data_exe_wb_Pipeline_exe {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_101_p2 SOURCE core.cpp:127 VARIABLE add_ln127 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE core.cpp:153 VARIABLE mul_ln153 LOOP exe BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_fu_120_p2 SOURCE core.cpp:144 VARIABLE sub_ln144 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_125_p2 SOURCE core.cpp:140 VARIABLE add_ln140 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} data_exe_wb_Pipeline_write_back {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_112_p2 SOURCE core.cpp:166 VARIABLE add_ln166 LOOP write_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_130_p2 SOURCE core.cpp:169 VARIABLE add_ln169 LOOP write_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operation_Pipeline_l_operation {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_105_p2 SOURCE core.cpp:81 VARIABLE add_ln81 LOOP l_operation BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_123_p2 SOURCE core.cpp:85 VARIABLE add_ln85 LOOP l_operation BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operation_Pipeline_s_operation_data_op {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_74_p2 SOURCE core.cpp:94 VARIABLE add_ln94 LOOP s_operation_data_op BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} reset_Pipeline_clear_RAM_op {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_60_p2 SOURCE core.cpp:37 VARIABLE add_ln37 LOOP clear_RAM_op BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry1_proc {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ALU_operation_MEM_U SOURCE {} VARIABLE ALU_operation_MEM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ALU_operation_fifo_U SOURCE {} VARIABLE ALU_operation LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_a_fifo_U SOURCE {} VARIABLE data_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_b_fifo_U SOURCE {} VARIABLE data_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_result_fifo_U SOURCE {} VARIABLE data_result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo}}} AREA {DSP 6 BRAM 9 URAM 0}} op_data_exe_wb {AREA {DSP 3 BRAM 0 URAM 0}} data_exe_wb {AREA {DSP 3 BRAM 0 URAM 0}} operation {AREA {DSP 0 BRAM 0 URAM 0}} reset_Pipeline_clear_FIFO_a {AREA {DSP 0 BRAM 0 URAM 0}} reset_Pipeline_clear_FIFO_b {AREA {DSP 0 BRAM 0 URAM 0}} reset_Pipeline_clear_ALU_op {AREA {DSP 0 BRAM 0 URAM 0}} reset {AREA {DSP 0 BRAM 0 URAM 0}} ALU_sys_HDL {AREA {DSP 6 BRAM 25 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.088 seconds; current allocated memory: 410.461 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ALU_sys_HDL.
INFO: [VLOG 209-307] Generating Verilog RTL for ALU_sys_HDL.
Execute       syn_report -model ALU_sys_HDL -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 14.641 sec.
Command   csynth_design done; 27.996 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 27.996 seconds; current allocated memory: 279.602 MB.
Command ap_source done; 29.294 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1 opened at Sun Jun 23 13:23:50 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.775 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.913 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.062 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.26 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
Execute   source ./ALU_sys_HDL/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ALU_sys_HDL/solution1/directives.tcl
Execute     set_directive_top -name ALU_sys_HDL ALU_sys_HDL 
INFO: [HLS 200-1510] Running: set_directive_top -name ALU_sys_HDL ALU_sys_HDL 
Execute   export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
Execute     config_export -flow=syn -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl vhdl
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl vhdl'
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.153 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ALU_sys_HDL xml_exists=0
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ALU_sys_HDL
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=50 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_mul_32s_32s_32_2_1
ALU_sys_HDL_sdiv_32s_32s_32_36_1
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_gmem0_m_axi
ALU_sys_HDL_gmem1_m_axi
ALU_sys_HDL_gmem2_m_axi
ALU_sys_HDL_gmem3_m_axi
ALU_sys_HDL_control_s_axi
op_data_exe_wb_Pipeline_l_operation
op_data_exe_wb_Pipeline_l_data_a
op_data_exe_wb_Pipeline_l_data_b
op_data_exe_wb_Pipeline_s_operation_data_op
op_data_exe_wb_Pipeline_exe
op_data_exe_wb_Pipeline_write_back
op_data_exe_wb
data_exe_wb_Pipeline_l_data_a
data_exe_wb_Pipeline_l_data_b
data_exe_wb_Pipeline_exe
data_exe_wb_Pipeline_write_back
data_exe_wb
operation_Pipeline_l_operation
operation_Pipeline_s_operation_data_op
operation
reset_Pipeline_clear_FIFO_a
reset_Pipeline_clear_FIFO_b
reset_Pipeline_clear_ALU_op
reset_Pipeline_clear_RAM_op
reset
Block_entry1_proc
ALU_sys_HDL
' rtl_lang='vhdl' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute     sc_get_clocks ALU_sys_HDL 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ALU_sys_HDL
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ALU_sys_HDL
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl vhdl'
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vhdl syn exec C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/vhdl/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix ALU_sys_HDL_ TopModuleNoPrefix ALU_sys_HDL TopModuleWithPrefix ALU_sys_HDL' export_design_flow='syn' impl_dir='C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl' lang='vhdl' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/report/vhdl/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode00000240B42D1874' export_design_flow='syn' export_rpt='C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/report/vhdl/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s ALU_sys_HDL/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file ALU_sys_HDL/solution1/impl/export.zip
Command   export_design done; 252.768 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 252.768 seconds; current allocated memory: 13.207 MB.
Command ap_source done; 254.173 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1 opened at Sun Jun 23 13:33:51 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.778 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.905 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -description=ALU_sys_HDL 
INFO: [HLS 200-1464] Running solution command: config_export -description=ALU_sys_HDL
Execute     config_export -description=ALU_sys_HDL 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=ALU_sys_HDL 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ALU_sys_HDL
Execute     config_export -display_name=ALU_sys_HDL 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100
Execute     config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.048 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.126 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.167 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.268 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -description ALU_sys_HDL -display_name ALU_sys_HDL -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100 -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -description ALU_sys_HDL -display_name ALU_sys_HDL -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100 -rtl vhdl -vivado_clock 10 
Execute   source ./ALU_sys_HDL/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ALU_sys_HDL/solution1/directives.tcl
Execute     set_directive_top -name ALU_sys_HDL ALU_sys_HDL 
INFO: [HLS 200-1510] Running: set_directive_top -name ALU_sys_HDL ALU_sys_HDL 
Execute   export_design -rtl vhdl -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100 
Execute     config_export -format=ip_catalog -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100 -rtl=vhdl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl vhdl -description ALU_sys_HDL -display_name ALU_sys_HDL
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl vhdl'
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ALU_sys_HDL xml_exists=1
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ALU_sys_HDL
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=50 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_mul_32s_32s_32_2_1
ALU_sys_HDL_sdiv_32s_32s_32_36_1
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_flow_control_loop_pipe_sequential_init
ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_fifo_w32_d100_A
ALU_sys_HDL_gmem0_m_axi
ALU_sys_HDL_gmem1_m_axi
ALU_sys_HDL_gmem2_m_axi
ALU_sys_HDL_gmem3_m_axi
ALU_sys_HDL_control_s_axi
op_data_exe_wb_Pipeline_l_operation
op_data_exe_wb_Pipeline_l_data_a
op_data_exe_wb_Pipeline_l_data_b
op_data_exe_wb_Pipeline_s_operation_data_op
op_data_exe_wb_Pipeline_exe
op_data_exe_wb_Pipeline_write_back
op_data_exe_wb
data_exe_wb_Pipeline_l_data_a
data_exe_wb_Pipeline_l_data_b
data_exe_wb_Pipeline_exe
data_exe_wb_Pipeline_write_back
data_exe_wb
operation_Pipeline_l_operation
operation_Pipeline_s_operation_data_op
operation
reset_Pipeline_clear_FIFO_a
reset_Pipeline_clear_FIFO_b
reset_Pipeline_clear_ALU_op
reset_Pipeline_clear_RAM_op
reset
Block_entry1_proc
ALU_sys_HDL
' rtl_lang='vhdl' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_operation.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_a.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_l_data_b.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_s_operation_data_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_exe.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb_Pipeline_write_back.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/op_data_exe_wb.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_a.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_l_data_b.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_exe.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb_Pipeline_write_back.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/data_exe_wb.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_l_operation.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation_Pipeline_s_operation_data_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/operation.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_a.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_FIFO_b.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_ALU_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset_Pipeline_clear_RAM_op.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/reset.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute     sc_get_clocks ALU_sys_HDL 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ALU_sys_HDL
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.compgen.dataonly.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ALU_sys_HDL
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.rtl_wrap.cfg.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl vhdl'
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.constraint.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/ALU_sys_HDL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vhdl syn exec C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/vhdl/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix ALU_sys_HDL_ TopModuleNoPrefix ALU_sys_HDL TopModuleWithPrefix ALU_sys_HDL' export_design_flow='syn' impl_dir='C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl' lang='vhdl' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/report/vhdl/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000023192A23324' export_design_flow='syn' export_rpt='C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/100/ALU_sys_HDL/solution1/impl/report/vhdl/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 246.9 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 246.9 seconds; current allocated memory: 13.383 MB.
Command ap_source done; 248.297 sec.
Execute cleanup_all 
