#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 16 19:48:30 2018
# Process ID: 6816
# Current directory: D:/vivado____360/CPU-31-master
# Command line: vivado.exe D:\vivado____360\CPU-31-master\1552229-cpu31.xpr
# Log file: D:/vivado____360/CPU-31-master/vivado.log
# Journal file: D:/vivado____360/CPU-31-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado____360/CPU-31-master/1552229-cpu31.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 818.461 ; gain = 155.180
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1
[Mon Apr 16 19:49:31 2018] Launched impl_1...
Run output will be captured here: D:/vivado____360/CPU-31-master/1552229-cpu31.runs/impl_1/runme.log
generate_target Simulation [get_files D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ipcore'...
export_ip_user_files -of_objects [get_files D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipcore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_ext3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ext3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_addext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_addext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ext_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ext_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ext_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu.v:198]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 691c595231c44659bb5cef7ed93edb80 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcreg
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.ipcore
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.cpu_dataflow
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5
Compiling module xil_defaultlib.ext_16
Compiling module xil_defaultlib.ext_5
Compiling module xil_defaultlib.ext_18
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.pc_add8
Compiling module xil_defaultlib.pc_add4
Compiling module xil_defaultlib.pc_ext3
Compiling module xil_defaultlib.pc_addext
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/xsim.dir/cpu_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 16 20:00:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file ipcore.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 840.227 ; gain = 5.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipcore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_ext3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ext3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_addext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_addext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/pc_add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ext_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ext_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/ext_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu.v:198]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 691c595231c44659bb5cef7ed93edb80 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcreg
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.ipcore
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.cpu_dataflow
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5
Compiling module xil_defaultlib.ext_16
Compiling module xil_defaultlib.ext_5
Compiling module xil_defaultlib.ext_18
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.pc_add8
Compiling module xil_defaultlib.pc_add4
Compiling module xil_defaultlib.pc_ext3
Compiling module xil_defaultlib.pc_addext
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/xsim.dir/cpu_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 16 20:02:06 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file ipcore.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 862.242 ; gain = 0.000
reset_run impl_1 -noclean_dir 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

