## counter
### RTL 코드
```verilog
// 16진 counter
`timescale 1ns/10ps
module counter1(
        input clk, rst,
        output [3:0] cnt,
        output reg ind_cnt
);

reg [3:0] count;

assign cnt = count;

always @(posedge clk or posedge rst) begin
        if(rst) begin
                count <= 4'b0;
        end else begin
                count<=count + 4'b1;
        end
end

always @(posedge clk or posedge rst) begin
        if(rst) begin
                ind_cnt <= 1'b0;
        end else if(count == 4'b0010)
                ind_cnt <= 1'b1;
        else
                ind_cnt <= 1'b0;
end

endmodule
```
### netlist （synthesis 결과）
```verilog
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : V-2023.12-SP5-4
// Date      : Tue Jul 15 12:03:50 2025
/////////////////////////////////////////////////////////////

`timescale 1ps/1fs
module counter1 ( clk, rst, cnt, ind_cnt );
  output [3:0] cnt;
  input clk, rst;
  output ind_cnt;
  wire   N2, N3, N4, n30, n40, n5, n6, n7, n8, n9, n10;

  SC7P5T_SDFFRQX4_CSC20L count_reg_2_ ( .D(N3), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[2]) );
  SC7P5T_SDFFRQX4_CSC20L count_reg_0_ ( .D(n6), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[0]) );
  SC7P5T_SDFFRQX4_CSC20L count_reg_1_ ( .D(N2), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[1]) );
  SC7P5T_SDFFRQX4_CSC20L ind_cnt_reg ( .D(n9), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(ind_cnt) );
  SC7P5T_SDFFRQX4_CSC20L count_reg_3_ ( .D(N4), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[3]) );
  SC7P5T_INVX3_CSC20L U12 ( .A(cnt[0]), .Z(n6) );
  SC7P5T_ND2X3_CSC20L U13 ( .A(n8), .B(cnt[1]), .Z(n7) );
  SC7P5T_AN2X4_CSC20L U14 ( .A(cnt[0]), .B(cnt[2]), .Z(n8) );
  SC7P5T_OR3X2_CSC20L U15 ( .A(cnt[2]), .B(n10), .C(cnt[3]), .Z(n5) );
  SC7P5T_INVX2_CSC20L U16 ( .A(n5), .Z(n9) );
  SC7P5T_ND2X2_CSC20L U17 ( .A(n6), .B(cnt[1]), .Z(n10) );
  SC7P5T_AOA211X2_CSC20L U18 ( .C1(cnt[0]), .C2(cnt[1]), .B(cnt[2]), .A(n7),
        .Z(N3) );
  SC7P5T_OA22IA1A2X2_CSC20L U19 ( .A1(cnt[1]), .A2(cnt[0]), .B1(cnt[1]), .B2(
        cnt[0]), .Z(N2) );
  SC7P5T_INVX20_CSC20L U20 ( .A(rst), .Z(n30) );
  SC7P5T_TIELOX1_CSC20L U21 ( .Z(n40) );
  SC7P5T_AO22IA1A2X1_CSC20L U22 ( .A1(n7), .A2(cnt[3]), .B1(cnt[3]), .B2(n7),
        .Z(N4) );
endmodule
```
### testbench
```verilog
module tb_gate_cnt1();

reg clk,rst;
wire [3:0] cnt1;
wire ind_cnt1;

initial begin
 clk <= 1'b1;
 rst <= 1'b0;
 #5 rst <= 1'b1;
 #5 rst <= 1'b0;
 #400 $finish;
end

counter1 GATE_CNT1(clk, rst, cnt1, ind_cnt1);

always #5 clk <= ~clk;

endmodule
```
![testbench](/images/250715_counter_gate_sim.png)
-------------------------------------------
-------------------------------------------
## counter with x problem
### RTL 코드
```verilog
module counter1_xpro (
 input clk, rst,
 output [3:0] cnt,
 output reg ind_cnt
);

reg [3:0] count;

assign cnt = count;
//always @(posedge clk or posedge rst) begin
always @(posedge clk) begin
 //if (rst) begin
//      count <= 4'b0;
 //end
 if (count == 4'd15)
        count <= 0;
 else
        count <= count + 4'b1;
end

always @(posedge clk or posedge rst) begin
        if(rst) begin
                ind_cnt <= 1'b0;
        end else if(count == 4'b10)
                ind_cnt <= 1'b1;
        else
                ind_cnt <= 1'b0;
end

endmodule
```
### netlist （synthesis 결과）
```verilog
module counter1_xpro ( clk, rst, cnt, ind_cnt );
  output [3:0] cnt;
  input clk, rst;
  output ind_cnt;
  wire   N7, N8, N9, net247, n12, n14, n15, n16, n17, n18, n19, n20;

  SC7P5T_SDFFRQNX1_A_CSC20L ind_cnt_reg ( .D(n15), .SI(net247), .SE(net247), 
        .CLK(clk), .RESET(n12), .QN(n19) );
  SC7P5T_SDFFQX4_CSC20L count_reg_1_ ( .D(N7), .SI(net247), .SE(net247), .CLK(
        clk), .Q(cnt[1]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_3_ ( .D(N9), .SI(net247), .SE(net247), .CLK(
        clk), .Q(cnt[3]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_2_ ( .D(N8), .SI(net247), .SE(net247), .CLK(
        clk), .Q(cnt[2]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_0_ ( .D(n14), .SI(net247), .SE(net247), 
        .CLK(clk), .Q(cnt[0]) );
  SC7P5T_INVX3_CSC20L U21 ( .A(cnt[0]), .Z(n14) );
  SC7P5T_AN3X4_CSC20L U22 ( .A(cnt[1]), .B(cnt[2]), .C(cnt[0]), .Z(n17) );
  SC7P5T_AO22IA1A2X2_CSC20L U23 ( .A1(n16), .A2(cnt[3]), .B1(n16), .B2(cnt[3]), 
        .Z(N9) );
  SC7P5T_OA22IA1A2X2_CSC20L U24 ( .A1(cnt[0]), .A2(cnt[1]), .B1(cnt[0]), .B2(
        cnt[1]), .Z(N7) );
  SC7P5T_ND2X2_CSC20L U25 ( .A(n14), .B(cnt[1]), .Z(n18) );
  SC7P5T_OR3X2_CSC20L U26 ( .A(cnt[2]), .B(n18), .C(cnt[3]), .Z(n20) );
  SC7P5T_INVX2_CSC20L U27 ( .A(n20), .Z(n15) );
  SC7P5T_INVX4_CSC20L U28 ( .A(n17), .Z(n16) );
  SC7P5T_AOA211X2_CSC20L U29 ( .C1(cnt[1]), .C2(cnt[0]), .B(cnt[2]), .A(n16), 
        .Z(N8) );
  SC7P5T_INVX20_CSC20L U30 ( .A(rst), .Z(n12) );
  SC7P5T_INVX1_CSC20L U31 ( .A(n19), .Z(ind_cnt) );
  SC7P5T_TIELOX1_CSC20L U32 ( .Z(net247) );
endmodule
```
### testbench
```verilog
`timescale 1ps/1fs

module tb_gate_cnt1_xpro();

reg clk,rst;
wire [3:0] cnt1;
wire ind_cnt1;

initial begin
 clk <= 1'b1;
 rst <= 1'b0;
 #5 rst <= 1'b1;
 #5 rst <= 1'b0;
 #400 $finish;
end

counter1_xpro GATE_CNT1_XPRO(clk, rst, cnt1, ind_cnt1);

always #5 clk <= ~clk;

endmodule
```
![testbench](/images/250715_counter_xpro_gate_sim.png)
