; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-p7:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

; Function Attrs: nounwind
define ptx_kernel void @compute_position_kernel(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) readnone captures(none) %4, ptr addrspace(1) readnone captures(none) %5) local_unnamed_addr #0 !dbg !4 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !7
  %8 = zext nneg i32 %7 to i64, !dbg !8
  %9 = getelementptr i32, ptr addrspace(1) %2, i64 %8, !dbg !9
  %10 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %9) #2, !dbg !10
  %11 = getelementptr i32, ptr addrspace(1) %3, i64 %8, !dbg !11
  %12 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %11) #2, !dbg !12
  %.not = icmp eq i32 %7, 0, !dbg !13
  br i1 %.not, label %._crit_edge, label %.lr.ph, !dbg !13

.lr.ph:                                           ; preds = %6, %.lr.ph
  %13 = phi i64 [ %18, %.lr.ph ], [ 0, %6 ]
  %14 = phi i64 [ %19, %.lr.ph ], [ 0, %6 ]
  %15 = getelementptr i32, ptr addrspace(1) %3, i64 %14, !dbg !14
  %16 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %15) #2, !dbg !15
  %17 = sext i32 %16 to i64, !dbg !16
  %18 = add i64 %13, %17, !dbg !16
  %19 = add nuw nsw i64 %14, 1, !dbg !13
  %exitcond.not = icmp eq i64 %19, %8, !dbg !13
  br i1 %exitcond.not, label %._crit_edge, label %.lr.ph, !dbg !13

._crit_edge:                                      ; preds = %.lr.ph, %6
  %.lcssa = phi i64 [ 0, %6 ], [ %18, %.lr.ph ], !dbg !17
  %20 = add i32 %12, 511, !dbg !18
  %21 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !22
  %22 = getelementptr i64, ptr addrspace(1) %0, i64 %.lcssa, !dbg !23
  %23 = icmp sgt i32 %20, 511, !dbg !24
  br i1 %23, label %.lr.ph4.preheader, label %._crit_edge5, !dbg !24

.lr.ph4.preheader:                                ; preds = %._crit_edge
  %24 = and i32 %21, 127, !dbg !22
  %25 = lshr i32 %20, 9, !dbg !25
  %26 = zext nneg i32 %24 to i64, !dbg !24
  %27 = zext nneg i32 %12 to i64, !dbg !24
  %wide.trip.count = zext nneg i32 %25 to i64, !dbg !24
  br label %.lr.ph4, !dbg !24

.lr.ph4:                                          ; preds = %.lr.ph4.preheader, %.lr.ph4
  %indvars.iv = phi i64 [ 0, %.lr.ph4.preheader ], [ %indvars.iv.next, %.lr.ph4 ]
  %28 = shl i64 %indvars.iv, 9, !dbg !26
  %29 = or disjoint i64 %28, %26, !dbg !27
  %30 = or disjoint i64 %29, 128, !dbg !27
  %31 = or disjoint i64 %29, 256, !dbg !27
  %32 = or disjoint i64 %29, 384, !dbg !27
  %33 = icmp slt i64 %29, %27, !dbg !28
  %34 = icmp slt i64 %30, %27, !dbg !28
  %35 = icmp slt i64 %31, %27, !dbg !28
  %36 = icmp slt i64 %32, %27, !dbg !28
  %37 = getelementptr i64, ptr addrspace(1) %22, i64 %29, !dbg !29
  %38 = getelementptr i64, ptr addrspace(1) %22, i64 %30, !dbg !29
  %39 = getelementptr i64, ptr addrspace(1) %22, i64 %31, !dbg !29
  %40 = getelementptr i64, ptr addrspace(1) %22, i64 %32, !dbg !29
  %41 = trunc nuw nsw i64 %29 to i32, !dbg !30
  %42 = add i32 %10, %41, !dbg !30
  %43 = trunc nuw nsw i64 %30 to i32, !dbg !30
  %44 = add i32 %10, %43, !dbg !30
  %45 = trunc nuw nsw i64 %31 to i32, !dbg !30
  %46 = add i32 %10, %45, !dbg !30
  %47 = trunc nuw nsw i64 %32 to i32, !dbg !30
  %48 = add i32 %10, %47, !dbg !30
  %49 = sext i32 %42 to i64, !dbg !31
  %50 = sext i32 %44 to i64, !dbg !31
  %51 = sext i32 %46 to i64, !dbg !31
  %52 = sext i32 %48 to i64, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b64 [ $1 + 0 ], { $0 };", "l,l,b"(i64 %49, ptr addrspace(1) %37, i1 %33) #2, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b64 [ $1 + 0 ], { $0 };", "l,l,b"(i64 %50, ptr addrspace(1) %38, i1 %34) #2, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b64 [ $1 + 0 ], { $0 };", "l,l,b"(i64 %51, ptr addrspace(1) %39, i1 %35) #2, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b64 [ $1 + 0 ], { $0 };", "l,l,b"(i64 %52, ptr addrspace(1) %40, i1 %36) #2, !dbg !31
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !24
  %exitcond7.not = icmp eq i64 %indvars.iv.next, %wide.trip.count, !dbg !24
  br i1 %exitcond7.not, label %._crit_edge5, label %.lr.ph4, !dbg !24

._crit_edge5:                                     ; preds = %.lr.ph4, %._crit_edge
  %53 = getelementptr i32, ptr addrspace(1) %1, i64 %8, !dbg !32
  %54 = trunc i64 %.lcssa to i32, !dbg !33
  %55 = icmp eq i32 %21, 0, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %54, ptr addrspace(1) %53, i1 %55) #2, !dbg !33
  ret void, !dbg !34
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 2147483647) i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 1024) i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

attributes #0 = { nounwind "nvvm.reqntid"="128" }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { nounwind }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!2, !3}

!0 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!1 = !DIFile(filename: "forward_batch_info.py", directory: "/sgl-workspace/sglang/python/sglang/srt/model_executor")
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!4 = distinct !DISubprogram(name: "compute_position_kernel", linkageName: "compute_position_kernel", scope: !1, file: !1, line: 1178, type: !5, scopeLine: 1178, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0)
!5 = !DISubroutineType(cc: DW_CC_normal, types: !6)
!6 = !{}
!7 = !DILocation(line: 1186, column: 24, scope: !4)
!8 = !DILocation(line: 1186, column: 30, scope: !4)
!9 = !DILocation(line: 1188, column: 46, scope: !4)
!10 = !DILocation(line: 1188, column: 25, scope: !4)
!11 = !DILocation(line: 1189, column: 40, scope: !4)
!12 = !DILocation(line: 1189, column: 22, scope: !4)
!13 = !DILocation(line: 1193, column: 19, scope: !4)
!14 = !DILocation(line: 1194, column: 50, scope: !4)
!15 = !DILocation(line: 1194, column: 32, scope: !4)
!16 = !DILocation(line: 1194, column: 24, scope: !4)
!17 = !DILocation(line: 1192, column: 30, scope: !4)
!18 = !DILocation(line: 41, column: 22, scope: !19, inlinedAt: !21)
!19 = distinct !DILexicalBlockFile(scope: !4, file: !20, discriminator: 0)
!20 = !DIFile(filename: "standard.py", directory: "/usr/local/lib/python3.12/dist-packages/triton/language")
!21 = !DILocation(line: 1196, column: 32, scope: !4)
!22 = !DILocation(line: 1198, column: 30, scope: !4)
!23 = !DILocation(line: 1200, column: 24, scope: !4)
!24 = !DILocation(line: 1197, column: 19, scope: !4)
!25 = !DILocation(line: 41, column: 28, scope: !19, inlinedAt: !21)
!26 = !DILocation(line: 1198, column: 48, scope: !4)
!27 = !DILocation(line: 1198, column: 44, scope: !4)
!28 = !DILocation(line: 1202, column: 26, scope: !4)
!29 = !DILocation(line: 1200, column: 39, scope: !4)
!30 = !DILocation(line: 1201, column: 25, scope: !4)
!31 = !DILocation(line: 1201, column: 12, scope: !4)
!32 = !DILocation(line: 1204, column: 32, scope: !4)
!33 = !DILocation(line: 1204, column: 37, scope: !4)
!34 = !DILocation(line: 1204, column: 4, scope: !4)
