// Seed: 3586020643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_14 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  nor primCall (id_11, id_3, id_10, id_19, id_20, id_12, id_6, id_5, id_1, id_13);
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_1,
      id_10,
      id_20,
      id_3,
      id_9,
      id_20,
      id_9,
      id_15,
      id_5,
      id_11
  );
  output wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_21;
  logic id_22;
  assign id_8[1] = id_21;
  wire id_23;
  parameter id_24 = 1;
  assign id_14 = id_6;
  wor id_25 = 1;
  logic id_26;
  wire [1 : -1 'b0 !=  -1] id_27;
  wand id_28 = 1;
  logic id_29;
endmodule
