# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask-axi-lite-slave.v" \
"../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask532.v" \
"../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask_axi_lite_master.v" \
"../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask_axi532.v" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/ip/design_1_mask_axi532_0_0/sim/design_1_mask_axi532_0_0.v" \

sv xil_defaultlib  --include "../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../assignment_1_part_3_new.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../assignment_1_part_3_new.srcs/sim_1/imports/assignment_1_part_3_new/part3_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
