<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="description"
        content="Dhanasankar K - Trained VLSI Design & Verification Engineer. Expertise in RTL Design, UVM, SystemVerilog, and FPGA Implementation." />
    <meta name="keywords"
        content="VLSI, RTL Design, Verilog, SystemVerilog, UVM, FPGA, CDC, Digital Design, Verification, SOC, Silicon" />
    <meta name="author" content="Dhanasankar K" />
    <title>Dhanasankar K | Master VLSI Portfolio | Trained Fresher</title>

    <!-- Stylesheets -->
    <link rel="stylesheet" href="css/style.css" />
    <link rel="stylesheet" href="css/profile.css" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css" />
    <link
        href="https://fonts.googleapis.com/css2?family=Orbitron:wght@400;500;700&family=Rajdhani:wght@300;400;500;600;700&family=Fira+Code:wght@400;500&display=swap"
        rel="stylesheet">
</head>

<body data-theme="dark">

    <!-- Background Engine -->
    <div class="video-container">
        <video id="vbg" autoplay muted loop playsinline class="bg-video">
            <source src="website_video.mp4" type="video/mp4">
            <source src="videos/website_video.mp4" type="video/mp4">
        </video>
        <div class="video-overlay"></div>
    </div>

    <!-- UI Overlays -->
    <div class="pcb-lines">
        <svg width="100%" height="100%" xmlns="http://www.w3.org/2000/svg">
            <defs>
                <pattern id="pcb-pattern" x="0" y="0" width="200" height="200" patternUnits="userSpaceOnUse">
                    <path d="M 0 100 L 200 100 M 100 0 L 100 200" fill="none" stroke="rgba(0, 242, 255, 0.05)"
                        stroke-width="0.5" />
                    <circle cx="100" cy="100" r="1.5" fill="rgba(0, 242, 255, 0.1)" />
                    <path d="M 20 20 L 50 50 L 150 50 L 180 20" fill="none" stroke="rgba(0, 242, 255, 0.03)"
                        stroke-width="0.5" />
                </pattern>
            </defs>
            <rect width="100%" height="100%" fill="url(#pcb-pattern)" />
        </svg>
    </div>

    <!-- Custom Interface -->
    <div class="cursor-dot"></div>
    <div class="cursor-outline"></div>
    <div class="scroll-progress"></div>

    <!-- Main Navigation -->
    <header id="header" class="header">
        <nav class="navbar">
            <div class="nav-logo">
                <div class="logo-chip"><i class="fas fa-microchip"></i></div>
                <div class="logo-stack">
                    <div class="logo-text">VLSI CORE</div>
                    <div class="logo-subtitle">SYSTEM VERILOG // UVM</div>
                </div>
            </div>

            <!-- Mobile Menu Toggle -->
            <button class="mobile-toggle" id="mobileToggle">
                <i class="fas fa-bars"></i>
            </button>

            <ul class="nav-menu" id="navMenu">
                <li><a href="#home" class="nav-link active">Home</a></li>
                <li><a href="#about" class="nav-link">About</a></li>
                <li><a href="#education" class="nav-link">Education</a></li>
                <li><a href="#experience" class="nav-link">Experience</a></li>
                <li><a href="#skills" class="nav-link">Skills</a></li>
                <li><a href="#projects" class="nav-link">Projects</a></li>
                <li><a href="#blog" class="nav-link">Blog</a></li>
                <li><a href="#contact" class="nav-link">Contact</a></li>
            </ul>
            <button class="theme-toggle" id="themeToggle">
                <i class="fas fa-moon"></i>
            </button>
        </nav>
    </header>


    <!-- Hero Section -->
    <section id="home" class="hero-section">
        <div class="hud-corner hud-corner-tl"></div>
        <div class="hud-corner hud-corner-tr"></div>
        <div class="hud-corner hud-corner-bl"></div>
        <div class="hud-corner hud-corner-br"></div>
        <div class="hero-content">
            <!-- Core Identity - Centered -->
            <div class="hero-text full-width-hero">
                <div class="profile-container animate-on-scroll">
                    <div class="profile-glow"></div>
                    <img src="images/your-photo.jpg" alt="Dhanasankar K" class="profile-img">
                    <div class="profile-ring"></div>
                </div>
                <h1 class="hero-title">Dhanasankar K</h1>
                <div class="hero-tagline">
                    <span class="typewriter" id="typewriter"></span>
                    <span class="cursor">|</span>
                </div>
                <p class="hero-description animate-on-scroll">
                    Professional <span class="highlight">VLSI Design Engineer</span> specializing in
                    advanced <span class="highlight">RTL Design</span>, scalable <span class="highlight">UVM
                        Verification</span> environments, and high-performance <span class="highlight">FPGA</span>
                    systems.
                </p>

                <div class="hero-buttons animate-on-scroll">
                    <a href="#projects" class="btn btn-primary">
                        <i class="fas fa-microchip"></i> Projects
                    </a>
                    <a href="#" class="btn btn-secondary">
                        <i class="fas fa-download"></i> Tech Resume
                    </a>
                </div>
            </div>
        </div>

        <!-- Scroll Indicator -->
        <div class="scroll-indicator animate-on-scroll">
            <span class="scroll-text">SCANNING_DOWN</span>
            <div class="scroll-bar-trail">
                <div class="scroll-bar-dot"></div>
            </div>
        </div>

        <canvas id="particleCanvas"></canvas>
    </section>

    <!-- Global Stats -->
    <section class="container stats-summary">
        <div class="stats-grid">
            <div class="stat-item project-card animate-on-scroll">
                <div class="stat-icon"><i class="fas fa-code-branch"></i></div>
                <div class="stat-val">50+</div>
                <div class="stat-name">HDL IP Cores</div>
                <p class="stat-desc">Designed and verified from scratch</p>
            </div>
            <div class="stat-item project-card animate-on-scroll">
                <div class="stat-icon"><i class="fas fa-bolt"></i></div>
                <div class="stat-val">46</div>
                <div class="stat-name">FPGA DSP Filters</div>
                <p class="stat-desc">High-performance image processing modules</p>
            </div>
            <div class="stat-item project-card animate-on-scroll">
                <div class="stat-icon"><i class="fas fa-check-double"></i></div>
                <div class="stat-val">100%</div>
                <div class="stat-name">HDLBits Complete</div>
                <p class="stat-desc">Rank 1 achiever in digital logic</p>
            </div>
        </div>
    </section>

    <!-- Module Info (About) -->
    <section id="about" class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">01.</span> Core Architecture
            <div class="title-line"></div>
        </h2>
        <div class="about-grid">
            <div class="project-card animate-on-scroll">
                <h3 class="highlight-title">Biography</h3>
                <p>Aspiring and enthusiastic VLSI Design Verification Engineer with hands-on experience in Verilog,
                    SystemVerilog, and UVM
                    methodology. Skilled in testbench development, functional verification, and waveform analysis using
                    Vivado and other EDA
                    tools. Passionate about ensuring design quality and functional correctness through efficient
                    verification strategies. Seeking a
                    challenging role in a reputed organization to apply my skills and contribute to the success of
                    advanced FPGA/ASIC design
                    projects.</p>
                <div class="bio-tags">
                    <span>RTL Design</span>
                    <span>UVM Verification</span>
                    <span>FPGA</span>
                </div>
            </div>
            <div class="project-card animate-on-scroll">
                <h3 class="highlight-title">Mission Brief</h3>
                <p>To engineer highly efficient, low-power, and robust silicon solutions that power the next generation
                    of computing. Committed to continuous learning in advanced DV techniques and SoC architecture.</p>
                <blockquote
                    style="border-left: 2px solid var(--primary); padding-left: 1rem; margin-top: 1rem; font-style: italic; color: var(--text-muted);">
                    "Excellence in VLSI is not just about logic; it's about the precision of timing and the rigor of
                    verification."
                </blockquote>
            </div>
        </div>
    </section>

    <!-- Education Section -->
    <section id="education" class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">02.</span> Education
            <div class="title-line"></div>
        </h2>
        <div class="training-container">
            <div class="training-card project-card animate-on-scroll">
                <div class="training-header">
                    <h3>B.E. Electronics and Communication Engineering</h3>
                    <p class="highlight">Government College of Engineering, Erode | 2021 – 2025</p>
                </div>
            </div>
            <div class="training-card project-card animate-on-scroll" style="margin-top: 1rem;">
                <div class="training-header">
                    <h3>Higher Secondary Education</h3>
                    <p class="highlight">Government Boys Higher Secondary School, Gandarvakkottai | 2021</p>
                </div>
            </div>
        </div>
    </section>

    <!-- Experience Section -->
    <section id="experience" class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">03.</span> Experience
            <div class="title-line"></div>
        </h2>
        <div class="training-container">
            <!-- Silicon Craft Trainee -->
            <div class="training-card project-card animate-on-scroll">
                <div class="training-header">
                    <h3>Silicon Craft VLSI Training & Research Institute</h3>
                    <p class="highlight">Design Verification Trainee | Feb 2025 – Present</p>
                </div>
                <div class="training-content">
                    <ul>
                        <li>Gained strong understanding of digital design concepts including combinational and
                            sequential logic.</li>
                        <li>Explored Verilog and SystemVerilog RTL coding for counters, FSMs, and data path designs.
                        </li>
                        <li>Practiced RTL-to-gate-level synthesis, debugging, and waveform analysis using industry
                            tools.</li>
                        <li>Implemented and verified communication protocols (UART, SPI, I2C, APB) with testbenches.
                        </li>
                    </ul>
                </div>
            </div>

            <!-- Silicon Craft Intern -->
            <div class="training-card project-card animate-on-scroll" style="margin-top: 2rem;">
                <div class="training-header">
                    <h3>Silicon Craft VLSI Training & Research Institute</h3>
                    <p class="highlight">VLSI Intern | Jul – Aug 2024</p>
                </div>
                <div class="training-content">
                    <ul>
                        <li>Learned FPGA design flow, testbench creation, and waveform debugging.</li>
                        <li>Gained experience in RTL synthesis, bitstream generation, and hardware testing.</li>
                        <li>Designed digital circuits (logic gates, MUX, decoders, flip-flops) using Verilog.</li>
                        <li>Contributed to a secure digital voting machine through counters and control logic design.
                        </li>
                    </ul>
                </div>
            </div>

            <!-- TechVolt Intern -->
            <div class="training-card project-card animate-on-scroll" style="margin-top: 2rem;">
                <div class="training-header">
                    <h3>TechVolt Pvt. Ltd</h3>
                    <p class="highlight">Embedded Systems and IoT Intern | Jun – Jul 2023</p>
                </div>
                <div class="training-content">
                    <ul>
                        <li>Gained hands-on experience in microcontroller programming and IoT development.</li>
                        <li>Interfaced sensors and actuators using ESP8266, ESP32, and NodeMCU boards.</li>
                        <li>Built real-time data acquisition systems with Arduino and NodeMCU.</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Technical Pillars Section -->
    <section id="skills" class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">04.</span> Skills
            <div class="title-line"></div>
        </h2>
        <div class="technical-grid">
            <!-- Digital Design Pillar -->
            <div class="technical-card project-card animate-on-scroll">
                <div class="pillar-header">
                    <i class="fas fa-layer-group"></i>
                    <h3>Digital Design Fundamentals</h3>
                </div>
                <ul class="technical-bullets">
                    <li><strong>Number Systems:</strong> Proficient in Binary, Hex, Gray code conversions & arithmetic.
                    </li>
                    <li><strong>Combinational Logic:</strong> Expert in K-Map optimization, Mux/De-mux,
                        Encoders/Decoders, and Adders/Subtractors.</li>
                    <li><strong>Sequential Logic:</strong> Deep understanding of Latches, Flip-Flops (SR, JK, D, T),
                        Counters (Sync/Async), and Shift Registers.</li>
                    <li><strong>Finite State Machines (FSM):</strong> Skilled in Mealy and Moore machine architectures,
                        state reduction, and transition optimization.</li>
                    <li><strong>Timing Analysis:</strong> Understanding of Setup time, Hold time, Clock Skew, and
                        Metastability in digital circuits.</li>
                </ul>
            </div>

            <!-- Verilog Pillar -->
            <div class="technical-card project-card animate-on-scroll">
                <div class="pillar-header">
                    <i class="fas fa-code"></i>
                    <h3>Verilog HDL & RTL Design</h3>
                </div>
                <ul class="technical-bullets">
                    <li><strong>Coding Styles:</strong> Expertise in Structural, Dataflow, and Behavioral modeling
                        styles.</li>
                    <li><strong>Synthesizable RTL:</strong> Writing clean, synthesizable code avoiding unintended
                        latches and inferred logic.</li>
                    <li><strong>Assignments:</strong> In-depth understanding of Blocking vs Non-blocking assignments and
                        their impact on hardware.</li>
                    <li><strong>Constructs:</strong> Proficient with Tasks, Functions, Generate blocks, and
                        Parameterized modeling.</li>
                    <li><strong>Testbench:</strong> Developing robust self-checking testbenches using file I/O and
                        timing controls.</li>
                </ul>
            </div>

            <!-- SystemVerilog Pillar -->
            <div class="technical-card project-card animate-on-scroll">
                <div class="pillar-header">
                    <i class="fas fa-microchip"></i>
                    <h3>SystemVerilog Verification</h3>
                </div>
                <ul class="technical-bullets">
                    <li><strong>OOP Concepts:</strong> Mastering Classes, Objects, Inheritance, Polymorphism, and
                        Encapsulation for verification.</li>
                    <li><strong>Randomization:</strong> Implementing constrained-random stimulus generation using `rand`
                        and `randc`.</li>
                    <li><strong>IPC Mechanisms:</strong> Expertise in using Mailboxes, Semaphores, and Events for
                        synchronization.</li>
                    <li><strong>Functional Coverage:</strong> Developing Covergroups and Coverpoints to track
                        verification progress.</li>
                    <li><strong>Interfaces & Modports:</strong> Using Interfaces to simplify connection between design
                        and testbench.</li>
                </ul>
            </div>

            <!-- UVM Pillar -->
            <div class="technical-card project-card animate-on-scroll">
                <div class="pillar-header">
                    <i class="fas fa-check-double"></i>
                    <h3>UVM Methodology Expertise</h3>
                </div>
                <ul class="technical-bullets">
                    <li><strong>UVM Architecture:</strong> Building scalable environments with Agents, Drivers,
                        Monitors, Scoreboards, and Envs.</li>
                    <li><strong>Phase Management:</strong> Understanding of Build, Connect, End_of_elaboration, and Run
                        phases (objections).</li>
                    <li><strong>Factory Mechanism:</strong> Implementing component and object overrides for flexible
                        testbench modification.</li>
                    <li><strong>Config DB:</strong> Efficiently passing configuration and interface handles using
                        `uvm_config_db`.</li>
                    <li><strong>TLM Interfaces:</strong> Mastery of TLM Put/Get ports and Analysis ports for component
                        communication.</li>
                </ul>
            </div>

            <!-- Communication Protocols Pillar -->
            <div class="technical-card project-card animate-on-scroll">
                <div class="pillar-header">
                    <i class="fas fa-network-wired"></i>
                    <h3>Protocols & Bus Interfaces</h3>
                </div>
                <ul class="technical-bullets">
                    <li><strong>AMBA APB:</strong> Understanding of Peripheral Bus protocol with PSEL, PENABLE, and
                        PREADY handshaking.</li>
                    <li><strong>AMBA AXI4-Lite:</strong> Knowledge of high-performance burst communications and
                        memory-mapped interfaces.</li>
                    <li><strong>I2C Protocol:</strong> Mastering Start/Stop conditions, 7-bit addressing, and ACK/NACK
                        handshake logic.</li>
                    <li><strong>SPI Interface:</strong> Expertise in full-duplex communication with CPOL/CPHA
                        configuration.</li>
                    <li><strong>UART:</strong> Implementation of asynchronous serial communication with
                        Start/Stop/Parity bit logic.</li>
                </ul>
            </div>
        </div>
    </section>

    <!-- IP Inventory (Projects) -->
    <section id="projects" class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">05.</span> Projects
            <div class="title-line"></div>
        </h2>
        <!-- UVM Verification -->
        <h3 class="subsection-title">UVM Verification</h3>
        <div class="projects-grid" id="grid-uvm"></div>

        <!-- SystemVerilog -->
        <h3 class="subsection-title" style="margin-top: 3rem;">SystemVerilog</h3>
        <div class="projects-grid" id="grid-sv"></div>

        <!-- Verilog RTL -->
        <h3 class="subsection-title" style="margin-top: 3rem;">Verilog RTL</h3>
        <div class="projects-grid" id="grid-verilog"></div>

        <!-- FPGA Implementation -->
        <h3 class="subsection-title" style="margin-top: 3rem;">FPGA Implementation</h3>
        <div class="projects-grid" id="grid-fpga"></div>
    </section>

    <!-- Insights Hub (Blog/Articles) -->
    <section id="blog" class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">06.</span> Blog
            <div class="title-line"></div>
        </h2>
        <div class="insights-grid">
            <article class="insight-card project-card animate-on-scroll">
                <div class="insight-badge">Technical Deep-Dive</div>
                <h3>Understanding CDC (Clock Domain Crossing)</h3>
                <p>A comprehensive analysis of metastability, 2-flop synchronizers, and asynchronous FIFO design in
                    multi-clock domains.</p>
                <a href="#" class="btn-text">Initiate Read Sequence <i class="fas fa-arrow-right"></i></a>
            </article>
            <article class="insight-card project-card animate-on-scroll">
                <div class="insight-badge">Methodology</div>
                <h3>The Power of UVM Configurations</h3>
                <p>Exploring the `uvm_config_db` and how it enables highly reusable and parameterized verification
                    environments.</p>
                <a href="#" class="btn-text">Initiate Read Sequence <i class="fas fa-arrow-right"></i></a>
            </article>
            <article class="insight-card project-card animate-on-scroll">
                <div class="insight-badge">RTL Optimization</div>
                <h3>Low-Power Design Techniques</h3>
                <p>Implementing clock gating, operand isolation, and efficient state machine encoding for
                    power-sensitive applications.</p>
                <a href="#" class="btn-text">Initiate Read Sequence <i class="fas fa-arrow-right"></i></a>
            </article>
        </div>
    </section>

    <!-- Interactive Gate Simulator -->
    <section class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">07.</span> Logic Gate Simulator
            <div class="title-line"></div>
        </h2>
        <div class="gate-simulator project-card animate-on-scroll">
            <div class="sim-header">
                <h3>Interactive Logic Gate Demonstrator</h3>
                <p>Select a gate, change inputs, and see the output in real-time!</p>
            </div>

            <!-- Gate Selection -->
            <div class="gate-selection">
                <div class="gate-label">SELECT GATE</div>
                <div class="gate-buttons">
                    <button class="gate-btn active" data-gate="AND">AND</button>
                    <button class="gate-btn" data-gate="OR">OR</button>
                    <button class="gate-btn" data-gate="NOT">NOT</button>
                    <button class="gate-btn" data-gate="NAND">NAND</button>
                    <button class="gate-btn" data-gate="NOR">NOR</button>
                    <button class="gate-btn" data-gate="XOR">XOR</button>
                    <button class="gate-btn" data-gate="XNOR">XNOR</button>
                </div>
            </div>

            <!-- Gate Display -->
            <div class="gate-display">
                <!-- Input A -->
                <div class="input-wire input-a">
                    <span class="input-label">A</span>
                    <button class="input-btn" id="inputA">0</button>
                    <div class="wire"></div>
                </div>

                <!-- Input B (hidden for NOT gate) -->
                <div class="input-wire input-b" id="inputBWire">
                    <span class="input-label">B</span>
                    <button class="input-btn" id="inputB">0</button>
                    <div class="wire"></div>
                </div>

                <!-- Gate Symbol -->
                <div class="gate-symbol-box" id="gateSymbol">
                    <div class="gate-name" id="gateName">AND</div>
                    <div class="gate-shape"></div>
                </div>

                <!-- Output -->
                <div class="output-wire">
                    <div class="wire"></div>
                    <div class="output-circle" id="outputY">0</div>
                    <span class="output-label">Y</span>
                </div>
            </div>

            <!-- Truth Table -->
            <div class="truth-table-section">
                <div class="table-title">TRUTH TABLE</div>
                <table class="truth-table" id="truthTable">
                    <thead>
                        <tr>
                            <th>A</th>
                            <th>B</th>
                            <th>Y</th>
                        </tr>
                    </thead>
                    <tbody id="truthTableBody">
                    </tbody>
                </table>
            </div>

            <!-- Boolean Expression -->
            <div class="expression-box">
                <span class="expr-label">Expression:</span>
                <span class="expr-value" id="boolExpression">Y = A · B</span>
            </div>
        </div>
    </section>

    <!-- I/O Interface (Contact) -->
    <section id="contact" class="container">
        <h2 class="section-title animate-on-scroll">
            <span class="title-number">08.</span> Contact
            <div class="title-line"></div>
        </h2>
        <div class="contact-detailed-grid">
            <div class="contact-info-panel project-card animate-on-scroll">
                <div class="contact-method">
                    <div class="icon"><i class="fas fa-map-marker-alt"></i></div>
                    <div class="text">
                        <label>Current Location</label>
                        <p>Chennai, Tamil Nadu, India</p>
                    </div>
                </div>
                <div class="contact-method">
                    <div class="icon"><i class="fas fa-envelope"></i></div>
                    <div class="text">
                        <label>Direct Mail</label>
                        <a href="mailto:kdhanasankar7@gmail.com">kdhanasankar7@gmail.com</a>
                    </div>
                </div>
                <div class="contact-method">
                    <div class="icon"><i class="fas fa-mobile-alt"></i></div>
                    <div class="text">
                        <label>Direct Pulse</label>
                        <a href="tel:+919384320190">+91 9384320190</a>
                    </div>
                </div>
                <div class="contact-socials">
                    <a href="https://github.com/DHANASANKAR2003" target="_blank" class="social-btn"><i
                            class="fab fa-github"></i> GitHub</a>
                    <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank" class="social-btn"><i
                            class="fab fa-linkedin"></i> LinkedIn</a>
                </div>
            </div>

            <div class="contact-form-panel project-card animate-on-scroll">
                <form id="contactForm" class="high-tech-form">
                    <div class="form-row">
                        <div class="input-field">
                            <input type="text" id="userName" required>
                            <label>IDENTIFIER (NAME)</label>
                        </div>
                        <div class="input-field">
                            <input type="email" id="userEmail" required>
                            <label>CHANNEL_ID (EMAIL)</label>
                        </div>
                    </div>
                    <div class="input-field full-width">
                        <textarea id="userMsg" required rows="5"></textarea>
                        <label>DATA_STREAM (MESSAGE)</label>
                    </div>
                    <button type="submit" class="btn btn-primary glow-btn">
                        <i class="fas fa-satellite-dish"></i> BROADCAST MESSAGE
                    </button>
                </form>
            </div>
        </div>
    </section>

    <!-- Final Infrastructure -->
    <footer class="master-footer">
        <div class="container footer-content">
            <div class="footer-left">
                <div class="logo-text">DK VLSI SOLUTIONS</div>
                <p>Architecting the future of silicon, one gate at a time.</p>
            </div>
            <div class="footer-center">
                <div class="clock" id="systemClock">00:00:00 UTC</div>
            </div>
            <div class="footer-right">
                <p>&copy; 2025 Dhanasankar K. All Rights Reserved.</p>
                <div class="footer-links">
                    <a href="#">Security</a>
                    <a href="#">Privacy</a>
                    <a href="#">Terms</a>
                </div>
            </div>
        </div>
    </footer>

    <!-- Global Interface Components -->
    <a href="https://wa.me/919384320190" class="floating-action-btn wa-btn" target="_blank">
        <i class="fab fa-whatsapp"></i>
    </a>
    <button id="scrollTopBtn" class="floating-action-btn scroll-btn">
        <i class="fas fa-chevron-up"></i>
    </button>

    <!-- Advanced Modal Template -->
    <div id="projectModal" class="modal-overlay">
        <div class="modal-window">
            <button class="modal-exit">&times;</button>
            <div class="modal-body-content">
                <!-- Content injected via JavaScript -->
            </div>
        </div>
    </div>

    <!-- Scripts Core -->
    <script src="js/particles.js"></script>
    <script src="js/animations.js"></script>
    <script src="js/projects.js"></script>
    <script src="js/logicSim.js"></script>
    <script src="js/script.js"></script>
</body>

</html>
