{"hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker"]]},"topicSections":[{"identifiers":["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser\/Constraint"],"title":"Extended Enumerations"}],"identifier":{"url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser","interfaceLanguage":"swift"},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmodelchecker\/tctlparser"]}],"metadata":{"modules":[{"name":"VHDLModelChecker"}],"roleHeading":"Extended Module","externalID":"s:m:s:e:s:10TCTLParser10ConstraintO16VHDLModelCheckerE11coefficientSuvp","symbolKind":"extension","title":"TCTLParser","role":"collection"},"sections":[],"schemaVersion":{"patch":0,"minor":3,"major":0},"references":{"doc://VHDLModelChecker/documentation/VHDLModelChecker/TCTLParser":{"title":"TCTLParser","abstract":[],"url":"\/documentation\/vhdlmodelchecker\/tctlparser","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser","role":"collection","type":"topic","kind":"symbol"},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/TCTLParser/Constraint":{"abstract":[{"type":"codeVoice","code":"SIRepresentable"},{"text":" conformance.","type":"text"}],"kind":"symbol","navigatorTitle":[{"text":"Constraint","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser\/Constraint","title":"Constraint","type":"topic","url":"\/documentation\/vhdlmodelchecker\/tctlparser\/constraint","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:10TCTLParser10ConstraintO","text":"Constraint","kind":"identifier"}]}}}