

================================================================
== Vitis HLS Report for 'debouncer'
================================================================
* Date:           Wed Dec 11 12:59:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        debouncer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.303 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:4]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:4]   --->   Operation 3 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_in"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_out"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%btn_in_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %btn_in" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:4]   --->   Operation 8 'read' 'btn_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:36]   --->   Operation 9 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.86ns)   --->   "%switch_ln36 = switch i2 %state_load, void %sw.epilog, i2 0, void %sw.bb, i2 1, void %sw.bb1, i2 2, void %sw.bb15" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:36]   --->   Operation 10 'switch' 'switch_ln36' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%select_ln62 = select i1 %btn_in_read, i2 2, i2 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:62]   --->   Operation 11 'select' 'select_ln62' <Predicate = (state_load == 2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%store_ln64 = store i2 %select_ln62, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:64]   --->   Operation 12 'store' 'store_ln64' <Predicate = (state_load == 2)> <Delay = 1.82>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "%br_ln69 = br void %sw.epilog" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:69]   --->   Operation 13 'br' 'br_ln69' <Predicate = (state_load == 2)> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%counter_load = load i64 %counter" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 14 'load' 'counter_load' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.52ns)   --->   "%icmp_ln48 = icmp_ne  i64 %counter_load, i64 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln48' <Predicate = (state_load == 1)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "%and_ln48 = and i1 %icmp_ln48, i1 %btn_in_read" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 16 'and' 'and_ln48' <Predicate = (state_load == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %and_ln48, void %if.else6, void %if.then5" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 17 'br' 'br_ln48' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.52ns)   --->   "%icmp_ln52 = icmp_eq  i64 %counter_load, i64 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 18 'icmp' 'icmp_ln52' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln52)   --->   "%and_ln52 = and i1 %icmp_ln52, i1 %btn_in_read" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 19 'and' 'and_ln52' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln52 = select i1 %and_ln52, i2 2, i2 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 20 'select' 'select_ln52' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%store_ln53 = store i2 %select_ln52, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:53]   --->   Operation 21 'store' 'store_ln53' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 1.82>
ST_1 : Operation 22 [1/1] (1.70ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 22 'br' 'br_ln0' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 1.70>
ST_1 : Operation 23 [1/1] (3.52ns)   --->   "%next_counter = add i64 %counter_load, i64 18446744073709551615" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:49]   --->   Operation 23 'add' 'next_counter' <Predicate = (state_load == 1 & and_ln48)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%store_ln50 = store i2 1, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:50]   --->   Operation 24 'store' 'store_ln50' <Predicate = (state_load == 1 & and_ln48)> <Delay = 1.82>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%br_ln52 = br void %sw.epilog" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = (state_load == 1 & and_ln48)> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i1 %btn_in_read" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:40]   --->   Operation 26 'zext' 'zext_ln40' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%store_ln40 = store i2 %zext_ln40, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:40]   --->   Operation 27 'store' 'store_ln40' <Predicate = (state_load == 0)> <Delay = 1.82>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%br_ln45 = br void %sw.epilog" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:45]   --->   Operation 28 'br' 'br_ln45' <Predicate = (state_load == 0)> <Delay = 1.70>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%next_counter_1 = phi i64 0, void %sw.bb15, i64 500000, void %sw.bb, i64 %next_counter, void %if.then5, i64 0, void %if.else6, i64 500000, void %entry"   --->   Operation 29 'phi' 'next_counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_tmp = phi i1 1, void %sw.bb15, i1 0, void %sw.bb, i1 0, void %if.then5, i1 0, void %if.else6, i1 0, void %entry"   --->   Operation 30 'phi' 'out_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%next_state_load = load i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:76]   --->   Operation 31 'load' 'next_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln76 = store i2 %next_state_load, i2 %state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:76]   --->   Operation 32 'store' 'store_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln77 = store i64 %next_counter_1, i64 %counter" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:77]   --->   Operation 33 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 %out_tmp" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:78]   --->   Operation 34 'write' 'write_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:79]   --->   Operation 35 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.303ns
The critical path consists of the following:
	'load' operation ('counter_load', ../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48) on static variable 'counter' [20]  (0.000 ns)
	'icmp' operation ('icmp_ln52', ../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52) [25]  (3.520 ns)
	'and' operation ('and_ln52', ../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52) [26]  (0.000 ns)
	'select' operation ('select_ln52', ../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52) [27]  (0.993 ns)
	'store' operation ('store_ln53', ../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:53) of variable 'select_ln52', ../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52 on static variable 'next_state' [28]  (1.827 ns)
	blocking operation 0.963 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
