Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: broq4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "broq4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "broq4"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : broq4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Work 2017/AIT Lab/VHDL/Shematik/broq4.vhf" in Library work.
Entity <fjkc_mxilinx_broq4> compiled.
Entity <fjkc_mxilinx_broq4> (Architecture <behavioral>) compiled.
Entity <broq4> compiled.
Entity <broq4> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <broq4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_broq4> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <broq4> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_6_0" for instance <XLXI_6> in unit <broq4>.
    Set user-defined property "HU_SET =  XLXI_9_1" for instance <XLXI_9> in unit <broq4>.
    Set user-defined property "HU_SET =  XLXI_10_2" for instance <XLXI_10> in unit <broq4>.
    Set user-defined property "HU_SET =  XLXI_21_3" for instance <XLXI_21> in unit <broq4>.
Entity <broq4> analyzed. Unit <broq4> generated.

Analyzing generic Entity <FJKC_MXILINX_broq4> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_broq4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_broq4>.
Entity <FJKC_MXILINX_broq4> analyzed. Unit <FJKC_MXILINX_broq4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FJKC_MXILINX_broq4>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/Shematik/broq4.vhf".
Unit <FJKC_MXILINX_broq4> synthesized.


Synthesizing Unit <broq4>.
    Related source file is "D:/Work 2017/AIT Lab/VHDL/Shematik/broq4.vhf".
Unit <broq4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <broq4> ...

Optimizing unit <FJKC_MXILINX_broq4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block broq4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : broq4.ngr
Top Level Output File Name         : broq4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 17
#      AND2B1                      : 4
#      AND3B1                      : 4
#      AND3B2                      : 4
#      INV                         : 1
#      OR3                         : 4
# FlipFlops/Latches                : 4
#      FDC                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                        2  out of   2448     0%  
 Number of Slice Flip Flops:              4  out of   4896     0%  
 Number of 4 input LUTs:                  1  out of   4896     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     92     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
XLXI_9/Q                           | NONE(XLXI_10/I_36_32)  | 1     |
XLXI_6/Q                           | NONE(XLXI_9/I_36_32)   | 1     |
XLXI_21/Q                          | NONE(XLXI_6/I_36_32)   | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.219ns (Maximum Frequency: 310.660MHz)
   Minimum input arrival time before clock: 5.526ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.219ns (frequency: 310.660MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.219ns (Levels of Logic = 2)
  Source:            XLXI_21/I_36_32 (FF)
  Destination:       XLXI_21/I_36_32 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_21/I_36_32 to XLXI_21/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.219ns (2.006ns logic, 1.213ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_9/Q'
  Clock period: 3.171ns (frequency: 315.323MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 2)
  Source:            XLXI_10/I_36_32 (FF)
  Destination:       XLXI_10/I_36_32 (FF)
  Source Clock:      XLXI_9/Q rising
  Destination Clock: XLXI_9/Q rising

  Data Path: XLXI_10/I_36_32 to XLXI_10/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.171ns (2.006ns logic, 1.165ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/Q'
  Clock period: 3.219ns (frequency: 310.660MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.219ns (Levels of Logic = 2)
  Source:            XLXI_9/I_36_32 (FF)
  Destination:       XLXI_9/I_36_32 (FF)
  Source Clock:      XLXI_6/Q rising
  Destination Clock: XLXI_6/Q rising

  Data Path: XLXI_9/I_36_32 to XLXI_9/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.219ns (2.006ns logic, 1.213ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/Q'
  Clock period: 3.219ns (frequency: 310.660MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.219ns (Levels of Logic = 2)
  Source:            XLXI_6/I_36_32 (FF)
  Destination:       XLXI_6/I_36_32 (FF)
  Source Clock:      XLXI_21/Q rising
  Destination Clock: XLXI_21/Q rising

  Data Path: XLXI_6/I_36_32 to XLXI_6/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.219ns (2.006ns logic, 1.213ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              5.526ns (Levels of Logic = 5)
  Source:            Reset (PAD)
  Destination:       XLXI_21/I_36_32 (FF)
  Destination Clock: clk rising

  Data Path: Reset to XLXI_21/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  Reset_IBUF (Reset_IBUF)
     INV:I->O             24   0.612   1.064  XLXI_22 (K)
     begin scope: 'XLXI_21'
     AND3B2:I0->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      5.526ns (3.210ns logic, 2.316ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_9/Q'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              5.526ns (Levels of Logic = 5)
  Source:            Reset (PAD)
  Destination:       XLXI_10/I_36_32 (FF)
  Destination Clock: XLXI_9/Q rising

  Data Path: Reset to XLXI_10/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  Reset_IBUF (Reset_IBUF)
     INV:I->O             24   0.612   1.064  XLXI_22 (K)
     begin scope: 'XLXI_10'
     AND3B2:I0->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      5.526ns (3.210ns logic, 2.316ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_6/Q'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              5.526ns (Levels of Logic = 5)
  Source:            Reset (PAD)
  Destination:       XLXI_9/I_36_32 (FF)
  Destination Clock: XLXI_6/Q rising

  Data Path: Reset to XLXI_9/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  Reset_IBUF (Reset_IBUF)
     INV:I->O             24   0.612   1.064  XLXI_22 (K)
     begin scope: 'XLXI_9'
     AND3B2:I0->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      5.526ns (3.210ns logic, 2.316ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_21/Q'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              5.526ns (Levels of Logic = 5)
  Source:            Reset (PAD)
  Destination:       XLXI_6/I_36_32 (FF)
  Destination Clock: XLXI_21/Q rising

  Data Path: Reset to XLXI_6/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  Reset_IBUF (Reset_IBUF)
     INV:I->O             24   0.612   1.064  XLXI_22 (K)
     begin scope: 'XLXI_6'
     AND3B2:I0->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      5.526ns (3.210ns logic, 2.316ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 2)
  Source:            XLXI_21/I_36_32 (FF)
  Destination:       Out0 (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_21/I_36_32 to Out0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     end scope: 'XLXI_21'
     OBUF:I->O                 3.169          Out0_OBUF (Out0)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_21/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 2)
  Source:            XLXI_6/I_36_32 (FF)
  Destination:       Out1 (PAD)
  Source Clock:      XLXI_21/Q rising

  Data Path: XLXI_6/I_36_32 to Out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     end scope: 'XLXI_6'
     OBUF:I->O                 3.169          Out1_OBUF (Out1)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 2)
  Source:            XLXI_9/I_36_32 (FF)
  Destination:       Out2 (PAD)
  Source Clock:      XLXI_6/Q rising

  Data Path: XLXI_9/I_36_32 to Out2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     end scope: 'XLXI_9'
     OBUF:I->O                 3.169          Out2_OBUF (Out2)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_9/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 2)
  Source:            XLXI_10/I_36_32 (FF)
  Destination:       Out3 (PAD)
  Source Clock:      XLXI_9/Q rising

  Data Path: XLXI_10/I_36_32 to Out3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     end scope: 'XLXI_10'
     OBUF:I->O                 3.169          Out3_OBUF (Out3)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.84 secs
 
--> 

Total memory usage is 269404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

