//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.11.02 (64-bit)
//Created Time: Mon May 19 18:30:39 2025

`timescale 100 ps/100 ps
module Integer_Division_Top(
	clk,
	rstn,
	dividend,
	divisor,
	remainder,
	quotient
);
input clk;
input rstn;
input [31:0] dividend;
input [31:0] divisor;
output [31:0] remainder;
output [31:0] quotient;
wire GND;
wire VCC;
wire clk;
wire [31:0] dividend;
wire [31:0] divisor;
wire [31:0] quotient;
wire [31:0] remainder;
wire rstn;
wire \integer_division_inst/integer_division_has_rem_inst/n3472_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3473_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3474_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3475_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3476_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3477_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3478_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3479_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3480_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3481_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3482_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3483_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3484_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3485_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3486_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3487_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3488_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3489_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3490_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3491_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3492_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3493_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3494_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3495_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3496_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3497_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3498_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3499_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3500_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3501_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3502_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3503_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3505_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3506_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3507_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3508_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3509_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3510_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3511_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3512_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3513_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3514_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3515_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3516_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3517_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3518_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3519_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3520_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3521_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3522_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3523_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3524_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3525_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3526_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3527_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3528_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3529_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3530_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3531_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3532_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3533_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3534_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3535_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3536_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3472_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3473_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3473_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3505_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3506_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3507_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3508_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3509_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3510_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3511_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3512_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3513_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3514_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3515_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3516_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3517_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3518_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3519_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3520_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3521_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3522_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3523_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3524_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3525_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3526_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3527_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3528_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3529_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3530_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3531_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3532_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3533_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3534_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3535_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3536_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3473_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3473_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3273_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3273_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3272_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3272_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3271_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3271_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3270_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3270_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3269_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3269_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3268_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3268_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3267_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3267_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3266_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3266_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3265_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3265_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3264_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3264_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3263_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3263_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3262_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3262_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3261_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3261_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3260_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3260_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3259_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3259_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3258_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3258_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3257_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3257_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3256_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3256_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3255_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3255_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3254_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3254_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3253_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3253_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3252_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3252_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3251_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3251_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3250_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3250_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3249_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3249_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3248_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3248_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3247_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3247_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3246_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3246_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3245_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3245_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3244_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3244_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3243_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3243_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3242_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3242_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/n6_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n103_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n102_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n101_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n100_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n99_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n97_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n96_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n95_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n94_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n93_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n92_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n91_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n90_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n88_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n87_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n85_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n84_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n83_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n82_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n80_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n79_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n78_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n77_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n76_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n75_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n74_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n73_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_16 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_17 ;
wire \integer_division_inst/integer_division_has_rem_inst/n96_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n87_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_19 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_20 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_21 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_22 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_23 ;
wire \integer_division_inst/integer_division_has_rem_inst/n89_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/n98_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/n86_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/n72_26 ;
wire \integer_division_inst/integer_division_has_rem_inst/n71_43 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[1]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[2]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[3]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[4]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[5]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[6]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[7]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[8]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[9]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[10]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[11]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[12]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[13]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[14]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[15]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[16]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[17]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[18]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[19]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[20]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[21]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[22]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[23]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[24]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[25]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[26]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[27]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[28]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[29]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[30]_3_3 ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[0] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[1] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[2] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[3] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[4] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[5] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[6] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[7] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[8] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[9] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[10] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[11] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[12] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[13] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[14] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[15] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[16] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[17] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[18] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[19] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[20] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[21] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[22] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[23] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[24] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[25] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[26] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[27] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[28] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[29] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_a[30] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[31] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/reg_dividend ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] ;
wire [1:1] \integer_division_inst/integer_division_has_rem_inst/sign ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] ;
wire [2:2] \integer_division_inst/integer_division_has_rem_inst/sign_0 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] ;
wire [3:3] \integer_division_inst/integer_division_has_rem_inst/sign_1 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] ;
wire [4:4] \integer_division_inst/integer_division_has_rem_inst/sign_2 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] ;
wire [5:5] \integer_division_inst/integer_division_has_rem_inst/sign_3 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] ;
wire [6:6] \integer_division_inst/integer_division_has_rem_inst/sign_4 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/sign_5 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] ;
wire [8:8] \integer_division_inst/integer_division_has_rem_inst/sign_6 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] ;
wire [9:9] \integer_division_inst/integer_division_has_rem_inst/sign_7 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] ;
wire [10:10] \integer_division_inst/integer_division_has_rem_inst/sign_8 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] ;
wire [11:11] \integer_division_inst/integer_division_has_rem_inst/sign_9 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] ;
wire [12:12] \integer_division_inst/integer_division_has_rem_inst/sign_10 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] ;
wire [13:13] \integer_division_inst/integer_division_has_rem_inst/sign_11 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] ;
wire [14:14] \integer_division_inst/integer_division_has_rem_inst/sign_12 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] ;
wire [15:15] \integer_division_inst/integer_division_has_rem_inst/sign_13 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] ;
wire [16:16] \integer_division_inst/integer_division_has_rem_inst/sign_14 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] ;
wire [17:17] \integer_division_inst/integer_division_has_rem_inst/sign_15 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] ;
wire [18:18] \integer_division_inst/integer_division_has_rem_inst/sign_16 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] ;
wire [19:19] \integer_division_inst/integer_division_has_rem_inst/sign_17 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] ;
wire [20:20] \integer_division_inst/integer_division_has_rem_inst/sign_18 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] ;
wire [21:21] \integer_division_inst/integer_division_has_rem_inst/sign_19 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] ;
wire [22:22] \integer_division_inst/integer_division_has_rem_inst/sign_20 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] ;
wire [23:23] \integer_division_inst/integer_division_has_rem_inst/sign_21 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] ;
wire [24:24] \integer_division_inst/integer_division_has_rem_inst/sign_22 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] ;
wire [25:25] \integer_division_inst/integer_division_has_rem_inst/sign_23 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] ;
wire [26:26] \integer_division_inst/integer_division_has_rem_inst/sign_24 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] ;
wire [27:27] \integer_division_inst/integer_division_has_rem_inst/sign_25 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] ;
wire [28:28] \integer_division_inst/integer_division_has_rem_inst/sign_26 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] ;
wire [29:29] \integer_division_inst/integer_division_has_rem_inst/sign_27 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] ;
wire [30:30] \integer_division_inst/integer_division_has_rem_inst/sign_28 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/sign_29 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n98_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n89_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n82_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n78_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n75_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n74_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_18 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_24 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n77_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n81_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/sign[8]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/sign[9]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/sign[10]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/sign[11]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/sign[12]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/sign[14]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/sign[15]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/sign[16]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/sign[17]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/sign[18]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/sign[19]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/sign[20]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/sign[21]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/sign[22]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/sign[23]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/sign[24]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/sign[25]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/sign[26]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/sign[27]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/sign[28]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/sign[29]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/sign[30]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][8]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][9]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][10]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][11]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][12]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][13]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][14]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][15]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][16]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][17]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][18]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][19]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][20]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][21]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][22]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][23]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][24]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][25]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][26]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][27]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][28]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][29]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][30]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][31]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/sign[31]_0_COUT ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3472_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3472_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_16 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n72_17 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3472_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3472_s2 .INIT=16'h4000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3473_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3473_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3473_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3474_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3474_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3474_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3475_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3475_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3475_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3476_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3476_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3476_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3477_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3477_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3477_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3478_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3478_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3478_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3479_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3479_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3479_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3480_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3480_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3480_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3481_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3481_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3481_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3482_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3482_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3482_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3483_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3483_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3483_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3484_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3484_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3484_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3485_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3485_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3485_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3486_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3486_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3486_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3487_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3487_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3487_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3488_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3488_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3488_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3489_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3489_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3489_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3490_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3490_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3490_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3491_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3491_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3491_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3492_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3492_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3492_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3493_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3493_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3493_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3494_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3494_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3494_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3495_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3495_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3495_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3496_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3496_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3496_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3497_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3497_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3497_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3498_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3498_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3498_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3499_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3499_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3499_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3500_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3500_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3500_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3501_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3501_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3501_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3502_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3502_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3502_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3503_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3503_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3503_s2 .INIT=16'h007F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3505_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3505_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3505_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3505_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3506_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3506_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3506_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3506_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3507_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3507_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3507_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3507_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3508_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3508_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3508_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3508_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3509_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3509_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3509_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3509_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3510_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3510_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3510_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3510_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3511_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3511_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3511_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3511_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3512_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3512_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3512_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3512_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3513_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3513_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3513_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3513_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3514_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3514_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3514_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3514_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3515_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3515_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3515_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3515_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3516_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3516_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3516_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3516_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3517_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3517_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3517_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3517_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3518_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3518_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3518_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3518_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3519_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3519_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3519_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3519_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3520_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3520_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3520_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3520_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3521_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3521_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3521_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3521_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3522_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3522_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3522_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3522_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3523_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3523_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3523_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3523_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3524_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3524_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3524_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3524_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3525_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3525_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3525_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3525_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3526_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3526_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3526_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3526_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3527_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3527_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3527_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3527_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3528_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3528_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3528_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3528_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3529_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3529_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3529_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3529_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3530_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3530_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3530_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3530_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3531_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3531_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3531_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3531_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3532_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3532_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3532_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3532_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3533_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3533_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3533_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3533_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3534_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3534_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3534_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3534_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3535_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3535_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3535_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3535_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3536_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3473_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3536_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3536_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3536_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3472_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3472_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3472_s3 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3473_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_19 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n72_20 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3473_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3473_s4 .INIT=16'h4000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3473_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n96_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_23 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3472_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3473_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3473_s5 .INIT=8'h80;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3505_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3242_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [31]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3505_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3505_s3 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3506_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3243_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3506_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3506_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3507_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3244_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3507_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3507_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3508_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3245_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3508_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3508_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3509_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3246_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3509_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3509_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3510_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3247_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3510_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3510_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3511_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3248_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3511_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3511_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3512_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3249_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3512_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3512_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3513_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3250_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3513_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3513_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3514_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3251_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3514_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3514_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3515_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3252_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3515_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3515_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3516_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3253_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3516_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3516_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3517_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3254_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3517_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3517_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3518_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3255_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3518_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3518_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3519_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3256_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3519_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3519_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3520_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3257_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3520_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3520_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3521_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3258_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3521_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3521_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3522_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3259_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3522_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3522_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3523_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3260_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3523_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3523_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3524_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3261_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3524_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3524_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3525_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3262_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3525_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3525_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3526_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3263_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3526_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3526_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3527_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3264_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3527_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3527_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3528_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3265_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3528_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3528_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3529_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3266_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3529_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3529_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3530_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3267_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3530_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3530_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3531_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3268_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3531_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3531_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3532_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3269_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3532_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3532_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3533_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3270_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3533_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3533_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3534_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3271_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3534_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3534_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3535_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3272_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3535_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3535_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3536_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3273_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3536_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3536_s3 .INIT=8'hCA;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3473_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3473_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3473_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3473_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_21 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n72_22 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3473_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3473_s7 .INIT=16'h0200;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_30_s0  (
	.D(dividend[30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_29_s0  (
	.D(dividend[29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_28_s0  (
	.D(dividend[28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_27_s0  (
	.D(dividend[27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_26_s0  (
	.D(dividend[26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_25_s0  (
	.D(dividend[25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_24_s0  (
	.D(dividend[24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_23_s0  (
	.D(dividend[23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_22_s0  (
	.D(dividend[22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_21_s0  (
	.D(dividend[21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_20_s0  (
	.D(dividend[20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_19_s0  (
	.D(dividend[19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_18_s0  (
	.D(dividend[18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_17_s0  (
	.D(dividend[17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_16_s0  (
	.D(dividend[16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_15_s0  (
	.D(dividend[15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_14_s0  (
	.D(dividend[14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_13_s0  (
	.D(dividend[13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_12_s0  (
	.D(dividend[12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_11_s0  (
	.D(dividend[11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_10_s0  (
	.D(dividend[10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_9_s0  (
	.D(dividend[9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_8_s0  (
	.D(dividend[8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0  (
	.D(dividend[7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0  (
	.D(dividend[6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0  (
	.D(dividend[5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0  (
	.D(dividend[4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0  (
	.D(dividend[3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0  (
	.D(dividend[2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0  (
	.D(dividend[1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0  (
	.D(dividend[0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_31_s0  (
	.D(divisor[31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_30_s0  (
	.D(divisor[30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_29_s0  (
	.D(divisor[29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_28_s0  (
	.D(divisor[28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_27_s0  (
	.D(divisor[27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_26_s0  (
	.D(divisor[26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_25_s0  (
	.D(divisor[25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_24_s0  (
	.D(divisor[24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_23_s0  (
	.D(divisor[23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_22_s0  (
	.D(divisor[22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_21_s0  (
	.D(divisor[21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_20_s0  (
	.D(divisor[20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_19_s0  (
	.D(divisor[19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_18_s0  (
	.D(divisor[18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_17_s0  (
	.D(divisor[17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_16_s0  (
	.D(divisor[16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_15_s0  (
	.D(divisor[15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_14_s0  (
	.D(divisor[14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_13_s0  (
	.D(divisor[13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_12_s0  (
	.D(divisor[12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_11_s0  (
	.D(divisor[11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_10_s0  (
	.D(divisor[10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_9_s0  (
	.D(divisor[9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_8_s0  (
	.D(divisor[8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0  (
	.D(divisor[7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0  (
	.D(divisor[6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0  (
	.D(divisor[5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0  (
	.D(divisor[4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0  (
	.D(divisor[3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0  (
	.D(divisor[2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0  (
	.D(divisor[1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0  (
	.D(divisor[0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3472_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3473_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3474_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3475_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3476_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3477_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3478_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3479_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3480_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3481_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3482_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3483_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3484_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3485_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3486_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3487_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3488_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3489_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3490_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3491_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3492_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3493_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3494_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3495_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3496_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3497_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3498_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3499_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3500_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3501_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3502_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3503_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3505_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3506_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3507_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3508_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3509_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3510_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3511_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3512_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3513_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3514_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3515_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3516_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3517_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3518_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3519_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3520_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3521_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3522_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3523_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3524_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3525_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3526_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3527_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3528_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3529_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3530_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3531_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3532_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3533_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3534_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3535_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3536_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_31_s0  (
	.D(dividend[31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3273_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3273_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3273_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3273_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3272_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3273_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3272_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3272_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3272_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3271_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3272_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3271_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3271_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3271_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3270_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3271_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3270_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3270_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3270_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3269_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3270_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3269_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3269_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3269_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3268_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3269_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3268_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3268_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3268_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3267_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3268_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3267_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3267_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3267_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3266_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3267_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3266_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3266_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3266_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3265_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3266_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3265_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3265_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3265_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3264_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3265_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3264_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3264_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3264_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3263_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3264_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3263_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3263_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3263_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3262_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3263_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3262_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3262_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3262_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3261_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3262_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3261_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3261_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3261_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3260_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3261_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3260_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3260_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3260_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3259_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3260_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3259_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3259_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3259_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3258_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3259_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3258_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3258_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3258_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3257_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3258_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3257_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3257_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3257_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3256_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3257_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3256_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3256_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3256_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3255_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3256_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3255_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3255_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3255_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3254_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3255_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3254_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3254_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3254_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3253_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3254_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3253_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3253_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3253_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3252_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3253_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3252_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3252_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3252_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3251_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3252_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3251_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3251_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3251_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3250_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3251_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3250_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3250_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3250_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3249_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3250_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3249_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3249_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3249_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3248_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3249_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3248_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3248_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3248_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3247_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3248_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3247_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3247_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3247_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3246_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3247_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3246_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3246_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3246_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3245_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3246_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3245_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3245_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3245_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3244_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3245_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3244_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3244_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3244_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3243_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3244_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3243_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3243_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3243_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3242_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3243_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3242_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3242_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3242_s .ALU_MODE=0;
INV \integer_division_inst/integer_division_has_rem_inst/n6_s2  (
	.I(rstn),
	.O(\integer_division_inst/integer_division_has_rem_inst/n6_7 )
);
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n103_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n103_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n103_s6 .INIT=4'h6;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n102_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n102_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n102_s5 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n101_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n101_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n101_s5 .INIT=16'h0DF2;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n100_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n99_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n99_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n99_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n97_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n98_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n97_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n97_s5 .INIT=16'h40BF;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n96_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n96_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n96_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n96_s5 .INIT=8'h87;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n95_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n96_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n95_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n95_s5 .INIT=16'h40BF;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n94_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n93_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n93_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n93_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n92_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n92_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n92_s5 .INIT=16'h10EF;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n91_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n91_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n91_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n90_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n90_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n90_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n88_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n89_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n88_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n88_s5 .INIT=16'h40BF;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n87_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n87_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n87_s5 .INIT=8'h87;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n85_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n72_16 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n85_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n85_s5 .INIT=16'h40BF;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n84_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_s5 .INIT=8'h87;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n83_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n83_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n83_s5 .INIT=16'h40BF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n82_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n82_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n82_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n82_s5 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n81_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_16 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n81_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n81_s5 .INIT=16'h807F;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n80_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_s5 .INIT=8'h87;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n79_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n79_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n79_s5 .INIT=16'h40BF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n78_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n78_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n78_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n78_s5 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n77_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n77_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n77_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n77_s5 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n76_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n72_16 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n76_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n76_s5 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n75_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n75_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n75_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n75_s5 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n74_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n74_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n74_s5 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n73_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_s5 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3473_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_18 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s6 .INIT=16'h807F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n96_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n72_19 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n72_20 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s7 .INIT=16'h8000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s8  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_16 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s8 .INIT=4'h4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s9  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_21 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_22 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n72_23 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_24 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_17 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s9 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_s6 .INIT=16'h000B;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n98_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n98_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n98_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n96_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n96_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n96_s6 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n96_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n94_s6 .INIT=16'h1000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n89_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n89_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n89_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n87_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n87_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n87_s6 .INIT=16'h0001;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n82_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n82_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n82_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n72_21 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3473_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n80_s6 .INIT=16'h4000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n78_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n78_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n78_s6 .INIT=4'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n75_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n75_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n75_s6 .INIT=8'h10;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n74_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n74_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n74_s6 .INIT=16'h0100;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_s6 .INIT=4'h8;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s10  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_18 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s10 .INIT=8'h40;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s11  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_19 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s11 .INIT=4'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s12  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_20 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s12 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s13  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_21 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s13 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s14  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_22 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s14 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s15  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_23 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s15 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s16  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_24 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s16 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n73_s7 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n77_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n77_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n77_s7 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n81_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3473_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n81_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n81_s7 .INIT=16'h0100;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n89_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n89_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n89_s7 .INIT=16'h02FD;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n98_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n100_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n98_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n98_s7 .INIT=16'h02FD;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n84_s7 .INIT=16'h0100;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n86_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n86_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n86_s6 .INIT=16'h20DF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s17  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n72_17 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n72_26 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n72_s17 .INIT=16'h2000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n71_s38  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n87_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n72_17 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n71_43 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n71_s38 .INIT=16'hDFFF;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n72_26 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n103_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n102_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n101_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n99_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n98_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n97_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n96_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n95_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n94_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n93_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n92_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n91_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n90_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n89_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n88_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n87_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n86_14 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n85_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n84_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n83_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n82_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n80_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n79_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n78_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n77_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n76_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n75_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n74_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n73_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n72_14 ),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n71_43 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[1]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[1]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[2]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[2]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[3]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[3]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[4]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[4]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[5]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[5]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[6]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[6]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[7]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[7]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/sign[8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/reg_sub_add[8][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/sign[8]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/sign[8]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/sign[8]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[8]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_inst/sign[8]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[8]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/sign[9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/reg_sub_add[9][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/sign[9]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/sign[9]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/sign[9]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[9]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_inst/sign[9]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[9]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/sign[10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/reg_sub_add[10][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/sign[10]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/sign[10]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/sign[10]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[10]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_inst/sign[10]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[10]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/sign[11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/reg_sub_add[11][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/sign[11]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/sign[11]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/sign[11]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[11]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_inst/sign[11]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[11]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/sign[12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/reg_sub_add[12][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/sign[12]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/sign[12]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/sign[12]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[12]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_inst/sign[12]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[12]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[13]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[13]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/sign[14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/sign[14]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/sign[14]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/sign[14]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[14]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_inst/sign[14]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[14]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/sign[15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/reg_sub_add[15][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/sign[15]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/sign[15]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/sign[15]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[15]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_inst/sign[15]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[15]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/sign[16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/reg_sub_add[16][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/sign[16]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/sign[16]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/sign[16]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[16]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_inst/sign[16]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[16]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/sign[17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/reg_sub_add[17][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/sign[17]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/sign[17]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/sign[17]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[17]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_inst/sign[17]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[17]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/sign[18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/reg_sub_add[18][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/sign[18]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/sign[18]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/sign[18]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[18]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_inst/sign[18]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[18]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/sign[19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/reg_sub_add[19][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/sign[19]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/sign[19]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/sign[19]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[19]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_inst/sign[19]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[19]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/sign[20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/reg_sub_add[20][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/sign[20]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/sign[20]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/sign[20]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[20]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_inst/sign[20]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[20]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/sign[21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/reg_sub_add[21][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/sign[21]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/sign[21]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/sign[21]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[21]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_inst/sign[21]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[21]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/sign[22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/reg_sub_add[22][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/sign[22]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/sign[22]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/sign[22]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[22]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_inst/sign[22]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[22]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/sign[23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/reg_sub_add[23][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/sign[23]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/sign[23]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/sign[23]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[23]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_inst/sign[23]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[23]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/sign[24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/reg_sub_add[24][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/sign[24]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/sign[24]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/sign[24]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[24]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_inst/sign[24]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[24]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/sign[25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/reg_sub_add[25][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/sign[25]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/sign[25]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/sign[25]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[25]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_inst/sign[25]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[25]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/sign[26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/reg_sub_add[26][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/sign[26]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/sign[26]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/sign[26]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[26]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_inst/sign[26]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[26]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/sign[27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/reg_sub_add[27][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/sign[27]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/sign[27]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/sign[27]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[27]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_inst/sign[27]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[27]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/sign[28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/reg_sub_add[28][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/sign[28]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/sign[28]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/sign[28]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[28]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_inst/sign[28]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[28]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/sign[29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/reg_sub_add[29][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/sign[29]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/sign[29]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/sign[29]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[29]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_inst/sign[29]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[29]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/sign[30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/reg_sub_add[30][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/sign[30]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/sign[30]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/sign[30]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[30]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_inst/sign[30]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[30]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][8]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][8]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][8]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][9]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][8]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][9]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][9]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][10]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][9]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][10]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][10]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][11]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][10]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][11]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][11]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][12]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][11]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][12]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][12]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][13]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][12]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][13]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][13]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][14]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][13]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][14]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][14]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][15]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][14]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][15]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][15]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][16]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][15]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][16]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][16]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][17]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [17]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][16]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][17]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][17]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][18]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [18]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][17]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][18]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][18]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][19]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][18]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][19]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][19]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][20]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [20]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][19]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][20]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][20]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][21]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [21]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][20]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][21]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][21]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][22]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [22]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][21]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][22]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][22]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][23]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [23]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][22]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][23]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][23]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][24]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [24]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][23]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][24]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][24]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][25]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [25]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][24]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][25]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][25]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][26]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [26]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][25]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][26]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][26]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][27]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [27]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][26]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][27]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][27]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][28]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [28]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][27]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][28]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][28]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][29]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [29]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][28]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][29]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][29]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][30]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [30]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][29]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][30]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][30]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][30]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][31]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][31]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/sign[31]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/reg_sub_add[31][31]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/sign[31]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_inst/sign[31]_s .ALU_MODE=2;
endmodule
