Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Dec 18 12:05:42 2020
| Host             : MT-202935 running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.900        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.086        |
| Device Static (W)        | 0.814        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 92.4         |
| Junction Temperature (C) | 32.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.414 |       35 |       --- |             --- |
| CLB Logic                |     0.506 |   107690 |       --- |             --- |
|   LUT as Logic           |     0.343 |    33440 |    274080 |           12.20 |
|   LUT as Distributed RAM |     0.072 |     1670 |    144000 |            1.16 |
|   Register               |     0.051 |    54767 |    548160 |            9.99 |
|   CARRY8                 |     0.026 |     1604 |     34260 |            4.68 |
|   LUT as Shift Register  |     0.015 |     1722 |    144000 |            1.20 |
|   Others                 |     0.000 |     4677 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       21 |    274080 |           <0.01 |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.443 |    77819 |       --- |             --- |
| Block RAM                |     1.057 |    780.5 |       912 |           85.58 |
| MMCM                     |     0.265 |        0 |       --- |             --- |
| DSPs                     |     0.112 |      144 |      2520 |            5.71 |
| I/O                      |     0.175 |       64 |       328 |           19.51 |
| GTH                      |     1.322 |        6 |        24 |           25.00 |
| PS8                      |     2.790 |        1 |       --- |             --- |
| Static Power             |     0.814 |          |           |                 |
|   PS Static              |     0.103 |          |           |                 |
|   PL Static              |     0.711 |          |           |                 |
| Total                    |     7.900 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     3.401 |       3.157 |      0.244 |
| Vccint_io       |       0.850 |     0.041 |       0.004 |      0.036 |
| Vccbram         |       0.850 |     0.111 |       0.106 |      0.004 |
| Vccaux          |       1.800 |     0.338 |       0.147 |      0.191 |
| Vccaux_io       |       1.800 |     0.054 |       0.021 |      0.033 |
| Vcco33          |       3.300 |     0.019 |       0.011 |      0.009 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.055 |       0.055 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.129 |       1.090 |      0.039 |
| VCC_PSINTLP     |       0.850 |     0.279 |       0.271 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.075 |       0.073 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.415 |       0.407 |      0.008 |
| MGTAVtt         |       1.200 |     0.592 |       0.578 |      0.014 |
| MGTVccaux       |       1.800 |     0.013 |       0.013 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                          | Domain                                                                                                                                                                                                                                                          | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                     |            10.0 |
| clk_pl_1                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]                                                                                                                                                                                                     |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                               |            50.0 |
| gtwiz_userclk_tx_srcclk_out[0]                                                                                                                                                                                                                                                 | u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]                                                 |             6.5 |
| mmcm_clk_0_s                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s                                                                                                                                                                                   |             4.0 |
| mmcm_clk_0_s_1                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s                                                                                                                                                                                |             4.0 |
| mmcm_clk_0_s_2                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s                                                                                                                                                                                   |             4.0 |
| mmcm_fb_clk_s                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s                                                                                                                                                                                  |             4.0 |
| mmcm_fb_clk_s_1                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s                                                                                                                                                                               |             4.0 |
| mmcm_fb_clk_s_2                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s                                                                                                                                                                                  |             4.0 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                             | u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                                 |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                          | u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                              |             6.5 |
| qpll1_clk_0                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/qpll1_clk_0                                                                                                                                                                                           |             0.1 |
| qpll1_ref_clk_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/qpll1_ref_clk_0                                                                                                                                                                                       |             4.0 |
| qpll2ch_clk_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/qpll2ch_clk_0                                                                                                                                                                                         |             0.1 |
| qpll2ch_ref_clk_0                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/qpll2ch_ref_clk_0                                                                                                                                                                                     |             4.0 |
| rx_div_clk                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s                                                                                                                                                                                          |             4.0 |
| rx_os_div_clk                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s                                                                                                                                                                                          |             4.0 |
| rx_ref_clk                                                                                                                                                                                                                                                                     | ref_clk1_p                                                                                                                                                                                                                                                      |             4.0 |
| rxoutclk_out[0]                                                                                                                                                                                                                                                                | u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                |             6.5 |
| rxoutclk_out[0]_1                                                                                                                                                                                                                                                              | u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                           |             3.3 |
| rxoutclkpcs_out[0]                                                                                                                                                                                                                                                             | u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                             |             6.5 |
| rxoutclkpcs_out[0]_1                                                                                                                                                                                                                                                           | u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                        |             3.3 |
| spi0_clk                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o                                                                                                                                                                                                         |            40.0 |
| tx_div_clk                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s                                                                                                                                                                                          |             4.0 |
| txoutclk_out[0]                                                                                                                                                                                                                                                                | u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                           |             3.3 |
| u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/txoutclkmon |             6.5 |
| xvr_refclk_in_p                                                                                                                                                                                                                                                                | xvr_refclk_in_p                                                                                                                                                                                                                                                 |             6.5 |
| xvr_rx_clk                                                                                                                                                                                                                                                                     | u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]                                                                        |             6.5 |
| xvr_tx_clk                                                                                                                                                                                                                                                                     | u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                        |             6.5 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| system_top                       |     7.086 |
|   ad9528_reset_b_IOBUF_inst      |     0.001 |
|   ad9528_sysref_req_IOBUF_inst   |     0.001 |
|   adrv9009_gpint_IOBUF_inst      |     0.001 |
|   adrv9009_gpio_00_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_01_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_02_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_03_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_04_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_05_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_06_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_07_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_08_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_09_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_10_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_11_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_12_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_13_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_14_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_15_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_16_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_17_IOBUF_inst    |     0.001 |
|   adrv9009_gpio_18_IOBUF_inst    |     0.001 |
|   adrv9009_reset_b_IOBUF_inst    |     0.001 |
|   adrv9009_rx1_enable_IOBUF_inst |     0.001 |
|   adrv9009_rx2_enable_IOBUF_inst |     0.001 |
|   adrv9009_test_IOBUF_inst       |     0.001 |
|   adrv9009_tx1_enable_IOBUF_inst |     0.001 |
|   adrv9009_tx2_enable_IOBUF_inst |     0.001 |
|   dbg_hub                        |     0.002 |
|     inst                         |     0.002 |
|       BSCANID.u_xsdbm_id         |     0.002 |
|   i_ibufds_sysref                |     0.003 |
|   i_ibufds_tx_sync               |     0.003 |
|   i_system_wrapper               |     6.240 |
|     system_i                     |     6.240 |
|       axi_adrv9009_dacfifo       |     0.902 |
|       axi_adrv9009_rx_clkgen     |     0.095 |
|       axi_adrv9009_rx_dma        |     0.025 |
|       axi_adrv9009_rx_jesd       |     0.020 |
|       axi_adrv9009_rx_os_clkgen  |     0.097 |
|       axi_adrv9009_rx_os_dma     |     0.031 |
|       axi_adrv9009_rx_os_jesd    |     0.025 |
|       axi_adrv9009_rx_os_xcvr    |     0.008 |
|       axi_adrv9009_rx_xcvr       |     0.008 |
|       axi_adrv9009_tx_clkgen     |     0.097 |
|       axi_adrv9009_tx_dma        |     0.059 |
|       axi_adrv9009_tx_jesd       |     0.020 |
|       axi_adrv9009_tx_xcvr       |     0.005 |
|       axi_cpu_interconnect       |     0.012 |
|       axi_hp0_interconnect       |     0.054 |
|       axi_hp1_interconnect       |     0.045 |
|       axi_hp2_interconnect       |     0.053 |
|       axi_hp3_interconnect       |     0.036 |
|       axi_interconnect_0         |     0.011 |
|       axi_sysid_0                |     0.001 |
|       jtag_axi_0                 |     0.010 |
|       rx_adrv9009_tpl_core       |     0.018 |
|       rx_fir_decimator           |     0.058 |
|       rx_os_adrv9009_tpl_core    |     0.023 |
|       sys_ps8                    |     2.801 |
|       tx_adrv9009_tpl_core       |     0.644 |
|       tx_fir_interpolator        |     0.169 |
|       util_adrv9009_rx_cpack     |     0.004 |
|       util_adrv9009_rx_os_cpack  |     0.005 |
|       util_adrv9009_tx_upack     |     0.008 |
|       util_adrv9009_xcvr         |     0.895 |
|   u2                             |     0.713 |
|     u1                           |     0.002 |
|     u10                          |     0.010 |
|       u1                         |     0.003 |
|       u2                         |     0.007 |
|     u11                          |     0.006 |
|       u2                         |     0.005 |
|     u13                          |     0.346 |
|       u4                         |     0.346 |
|     u15                          |     0.152 |
|       u1                         |     0.110 |
|     u18                          |     0.002 |
|     u19                          |     0.003 |
|     u2                           |     0.002 |
|       u2                         |     0.002 |
|     u20                          |     0.003 |
|     u3                           |     0.002 |
|       u2                         |     0.002 |
|     u4                           |     0.085 |
|       g1[0].u1                   |     0.024 |
|       g1[1].u1                   |     0.024 |
|       g1[2].u1                   |     0.020 |
|       g1[3].u1                   |     0.016 |
|     u5                           |     0.094 |
|       g1[0].u1                   |     0.023 |
|       g1[1].u1                   |     0.023 |
|       g1[2].u1                   |     0.023 |
|       g1[3].u1                   |     0.023 |
+----------------------------------+-----------+


