
module counter (
input clk, rst, up, load,
input [7:0] loadin,
  output reg [7:0] dout
);
 
always@(posedge clk)
begin
if(rst == 1'b1)
dout<= 8'b00000000;
else if (load == 1'b1)
dout <= loadin;
else begin
if(up == 1'b1)
 dout <= dout + 1;
 else
 dout<= dout - 1;
 end
end
endmodule
