// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        low_thresh_address0,
        low_thresh_ce0,
        low_thresh_q0,
        low_thresh_address1,
        low_thresh_ce1,
        low_thresh_q1,
        high_thresh_address0,
        high_thresh_ce0,
        high_thresh_q0,
        high_thresh_address1,
        high_thresh_ce1,
        high_thresh_q1,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] low_thresh_address0;
output   low_thresh_ce0;
input  [7:0] low_thresh_q0;
output  [3:0] low_thresh_address1;
output   low_thresh_ce1;
input  [7:0] low_thresh_q1;
output  [3:0] high_thresh_address0;
output   high_thresh_ce0;
input  [7:0] high_thresh_q0;
output  [3:0] high_thresh_address1;
output   high_thresh_ce1;
input  [7:0] high_thresh_q1;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;
output  [7:0] ap_return_10;
output  [7:0] ap_return_11;
output  [7:0] ap_return_12;
output  [7:0] ap_return_13;
output  [7:0] ap_return_14;
output  [7:0] ap_return_15;
output  [7:0] ap_return_16;
output  [7:0] ap_return_17;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] low_thresh_address0;
reg low_thresh_ce0;
reg low_thresh_ce1;
reg[3:0] high_thresh_address0;
reg high_thresh_ce0;
reg high_thresh_ce1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] i_reg_178;
reg   [3:0] j_reg_190;
wire   [1:0] add_ln138_fu_201_p2;
reg   [1:0] add_ln138_reg_616;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln138_fu_207_p2;
reg   [0:0] icmp_ln138_reg_621;
wire   [2:0] trunc_ln144_fu_219_p1;
reg   [2:0] trunc_ln144_reg_630;
wire   [3:0] add_ln149_fu_235_p2;
reg   [3:0] add_ln149_reg_650;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [1:0] ap_phi_mux_i_phi_fu_182_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_j_phi_fu_194_p4;
wire   [63:0] zext_ln138_fu_213_p1;
wire   [63:0] zext_ln144_fu_229_p1;
wire   [63:0] zext_ln145_fu_250_p1;
wire    ap_block_pp0_stage1;
reg   [7:0] high_th_2_2_fu_40;
wire    ap_CS_fsm_state5;
reg   [7:0] high_th_2_1_fu_44;
reg   [7:0] low_th_2_0_fu_48;
reg   [7:0] high_th_2_0_fu_52;
reg   [7:0] low_th_2_2_fu_56;
reg   [7:0] low_th_2_1_fu_60;
reg   [7:0] low_th_2_1_1_fu_64;
reg   [7:0] low_th_2_0_1_fu_68;
reg   [7:0] low_th_2_2_1_fu_72;
reg   [7:0] high_th_2_2_1_fu_76;
reg   [7:0] high_th_2_1_1_fu_80;
reg   [7:0] high_th_2_0_1_fu_84;
reg   [7:0] high_th_2_0_2_fu_88;
reg   [7:0] low_th_2_2_2_fu_92;
reg   [7:0] high_th_2_1_2_fu_96;
reg   [7:0] low_th_2_1_2_fu_100;
reg   [7:0] low_th_2_0_2_fu_104;
reg   [7:0] high_th_2_2_2_fu_108;
wire   [2:0] add_ln144_fu_223_p2;
wire   [3:0] zext_ln144_1_fu_241_p1;
wire   [3:0] add_ln145_fu_244_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_reg_178 <= add_ln138_reg_616;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_178 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        j_reg_190 <= add_ln149_reg_650;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_190 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln138_reg_616 <= add_ln138_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_207_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln149_reg_650 <= add_ln149_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (i_reg_178 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        high_th_2_0_1_fu_84 <= high_thresh_q1;
        high_th_2_1_2_fu_96 <= high_thresh_q0;
        low_th_2_0_fu_48 <= low_thresh_q1;
        low_th_2_1_fu_60 <= low_thresh_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (i_reg_178 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        high_th_2_0_2_fu_88 <= high_thresh_q1;
        high_th_2_1_1_fu_80 <= high_thresh_q0;
        low_th_2_0_2_fu_104 <= low_thresh_q1;
        low_th_2_1_2_fu_100 <= low_thresh_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_reg_178 == 2'd1) & ~(i_reg_178 == 2'd0) & (icmp_ln138_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        high_th_2_0_fu_52 <= high_thresh_q1;
        high_th_2_1_fu_44 <= high_thresh_q0;
        low_th_2_0_1_fu_68 <= low_thresh_q1;
        low_th_2_1_1_fu_64 <= low_thresh_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (i_reg_178 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        high_th_2_2_1_fu_76 <= high_thresh_q0;
        low_th_2_2_2_fu_92 <= low_thresh_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (i_reg_178 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        high_th_2_2_2_fu_108 <= high_thresh_q0;
        low_th_2_2_1_fu_72 <= low_thresh_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_reg_178 == 2'd1) & ~(i_reg_178 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        high_th_2_2_fu_40 <= high_thresh_q0;
        low_th_2_2_fu_56 <= low_thresh_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln138_reg_621 <= icmp_ln138_fu_207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_207_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln144_reg_630 <= trunc_ln144_fu_219_p1;
    end
end

always @ (*) begin
    if ((icmp_ln138_fu_207_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln138_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_182_p4 = add_ln138_reg_616;
    end else begin
        ap_phi_mux_i_phi_fu_182_p4 = i_reg_178;
    end
end

always @ (*) begin
    if (((icmp_ln138_reg_621 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_j_phi_fu_194_p4 = add_ln149_reg_650;
    end else begin
        ap_phi_mux_j_phi_fu_194_p4 = j_reg_190;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            high_thresh_address0 = zext_ln145_fu_250_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            high_thresh_address0 = zext_ln144_fu_229_p1;
        end else begin
            high_thresh_address0 = 'bx;
        end
    end else begin
        high_thresh_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        high_thresh_ce0 = 1'b1;
    end else begin
        high_thresh_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        high_thresh_ce1 = 1'b1;
    end else begin
        high_thresh_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            low_thresh_address0 = zext_ln145_fu_250_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            low_thresh_address0 = zext_ln144_fu_229_p1;
        end else begin
            low_thresh_address0 = 'bx;
        end
    end else begin
        low_thresh_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        low_thresh_ce0 = 1'b1;
    end else begin
        low_thresh_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        low_thresh_ce1 = 1'b1;
    end else begin
        low_thresh_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln138_fu_207_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln138_fu_207_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln138_fu_201_p2 = (ap_phi_mux_i_phi_fu_182_p4 + 2'd1);

assign add_ln144_fu_223_p2 = (trunc_ln144_fu_219_p1 + 3'd1);

assign add_ln145_fu_244_p2 = (zext_ln144_1_fu_241_p1 + 4'd2);

assign add_ln149_fu_235_p2 = (ap_phi_mux_j_phi_fu_194_p4 + 4'd3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = low_th_2_0_fu_48;

assign ap_return_1 = low_th_2_1_fu_60;

assign ap_return_10 = high_th_2_1_1_fu_80;

assign ap_return_11 = high_th_2_2_1_fu_76;

assign ap_return_12 = low_th_2_0_1_fu_68;

assign ap_return_13 = low_th_2_1_1_fu_64;

assign ap_return_14 = low_th_2_2_fu_56;

assign ap_return_15 = high_th_2_0_fu_52;

assign ap_return_16 = high_th_2_1_fu_44;

assign ap_return_17 = high_th_2_2_fu_40;

assign ap_return_2 = low_th_2_2_1_fu_72;

assign ap_return_3 = high_th_2_0_1_fu_84;

assign ap_return_4 = high_th_2_1_2_fu_96;

assign ap_return_5 = high_th_2_2_2_fu_108;

assign ap_return_6 = low_th_2_0_2_fu_104;

assign ap_return_7 = low_th_2_1_2_fu_100;

assign ap_return_8 = low_th_2_2_2_fu_92;

assign ap_return_9 = high_th_2_0_2_fu_88;

assign high_thresh_address1 = zext_ln138_fu_213_p1;

assign icmp_ln138_fu_207_p2 = ((ap_phi_mux_i_phi_fu_182_p4 == 2'd3) ? 1'b1 : 1'b0);

assign low_thresh_address1 = zext_ln138_fu_213_p1;

assign trunc_ln144_fu_219_p1 = ap_phi_mux_j_phi_fu_194_p4[2:0];

assign zext_ln138_fu_213_p1 = ap_phi_mux_j_phi_fu_194_p4;

assign zext_ln144_1_fu_241_p1 = trunc_ln144_reg_630;

assign zext_ln144_fu_229_p1 = add_ln144_fu_223_p2;

assign zext_ln145_fu_250_p1 = add_ln145_fu_244_p2;

endmodule //colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc
