// Seed: 3364423770
macromodule module_0 (
    input  wire id_0,
    input  wand id_1,
    output wand id_2
);
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_4 = 32'd10
) (
    output wor   id_0,
    input  wire  _id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   _id_4,
    output wor   id_5
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire [id_1  -  1 : id_4] id_7;
endmodule
module module_2 (
    output tri   id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wor   id_4
);
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28;
  assign id_28 = id_12;
  or primCall (
      id_0,
      id_15,
      id_22,
      id_13,
      id_9,
      id_21,
      id_26,
      id_27,
      id_1,
      id_24,
      id_18,
      id_11,
      id_20,
      id_6,
      id_4,
      id_19,
      id_17,
      id_7
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_22[-1'd0]   = 1'b0;
endmodule
