strict digraph "compose( ,  )" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd28ac56bd0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd28acb1550>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd28ac43fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd28ad35690>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd28ad35410>",
		fillcolor=turquoise,
		label="15:BL
q = 4'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd28ac56810>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"15:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd28ac56910>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "19:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd28ac4ebd0>",
		fillcolor=turquoise,
		label="25:BL
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd28acb1050>]",
		style=filled,
		typ=Block];
	"20:IF" -> "25:BL"	[cond="['slowena', 'q']",
		label="!((slowena && (q < 9)))",
		lineno=20];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd28aca3210>",
		fillcolor=turquoise,
		label="21:BL
q = q + 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd28ac4e4d0>]",
		style=filled,
		typ=Block];
	"20:IF" -> "21:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q < 9))",
		lineno=20];
	"Leaf_13:AL" -> "13:AL";
	"25:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"21:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
