Number of Read Transactions with no wait states: 300
Number of Read Transactions with wait states: 0
Number of Write Transactions with no wait states: 606
Number of Write Transactions with wait states: 0
Average Read Cycle: 2.00
Average Write Cycle: 2.00 cycles
Bus Utilization: 5.63%
Number of Idle PCLK edges: 30363
Number of Completer: 1
CPU Elapsed Time: 21.85 ms

Number of Transactions with Timeout: 0
Number of Out-of-Range Accesses: 0
Number of Mirrored Transactions: 0
Number of Read-Write Overlap Errors: 0
Completer 1 PADDR Connections
a31: Correct
a30: Correct
a29: Correct
a28: Correct
a27: Correct
a26: Correct
a25: Correct
a24: Correct
a23: Correct
a22: Correct
a21: Correct
a20: Correct
a19: Correct
a18: Correct
a17: Correct
a16: Correct
a15: Correct
a14: Correct
a13: Correct
a12: Correct
a11: Correct
a10: Correct
a9: Correct
a8: Correct
a7: Correct
a6: Correct
a5: Correct
a4: Correct
a3: Correct
a2: Correct
a1: Correct
a0: Correct
Completer 1 PWDATA Connections
d31: Correct
d30: Correct
d29: Correct
d28: Correct
d27: Correct
d26: Correct
d25: Correct
d24: Correct
d23: Correct
d22: Correct
d21: Correct
d20: Correct
d19: Correct
d18: Correct
d17: Correct
d16: Correct
d15: Correct
d14: Correct
d13: Correct
d12: Correct
d11: Correct
d10: Correct
d9: Correct
d8: Correct
d7: Correct
d6: Correct
d5: Correct
d4: Correct
d3: Correct
d2: Correct
d1: Correct
d0: Correct
