[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceModExp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 230
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv
n<> u<229> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<229> s<228> l<1:1>
  n<> u<228> t<Source_text> p<229> c<131> l<1:1> el<20:10>
    n<> u<131> t<Description> p<228> c<130> s<161> l<1:1> el<7:13>
      n<> u<130> t<Interface_declaration> p<131> c<5> l<1:1> el<7:13>
        n<> u<5> t<Interface_ansi_header> p<130> c<2> s<27> l<1:1> el<1:13>
          n<> u<2> t<INTERFACE> p<5> s<4> l<1:1> el<1:10>
          n<I> u<4> t<Interface_identifier> p<5> c<3> l<1:11> el<1:12>
            n<I> u<3> t<StringConst> p<4> l<1:11> el<1:12>
        n<> u<27> t<Non_port_interface_item> p<130> c<26> s<44> l<2:1> el<2:15>
          n<> u<26> t<Interface_or_generate_item> p<27> c<25> l<2:1> el<2:15>
            n<> u<25> t<Module_common_item> p<26> c<24> l<2:1> el<2:15>
              n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<2:1> el<2:15>
                n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:1> el<2:15>
                  n<> u<22> t<Data_declaration> p<23> c<21> l<2:1> el<2:15>
                    n<> u<21> t<Variable_declaration> p<22> c<17> l<2:1> el<2:15>
                      n<> u<17> t<Data_type> p<21> c<6> s<20> l<2:1> el<2:12>
                        n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<2:1> el<2:6>
                        n<> u<16> t<Packed_dimension> p<17> c<15> l<2:7> el<2:12>
                          n<> u<15> t<Constant_range> p<16> c<10> l<2:8> el<2:11>
                            n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:8> el<2:9>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<2:8> el<2:9>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<2:8> el<2:9>
                                  n<7> u<7> t<IntConst> p<8> l<2:8> el<2:9>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<2:10> el<2:11>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<2:10> el<2:11>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<2:10> el<2:11>
                                  n<0> u<11> t<IntConst> p<12> l<2:10> el<2:11>
                      n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<2:13> el<2:14>
                        n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<2:13> el<2:14>
                          n<r> u<18> t<StringConst> p<19> l<2:13> el<2:14>
        n<> u<44> t<Non_port_interface_item> p<130> c<43> s<56> l<3:1> el<3:15>
          n<> u<43> t<Interface_or_generate_item> p<44> c<42> l<3:1> el<3:15>
            n<> u<42> t<Module_common_item> p<43> c<41> l<3:1> el<3:15>
              n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<3:1> el<3:15>
                n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<3:1> el<3:15>
                  n<> u<39> t<Data_declaration> p<40> c<28> l<3:1> el<3:15>
                    n<> u<28> t<Const_type> p<39> s<38> l<3:1> el<3:6>
                    n<> u<38> t<Variable_declaration> p<39> c<30> l<3:7> el<3:15>
                      n<> u<30> t<Data_type> p<38> c<29> s<37> l<3:7> el<3:10>
                        n<> u<29> t<IntegerAtomType_Int> p<30> l<3:7> el<3:10>
                      n<> u<37> t<List_of_variable_decl_assignments> p<38> c<36> l<3:11> el<3:14>
                        n<> u<36> t<Variable_decl_assignment> p<37> c<31> l<3:11> el<3:14>
                          n<x> u<31> t<StringConst> p<36> s<35> l<3:11> el<3:12>
                          n<> u<35> t<Expression> p<36> c<34> l<3:13> el<3:14>
                            n<> u<34> t<Primary> p<35> c<33> l<3:13> el<3:14>
                              n<> u<33> t<Primary_literal> p<34> c<32> l<3:13> el<3:14>
                                n<1> u<32> t<IntConst> p<33> l<3:13> el<3:14>
        n<> u<56> t<Non_port_interface_item> p<130> c<55> s<92> l<4:1> el<4:7>
          n<> u<55> t<Interface_or_generate_item> p<56> c<54> l<4:1> el<4:7>
            n<> u<54> t<Module_common_item> p<55> c<53> l<4:1> el<4:7>
              n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<4:1> el<4:7>
                n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<4:1> el<4:7>
                  n<> u<51> t<Data_declaration> p<52> c<50> l<4:1> el<4:7>
                    n<> u<50> t<Variable_declaration> p<51> c<46> l<4:1> el<4:7>
                      n<> u<46> t<Data_type> p<50> c<45> s<49> l<4:1> el<4:4>
                        n<> u<45> t<IntVec_TypeBit> p<46> l<4:1> el<4:4>
                      n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<4:5> el<4:6>
                        n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<4:5> el<4:6>
                          n<R> u<47> t<StringConst> p<48> l<4:5> el<4:6>
        n<> u<92> t<Non_port_interface_item> p<130> c<91> s<128> l<5:1> el<5:47>
          n<> u<91> t<Interface_or_generate_item> p<92> c<90> l<5:1> el<5:47>
            n<> u<90> t<Modport_item> p<91> c<57> l<5:9> el<5:46>
              n<A> u<57> t<StringConst> p<90> s<78> l<5:9> el<5:10>
              n<> u<78> t<Modport_ports_declaration> p<90> c<77> s<89> l<5:12> el<5:29>
                n<> u<77> t<Modport_simple_ports_declaration> p<78> c<58> l<5:12> el<5:29>
                  n<> u<58> t<PortDir_Out> p<77> s<76> l<5:12> el<5:18>
                  n<> u<76> t<Modport_simple_port> p<77> c<59> l<5:19> el<5:29>
                    n<P> u<59> t<StringConst> p<76> s<75> l<5:20> el<5:21>
                    n<> u<75> t<Expression> p<76> c<74> l<5:22> el<5:28>
                      n<> u<74> t<Primary> p<75> c<73> l<5:22> el<5:28>
                        n<> u<73> t<Complex_func_call> p<74> c<60> l<5:22> el<5:28>
                          n<r> u<60> t<StringConst> p<73> s<72> l<5:22> el<5:23>
                          n<> u<72> t<Select> p<73> c<61> l<5:23> el<5:28>
                            n<> u<61> t<Bit_select> p<72> s<71> l<5:23> el<5:23>
                            n<> u<71> t<Part_select_range> p<72> c<70> l<5:24> el<5:27>
                              n<> u<70> t<Constant_range> p<71> c<65> l<5:24> el<5:27>
                                n<> u<65> t<Constant_expression> p<70> c<64> s<69> l<5:24> el<5:25>
                                  n<> u<64> t<Constant_primary> p<65> c<63> l<5:24> el<5:25>
                                    n<> u<63> t<Primary_literal> p<64> c<62> l<5:24> el<5:25>
                                      n<3> u<62> t<IntConst> p<63> l<5:24> el<5:25>
                                n<> u<69> t<Constant_expression> p<70> c<68> l<5:26> el<5:27>
                                  n<> u<68> t<Constant_primary> p<69> c<67> l<5:26> el<5:27>
                                    n<> u<67> t<Primary_literal> p<68> c<66> l<5:26> el<5:27>
                                      n<0> u<66> t<IntConst> p<67> l<5:26> el<5:27>
              n<> u<89> t<Modport_ports_declaration> p<90> c<88> l<5:31> el<5:45>
                n<> u<88> t<Modport_simple_ports_declaration> p<89> c<79> l<5:31> el<5:45>
                  n<> u<79> t<PortDir_Inp> p<88> s<85> l<5:31> el<5:36>
                  n<> u<85> t<Modport_simple_port> p<88> c<80> s<87> l<5:37> el<5:42>
                    n<Q> u<80> t<StringConst> p<85> s<84> l<5:38> el<5:39>
                    n<> u<84> t<Expression> p<85> c<83> l<5:40> el<5:41>
                      n<> u<83> t<Primary> p<84> c<82> l<5:40> el<5:41>
                        n<> u<82> t<Primary_literal> p<83> c<81> l<5:40> el<5:41>
                          n<x> u<81> t<StringConst> p<82> l<5:40> el<5:41>
                  n<> u<87> t<Modport_simple_port> p<88> c<86> l<5:44> el<5:45>
                    n<R> u<86> t<StringConst> p<87> l<5:44> el<5:45>
        n<> u<128> t<Non_port_interface_item> p<130> c<127> s<129> l<6:1> el<6:47>
          n<> u<127> t<Interface_or_generate_item> p<128> c<126> l<6:1> el<6:47>
            n<> u<126> t<Modport_item> p<127> c<93> l<6:9> el<6:46>
              n<B> u<93> t<StringConst> p<126> s<114> l<6:9> el<6:10>
              n<> u<114> t<Modport_ports_declaration> p<126> c<113> s<125> l<6:12> el<6:29>
                n<> u<113> t<Modport_simple_ports_declaration> p<114> c<94> l<6:12> el<6:29>
                  n<> u<94> t<PortDir_Out> p<113> s<112> l<6:12> el<6:18>
                  n<> u<112> t<Modport_simple_port> p<113> c<95> l<6:19> el<6:29>
                    n<P> u<95> t<StringConst> p<112> s<111> l<6:20> el<6:21>
                    n<> u<111> t<Expression> p<112> c<110> l<6:22> el<6:28>
                      n<> u<110> t<Primary> p<111> c<109> l<6:22> el<6:28>
                        n<> u<109> t<Complex_func_call> p<110> c<96> l<6:22> el<6:28>
                          n<r> u<96> t<StringConst> p<109> s<108> l<6:22> el<6:23>
                          n<> u<108> t<Select> p<109> c<97> l<6:23> el<6:28>
                            n<> u<97> t<Bit_select> p<108> s<107> l<6:23> el<6:23>
                            n<> u<107> t<Part_select_range> p<108> c<106> l<6:24> el<6:27>
                              n<> u<106> t<Constant_range> p<107> c<101> l<6:24> el<6:27>
                                n<> u<101> t<Constant_expression> p<106> c<100> s<105> l<6:24> el<6:25>
                                  n<> u<100> t<Constant_primary> p<101> c<99> l<6:24> el<6:25>
                                    n<> u<99> t<Primary_literal> p<100> c<98> l<6:24> el<6:25>
                                      n<7> u<98> t<IntConst> p<99> l<6:24> el<6:25>
                                n<> u<105> t<Constant_expression> p<106> c<104> l<6:26> el<6:27>
                                  n<> u<104> t<Constant_primary> p<105> c<103> l<6:26> el<6:27>
                                    n<> u<103> t<Primary_literal> p<104> c<102> l<6:26> el<6:27>
                                      n<4> u<102> t<IntConst> p<103> l<6:26> el<6:27>
              n<> u<125> t<Modport_ports_declaration> p<126> c<124> l<6:31> el<6:45>
                n<> u<124> t<Modport_simple_ports_declaration> p<125> c<115> l<6:31> el<6:45>
                  n<> u<115> t<PortDir_Inp> p<124> s<121> l<6:31> el<6:36>
                  n<> u<121> t<Modport_simple_port> p<124> c<116> s<123> l<6:37> el<6:42>
                    n<Q> u<116> t<StringConst> p<121> s<120> l<6:38> el<6:39>
                    n<> u<120> t<Expression> p<121> c<119> l<6:40> el<6:41>
                      n<> u<119> t<Primary> p<120> c<118> l<6:40> el<6:41>
                        n<> u<118> t<Primary_literal> p<119> c<117> l<6:40> el<6:41>
                          n<2> u<117> t<IntConst> p<118> l<6:40> el<6:41>
                  n<> u<123> t<Modport_simple_port> p<124> c<122> l<6:44> el<6:45>
                    n<R> u<122> t<StringConst> p<123> l<6:44> el<6:45>
        n<> u<129> t<ENDINTERFACE> p<130> l<7:1> el<7:13>
    n<> u<161> t<Description> p<228> c<160> s<227> l<9:1> el<12:10>
      n<> u<160> t<Module_declaration> p<161> c<138> l<9:1> el<12:10>
        n<> u<138> t<Module_ansi_header> p<160> c<132> s<158> l<9:1> el<9:26>
          n<module> u<132> t<Module_keyword> p<138> s<133> l<9:1> el<9:7>
          n<sub> u<133> t<StringConst> p<138> s<137> l<9:8> el<9:11>
          n<> u<137> t<List_of_port_declarations> p<138> c<136> l<9:12> el<9:25>
            n<> u<136> t<Ansi_port_declaration> p<137> c<134> l<9:13> el<9:24>
              n<> u<134> t<Interface_port_header> p<136> s<135> l<9:13> el<9:22>
              n<I> u<135> t<StringConst> p<136> l<9:23> el<9:24>
        n<> u<158> t<Non_port_module_item> p<160> c<157> s<159> l<11:3> el<11:25>
          n<> u<157> t<Module_or_generate_item> p<158> c<156> l<11:3> el<11:25>
            n<> u<156> t<Module_common_item> p<157> c<155> l<11:3> el<11:25>
              n<> u<155> t<Initial_construct> p<156> c<154> l<11:3> el<11:25>
                n<> u<154> t<Statement_or_null> p<155> c<153> l<11:11> el<11:25>
                  n<> u<153> t<Statement> p<154> c<152> l<11:11> el<11:25>
                    n<> u<152> t<Statement_item> p<153> c<151> l<11:11> el<11:25>
                      n<> u<151> t<Blocking_assignment> p<152> c<150> l<11:11> el<11:24>
                        n<> u<150> t<Operator_assignment> p<151> c<144> l<11:11> el<11:24>
                          n<> u<144> t<Variable_lvalue> p<150> c<140> s<145> l<11:11> el<11:14>
                            n<> u<140> t<Ps_or_hierarchical_identifier> p<144> c<139> s<143> l<11:11> el<11:12>
                              n<I> u<139> t<StringConst> p<140> l<11:11> el<11:12>
                            n<> u<143> t<Select> p<144> c<141> l<11:12> el<11:14>
                              n<P> u<141> t<StringConst> p<143> s<142> l<11:13> el<11:14>
                              n<> u<142> t<Bit_select> p<143> l<11:15> el<11:15>
                          n<> u<145> t<AssignOp_Assign> p<150> s<149> l<11:15> el<11:16>
                          n<> u<149> t<Expression> p<150> c<148> l<11:17> el<11:24>
                            n<> u<148> t<Primary> p<149> c<147> l<11:17> el<11:24>
                              n<> u<147> t<Primary_literal> p<148> c<146> l<11:17> el<11:24>
                                n<4'b1010> u<146> t<IntConst> p<147> l<11:17> el<11:24>
        n<> u<159> t<ENDMODULE> p<160> l<12:1> el<12:10>
    n<> u<227> t<Description> p<228> c<226> l<14:1> el<20:10>
      n<> u<226> t<Module_declaration> p<227> c<165> l<14:1> el<20:10>
        n<> u<165> t<Module_nonansi_header> p<226> c<162> s<175> l<14:1> el<14:14>
          n<module> u<162> t<Module_keyword> p<165> s<163> l<14:1> el<14:7>
          n<top> u<163> t<StringConst> p<165> s<164> l<14:8> el<14:11>
          n<> u<164> t<List_of_ports> p<165> l<14:11> el<14:13>
        n<> u<175> t<Module_item> p<226> c<174> s<192> l<15:3> el<15:12>
          n<> u<174> t<Non_port_module_item> p<175> c<173> l<15:3> el<15:12>
            n<> u<173> t<Module_or_generate_item> p<174> c<172> l<15:3> el<15:12>
              n<> u<172> t<Module_instantiation> p<173> c<166> l<15:3> el<15:12>
                n<I> u<166> t<StringConst> p<172> s<171> l<15:3> el<15:4>
                n<> u<171> t<Hierarchical_instance> p<172> c<168> l<15:5> el<15:11>
                  n<> u<168> t<Name_of_instance> p<171> c<167> s<170> l<15:5> el<15:9>
                    n<inst> u<167> t<StringConst> p<168> l<15:5> el<15:9>
                  n<> u<170> t<List_of_port_connections> p<171> c<169> l<15:10> el<15:10>
                    n<> u<169> t<Ordered_port_connection> p<170> l<15:10> el<15:10>
        n<> u<192> t<Module_item> p<226> c<191> s<224> l<16:3> el<16:18>
          n<> u<191> t<Non_port_module_item> p<192> c<190> l<16:3> el<16:18>
            n<> u<190> t<Module_or_generate_item> p<191> c<189> l<16:3> el<16:18>
              n<> u<189> t<Module_instantiation> p<190> c<176> l<16:3> el<16:18>
                n<sub> u<176> t<StringConst> p<189> s<188> l<16:3> el<16:6>
                n<> u<188> t<Hierarchical_instance> p<189> c<178> l<16:7> el<16:17>
                  n<> u<178> t<Name_of_instance> p<188> c<177> s<187> l<16:7> el<16:8>
                    n<s> u<177> t<StringConst> p<178> l<16:7> el<16:8>
                  n<> u<187> t<List_of_port_connections> p<188> c<186> l<16:10> el<16:16>
                    n<> u<186> t<Ordered_port_connection> p<187> c<185> l<16:10> el<16:16>
                      n<> u<185> t<Expression> p<186> c<184> l<16:10> el<16:16>
                        n<> u<184> t<Primary> p<185> c<183> l<16:10> el<16:16>
                          n<> u<183> t<Complex_func_call> p<184> c<179> l<16:10> el<16:16>
                            n<inst> u<179> t<StringConst> p<183> s<180> l<16:10> el<16:14>
                            n<A> u<180> t<StringConst> p<183> s<182> l<16:15> el<16:16>
                            n<> u<182> t<Select> p<183> c<181> l<16:16> el<16:16>
                              n<> u<181> t<Bit_select> p<182> l<16:16> el<16:16>
        n<> u<224> t<Module_item> p<226> c<223> s<225> l<18:3> el<18:40>
          n<> u<223> t<Non_port_module_item> p<224> c<222> l<18:3> el<18:40>
            n<> u<222> t<Module_or_generate_item> p<223> c<221> l<18:3> el<18:40>
              n<> u<221> t<Module_common_item> p<222> c<220> l<18:3> el<18:40>
                n<> u<220> t<Initial_construct> p<221> c<219> l<18:3> el<18:40>
                  n<> u<219> t<Statement_or_null> p<220> c<218> l<18:11> el<18:40>
                    n<> u<218> t<Statement> p<219> c<217> l<18:11> el<18:40>
                      n<> u<217> t<Statement_item> p<218> c<216> l<18:11> el<18:40>
                        n<> u<216> t<Procedural_timing_control_statement> p<217> c<195> l<18:11> el<18:40>
                          n<> u<195> t<Procedural_timing_control> p<216> c<194> s<215> l<18:11> el<18:13>
                            n<> u<194> t<Delay_control> p<195> c<193> l<18:11> el<18:13>
                              n<#1> u<193> t<IntConst> p<194> l<18:11> el<18:13>
                          n<> u<215> t<Statement_or_null> p<216> c<214> l<18:14> el<18:40>
                            n<> u<214> t<Statement> p<215> c<213> l<18:14> el<18:40>
                              n<> u<213> t<Statement_item> p<214> c<212> l<18:14> el<18:40>
                                n<> u<212> t<Subroutine_call_statement> p<213> c<211> l<18:14> el<18:40>
                                  n<> u<211> t<Subroutine_call> p<212> c<196> l<18:14> el<18:39>
                                    n<> u<196> t<Dollar_keyword> p<211> s<197> l<18:14> el<18:15>
                                    n<display> u<197> t<StringConst> p<211> s<210> l<18:15> el<18:22>
                                    n<> u<210> t<List_of_arguments> p<211> c<201> l<18:23> el<18:38>
                                      n<> u<201> t<Expression> p<210> c<200> s<209> l<18:23> el<18:30>
                                        n<> u<200> t<Primary> p<201> c<199> l<18:23> el<18:30>
                                          n<> u<199> t<Primary_literal> p<200> c<198> l<18:23> el<18:30>
                                            n<"0x%0b"> u<198> t<StringLiteral> p<199> l<18:23> el<18:30>
                                      n<> u<209> t<Argument> p<210> c<208> l<18:32> el<18:38>
                                        n<> u<208> t<Expression> p<209> c<207> l<18:32> el<18:38>
                                          n<> u<207> t<Primary> p<208> c<206> l<18:32> el<18:38>
                                            n<> u<206> t<Complex_func_call> p<207> c<202> l<18:32> el<18:38>
                                              n<inst> u<202> t<StringConst> p<206> s<203> l<18:32> el<18:36>
                                              n<r> u<203> t<StringConst> p<206> s<205> l<18:37> el<18:38>
                                              n<> u<205> t<Select> p<206> c<204> l<18:38> el<18:38>
                                                n<> u<204> t<Bit_select> p<205> l<18:38> el<18:38>
        n<> u<225> t<ENDMODULE> p<226> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:1:1: No timescale set for "I".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:9:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:14:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:1:1: Compile interface "work@I".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:9:1: Compile module "work@sub".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:14:1: Compile module "work@top".
[WRN:CP0310] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:9:23: Port "I" definition missing its direction (input, output, inout).
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
BitTypespec                                            2
BitVar                                                 1
Constant                                               9
DelayControl                                           1
Design                                                 1
HierPath                                               3
IODecl                                                 6
Initial                                                2
IntTypespec                                            2
IntVar                                                 1
Interface                                              1
LogicNet                                               4
LogicTypespec                                          2
LogicVar                                               1
Modport                                                2
Module                                                 3
ModuleTypespec                                         2
Port                                                   2
Range                                                  3
RefModule                                              2
RefObj                                                 6
RefTypespec                                            6
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceModExp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@I
  |vpiVariables:
  \_LogicVar: (work@I.r), line:2:13, endln:2:14
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.r), line:2:1, endln:2:12
      |vpiParent:
      \_LogicVar: (work@I.r), line:2:13, endln:2:14
      |vpiFullName:work@I.r
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:12
    |vpiName:r
    |vpiFullName:work@I.r
    |vpiVisibility:1
  |vpiVariables:
  \_IntVar: (work@I.x), line:3:11, endln:3:12
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.x), line:3:7, endln:3:10
      |vpiParent:
      \_IntVar: (work@I.x), line:3:11, endln:3:12
      |vpiFullName:work@I.x
      |vpiActual:
      \_IntTypespec: , line:3:7, endln:3:10
    |vpiName:x
    |vpiFullName:work@I.x
    |vpiSigned:1
    |vpiConstantVariable:1
    |vpiVisibility:1
    |vpiExpr:
    \_Constant: , line:3:13, endln:3:14
      |vpiParent:
      \_IntVar: (work@I.x), line:3:11, endln:3:12
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiConstType:9
  |vpiVariables:
  \_BitVar: (work@I.R), line:4:5, endln:4:6
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.R), line:4:1, endln:4:4
      |vpiParent:
      \_BitVar: (work@I.R), line:4:5, endln:4:6
      |vpiFullName:work@I.R
      |vpiActual:
      \_BitTypespec: , line:4:1, endln:4:4
    |vpiName:R
    |vpiFullName:work@I.R
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@I.r), line:2:13, endln:2:14
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:12
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiRange:
    \_Range: , line:2:7, endln:2:12
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:12
      |vpiLeftRange:
      \_Constant: , line:2:8, endln:2:9
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:10, endln:2:11
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_IntTypespec: , line:3:7, endln:3:10
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiSigned:1
  |vpiTypedef:
  \_BitTypespec: , line:4:1, endln:4:4
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:12
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiRange:
    \_Range: , line:2:7, endln:2:12
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:12
      |vpiLeftRange:
      \_Constant: , line:2:8, endln:2:9
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:10, endln:2:11
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_IntTypespec: , line:3:7, endln:3:10
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiSigned:1
  |vpiTypedef:
  \_BitTypespec: , line:4:1, endln:4:4
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:12
  |vpiImportTypespec:
  \_LogicVar: (work@I.r), line:2:13, endln:2:14
  |vpiImportTypespec:
  \_IntTypespec: , line:3:7, endln:3:10
  |vpiImportTypespec:
  \_IntVar: (work@I.x), line:3:11, endln:3:12
  |vpiImportTypespec:
  \_BitTypespec: , line:4:1, endln:4:4
  |vpiImportTypespec:
  \_BitVar: (work@I.R), line:4:5, endln:4:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:12
  |vpiImportTypespec:
  \_LogicNet: (work@I.r), line:2:13, endln:2:14
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.r), line:2:1, endln:2:12
      |vpiParent:
      \_LogicNet: (work@I.r), line:2:13, endln:2:14
      |vpiFullName:work@I.r
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:12
    |vpiName:r
    |vpiFullName:work@I.r
    |vpiNetType:36
  |vpiImportTypespec:
  \_IntTypespec: , line:3:7, endln:3:10
  |vpiImportTypespec:
  \_LogicNet: (work@I.x), line:3:11, endln:3:12
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.x), line:3:7, endln:3:10
      |vpiParent:
      \_LogicNet: (work@I.x), line:3:11, endln:3:12
      |vpiFullName:work@I.x
      |vpiActual:
      \_IntTypespec: , line:3:7, endln:3:10
    |vpiName:x
    |vpiFullName:work@I.x
  |vpiImportTypespec:
  \_BitTypespec: , line:4:1, endln:4:4
  |vpiImportTypespec:
  \_LogicNet: (work@I.R), line:4:5, endln:4:6
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.R), line:4:1, endln:4:4
      |vpiParent:
      \_LogicNet: (work@I.R), line:4:5, endln:4:6
      |vpiFullName:work@I.R
      |vpiActual:
      \_BitTypespec: , line:4:1, endln:4:4
    |vpiName:R
    |vpiFullName:work@I.R
  |vpiDefName:work@I
  |vpiNet:
  \_LogicNet: (work@I.r), line:2:13, endln:2:14
  |vpiNet:
  \_LogicNet: (work@I.x), line:3:11, endln:3:12
  |vpiNet:
  \_LogicNet: (work@I.R), line:4:5, endln:4:6
  |vpiModport:
  \_Modport: (A), line:5:9, endln:5:10
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiName:A
  |vpiModport:
  \_Modport: (B), line:6:9, endln:6:10
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiName:B
|vpiAllModules:
\_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@sub
  |vpiImportTypespec:
  \_LogicNet: (work@sub.I), line:9:23, endln:9:24
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiName:I
    |vpiFullName:work@sub.I
  |vpiImportTypespec:
  \_LogicNet: (work@sub.P), line:11:13, endln:11:14
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiName:P
    |vpiFullName:work@sub.P
    |vpiNetType:1
  |vpiDefName:work@sub
  |vpiNet:
  \_LogicNet: (work@sub.I), line:9:23, endln:9:24
  |vpiNet:
  \_LogicNet: (work@sub.P), line:11:13, endln:11:14
  |vpiPort:
  \_Port: (I), line:9:23, endln:9:24
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiName:I
    |vpiDirection:3
  |vpiProcess:
  \_Initial: , line:11:3, endln:11:25
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiStmt:
    \_Assignment: , line:11:11, endln:11:24
      |vpiParent:
      \_Initial: , line:11:3, endln:11:25
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_Constant: , line:11:17, endln:11:24
        |vpiParent:
        \_Assignment: , line:11:11, endln:11:24
        |vpiDecompile:4'b1010
        |vpiSize:4
        |BIN:1010
        |vpiConstType:3
      |vpiLhs:
      \_HierPath: (I.P), line:11:12, endln:11:14
        |vpiParent:
        \_Assignment: , line:11:11, endln:11:24
        |vpiActual:
        \_RefObj: (I), line:11:12, endln:11:14
          |vpiParent:
          \_HierPath: (I.P), line:11:12, endln:11:14
          |vpiName:I
          |vpiActual:
          \_LogicNet: (work@sub.I), line:9:23, endln:9:24
        |vpiActual:
        \_RefObj: (P), line:11:13, endln:11:14
          |vpiParent:
          \_HierPath: (I.P), line:11:12, endln:11:14
          |vpiName:P
          |vpiActual:
          \_LogicNet: (work@sub.P), line:11:13, endln:11:14
        |vpiName:I.P
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (I), line:15:3, endln:15:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:I
  |vpiTypedef:
  \_ModuleTypespec: (sub), line:16:3, endln:16:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:sub
  |vpiImportTypespec:
  \_ModuleTypespec: (I), line:15:3, endln:15:4
  |vpiImportTypespec:
  \_ModuleTypespec: (sub), line:16:3, endln:16:6
  |vpiImportTypespec:
  \_LogicNet: (work@top.r), line:18:37, endln:18:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:r
    |vpiFullName:work@top.r
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.A), line:16:15, endln:16:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:A
    |vpiFullName:work@top.A
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.r), line:18:37, endln:18:38
  |vpiNet:
  \_LogicNet: (work@top.A), line:16:15, endln:16:16
  |vpiProcess:
  \_Initial: , line:18:3, endln:18:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiStmt:
    \_DelayControl: , line:18:11, endln:18:39
      |vpiParent:
      \_Initial: , line:18:3, endln:18:40
      |#1
      |vpiStmt:
      \_SysFuncCall: ($display), line:18:14, endln:18:39
        |vpiParent:
        \_DelayControl: , line:18:11, endln:18:39
        |vpiArgument:
        \_Constant: , line:18:23, endln:18:30
          |vpiParent:
          \_SysFuncCall: ($display), line:18:14, endln:18:39
          |vpiDecompile:"0x%0b"
          |vpiSize:40
          |STRING:0x%0b
          |vpiConstType:6
        |vpiArgument:
        \_HierPath: (inst.r), line:18:32, endln:18:38
          |vpiParent:
          \_SysFuncCall: ($display), line:18:14, endln:18:39
          |vpiActual:
          \_RefObj: (inst), line:18:32, endln:18:36
            |vpiParent:
            \_HierPath: (inst.r), line:18:32, endln:18:38
            |vpiName:inst
            |vpiActual:
            \_RefModule: work@I (inst), line:15:3, endln:15:4
          |vpiActual:
          \_RefObj: (work@top.r), line:18:37, endln:18:38
            |vpiParent:
            \_HierPath: (inst.r), line:18:32, endln:18:38
            |vpiName:r
            |vpiFullName:work@top.r
            |vpiActual:
            \_LogicNet: (work@top.r), line:18:37, endln:18:38
          |vpiName:inst.r
        |vpiName:$display
  |vpiRefModule:
  \_RefModule: work@I (inst), line:15:3, endln:15:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:inst
    |vpiDefName:work@I
    |vpiActual:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiRefModule:
  \_RefModule: work@sub (s), line:16:3, endln:16:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:s
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiPort:
    \_Port: (inst), line:16:10, endln:16:16
      |vpiParent:
      \_RefModule: work@sub (s), line:16:3, endln:16:6
      |vpiName:inst
      |vpiHighConn:
      \_HierPath: (inst.A), line:16:10, endln:16:16
        |vpiParent:
        \_Port: (inst), line:16:10, endln:16:16
        |vpiActual:
        \_RefObj: (inst), line:16:10, endln:16:14
          |vpiParent:
          \_HierPath: (inst.A), line:16:10, endln:16:16
          |vpiName:inst
          |vpiActual:
          \_RefModule: work@I (inst), line:15:3, endln:15:4
        |vpiActual:
        \_RefObj: (work@top.s.inst.A), line:16:15, endln:16:16
          |vpiParent:
          \_HierPath: (inst.A), line:16:10, endln:16:16
          |vpiName:A
          |vpiFullName:work@top.s.inst.A
          |vpiActual:
          \_LogicNet: (work@top.A), line:16:15, endln:16:16
        |vpiName:inst.A
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
