#!/usr/bin/env python3
"""
æµ‹è¯•Schemaç»Ÿä¸€ç³»ç»Ÿ
"""

import asyncio
import sys
import os

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°è·¯å¾„
sys.path.append(os.path.dirname(os.path.abspath(__file__)))

from core.schema_system.unified_schemas import UnifiedSchemas, normalize_tool_parameters, resolve_aliases
from core.base_agent import BaseAgent
from core.enums import AgentCapability
from config.config import FrameworkConfig

async def test_unified_schemas():
    """æµ‹è¯•ç»Ÿä¸€Schemaç³»ç»Ÿ"""
    print("ğŸ§ª æµ‹è¯•ç»Ÿä¸€Schemaç³»ç»Ÿ")
    
    # æµ‹è¯•1: å‚æ•°åˆ«åè§£æ
    print("\nğŸ“‹ æµ‹è¯•1: å‚æ•°åˆ«åè§£æ")
    test_params = {
        "code": "module test();",
        "name": "test_module",
        "files": ["test1.v", "test2.v"]
    }
    
    resolved = resolve_aliases(test_params)
    print(f"åŸå§‹å‚æ•°: {test_params}")
    print(f"è§£æå: {resolved}")
    
    expected_mappings = {
        "verilog_code": "module test();",
        "module_name": "test_module", 
        "verilog_files": ["test1.v", "test2.v"]
    }
    
    success = True
    for key, expected_value in expected_mappings.items():
        if resolved.get(key) != expected_value:
            print(f"âŒ æ˜ å°„å¤±è´¥: {key} æœŸæœ› {expected_value}, å¾—åˆ° {resolved.get(key)}")
            success = False
    
    if success:
        print("âœ… å‚æ•°åˆ«åè§£ææµ‹è¯•é€šè¿‡")
    
    # æµ‹è¯•2: å·¥å…·Schemaè·å–
    print("\nğŸ“‹ æµ‹è¯•2: å·¥å…·Schemaè·å–")
    schema = UnifiedSchemas.get_unified_schema("analyze_code_quality")
    print(f"analyze_code_quality Schema: {schema['type']}")
    print(f"å¿…éœ€å‚æ•°: {schema.get('required', [])}")
    
    if schema['type'] == 'object' and 'verilog_code' in schema['properties']:
        print("âœ… å·¥å…·Schemaè·å–æµ‹è¯•é€šè¿‡")
    else:
        print("âŒ å·¥å…·Schemaè·å–æµ‹è¯•å¤±è´¥")
    
    # æµ‹è¯•3: ç«¯å£å®šä¹‰æ ‡å‡†åŒ–
    print("\nğŸ“‹ æµ‹è¯•3: ç«¯å£å®šä¹‰æ ‡å‡†åŒ–")
    string_ports = ["clk", "data [7:0]", "enable"]
    normalized_ports = UnifiedSchemas.normalize_port_definitions(string_ports)
    
    print(f"å­—ç¬¦ä¸²æ ¼å¼: {string_ports}")
    print(f"æ ‡å‡†åŒ–å: {normalized_ports}")
    
    expected_port = {"name": "data", "width": 8, "description": "data signal (8 bits)"}
    found_data_port = next((p for p in normalized_ports if p["name"] == "data"), None)
    
    if found_data_port and found_data_port["width"] == 8:
        print("âœ… ç«¯å£å®šä¹‰æ ‡å‡†åŒ–æµ‹è¯•é€šè¿‡")
    else:
        print("âŒ ç«¯å£å®šä¹‰æ ‡å‡†åŒ–æµ‹è¯•å¤±è´¥")
    
    # æµ‹è¯•4: å®Œæ•´å‚æ•°éªŒè¯å’Œæ ‡å‡†åŒ–
    print("\nğŸ“‹ æµ‹è¯•4: å®Œæ•´å‚æ•°éªŒè¯å’Œæ ‡å‡†åŒ–")
    test_params_full = {
        "code": "module adder();",
        "name": "simple_adder",
        "input_ports": ["a [7:0]", "b [7:0]", "cin"],
        "output_ports": ["sum [7:0]", "cout"]
    }
    
    normalized_full = UnifiedSchemas.validate_and_normalize_parameters(
        "generate_verilog_code", test_params_full
    )
    
    print(f"è¾“å…¥å‚æ•°: {test_params_full}")
    print(f"æ ‡å‡†åŒ–å: {normalized_full}")
    
    checks = [
        normalized_full.get("verilog_code") == "module adder();",
        normalized_full.get("module_name") == "simple_adder",
        isinstance(normalized_full.get("input_ports"), list),
        len(normalized_full.get("input_ports", [])) == 3
    ]
    
    if all(checks):
        print("âœ… å®Œæ•´å‚æ•°éªŒè¯å’Œæ ‡å‡†åŒ–æµ‹è¯•é€šè¿‡")
    else:
        print("âŒ å®Œæ•´å‚æ•°éªŒè¯å’Œæ ‡å‡†åŒ–æµ‹è¯•å¤±è´¥")
    
    # æµ‹è¯•5: æ˜ å°„ä¿¡æ¯
    print("\nğŸ“‹ æµ‹è¯•5: å‚æ•°æ˜ å°„ä¿¡æ¯")
    mapping_info = UnifiedSchemas.get_parameter_mapping_info()
    print(f"æ ‡å‡†å‚æ•°: {mapping_info['standard_parameters']}")
    print(f"æ”¯æŒçš„å·¥å…·: {mapping_info['supported_tools']}")
    print(f"åˆ«åæ˜ å°„: {mapping_info['alias_mappings']}")
    
    if len(mapping_info['standard_parameters']) > 5 and len(mapping_info['supported_tools']) > 3:
        print("âœ… å‚æ•°æ˜ å°„ä¿¡æ¯æµ‹è¯•é€šè¿‡")
    else:
        print("âŒ å‚æ•°æ˜ å°„ä¿¡æ¯æµ‹è¯•å¤±è´¥")

class TestAgent(BaseAgent):
    """æµ‹è¯•æ™ºèƒ½ä½“"""
    def __init__(self):
        super().__init__(
            agent_id="test_agent",
            role="test",
            capabilities={AgentCapability.CODE_GENERATION}
        )
    
    async def _call_llm_for_function_calling(self, conversation):
        return "Test response"

async def test_base_agent_integration():
    """æµ‹è¯•åŸºç¡€æ™ºèƒ½ä½“é›†æˆ"""
    print("\nğŸ¤– æµ‹è¯•åŸºç¡€æ™ºèƒ½ä½“é›†æˆ")
    
    try:
        agent = TestAgent()
        
        # æµ‹è¯•å‚æ•°æ ‡å‡†åŒ–æ–¹æ³•
        test_params = {
            "code": "module test();",
            "name": "test_module"
        }
        
        normalized = agent._normalize_tool_parameters("test_tool", test_params)
        print(f"æ™ºèƒ½ä½“å‚æ•°æ ‡å‡†åŒ–: {normalized}")
        
        if normalized.get("verilog_code") == "module test();" and normalized.get("module_name") == "test_module":
            print("âœ… åŸºç¡€æ™ºèƒ½ä½“é›†æˆæµ‹è¯•é€šè¿‡")
        else:
            print("âŒ åŸºç¡€æ™ºèƒ½ä½“é›†æˆæµ‹è¯•å¤±è´¥")
            
    except Exception as e:
        print(f"âŒ åŸºç¡€æ™ºèƒ½ä½“é›†æˆæµ‹è¯•å¼‚å¸¸: {e}")

async def main():
    """ä¸»æµ‹è¯•å‡½æ•°"""
    print("ğŸ¯ å¼€å§‹Schemaç»Ÿä¸€ç³»ç»Ÿæµ‹è¯•")
    print("="*60)
    
    await test_unified_schemas()
    await test_base_agent_integration()
    
    print("\n" + "="*60)
    print("ğŸ‰ Schemaç»Ÿä¸€ç³»ç»Ÿæµ‹è¯•å®Œæˆ")

if __name__ == "__main__":
    asyncio.run(main())