<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › ixgbe › ixgbe_phy.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ixgbe_phy.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel 10 Gigabit PCI Express Linux driver</span>
<span class="cm">  Copyright(c) 1999 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _IXGBE_PHY_H_</span>
<span class="cp">#define _IXGBE_PHY_H_</span>

<span class="cp">#include &quot;ixgbe_type.h&quot;</span>
<span class="cp">#define IXGBE_I2C_EEPROM_DEV_ADDR    0xA0</span>

<span class="cm">/* EEPROM byte offsets */</span>
<span class="cp">#define IXGBE_SFF_IDENTIFIER         0x0</span>
<span class="cp">#define IXGBE_SFF_IDENTIFIER_SFP     0x3</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_BYTE0   0x25</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_BYTE1   0x26</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_BYTE2   0x27</span>
<span class="cp">#define IXGBE_SFF_1GBE_COMP_CODES    0x6</span>
<span class="cp">#define IXGBE_SFF_10GBE_COMP_CODES   0x3</span>
<span class="cp">#define IXGBE_SFF_CABLE_TECHNOLOGY   0x8</span>
<span class="cp">#define IXGBE_SFF_CABLE_SPEC_COMP    0x3C</span>

<span class="cm">/* Bitmasks */</span>
<span class="cp">#define IXGBE_SFF_DA_PASSIVE_CABLE           0x4</span>
<span class="cp">#define IXGBE_SFF_DA_ACTIVE_CABLE            0x8</span>
<span class="cp">#define IXGBE_SFF_DA_SPEC_ACTIVE_LIMITING    0x4</span>
<span class="cp">#define IXGBE_SFF_1GBASESX_CAPABLE           0x1</span>
<span class="cp">#define IXGBE_SFF_1GBASELX_CAPABLE           0x2</span>
<span class="cp">#define IXGBE_SFF_1GBASET_CAPABLE            0x8</span>
<span class="cp">#define IXGBE_SFF_10GBASESR_CAPABLE          0x10</span>
<span class="cp">#define IXGBE_SFF_10GBASELR_CAPABLE          0x20</span>
<span class="cp">#define IXGBE_I2C_EEPROM_READ_MASK           0x100</span>
<span class="cp">#define IXGBE_I2C_EEPROM_STATUS_MASK         0x3</span>
<span class="cp">#define IXGBE_I2C_EEPROM_STATUS_NO_OPERATION 0x0</span>
<span class="cp">#define IXGBE_I2C_EEPROM_STATUS_PASS         0x1</span>
<span class="cp">#define IXGBE_I2C_EEPROM_STATUS_FAIL         0x2</span>
<span class="cp">#define IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS  0x3</span>

<span class="cm">/* Flow control defines */</span>
<span class="cp">#define IXGBE_TAF_SYM_PAUSE                  0x400</span>
<span class="cp">#define IXGBE_TAF_ASM_PAUSE                  0x800</span>

<span class="cm">/* Bit-shift macros */</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_BYTE0_SHIFT    24</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_BYTE1_SHIFT    16</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_BYTE2_SHIFT    8</span>

<span class="cm">/* Vendor OUIs: format of OUI is 0x[byte0][byte1][byte2][00] */</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_TYCO     0x00407600</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_FTL      0x00906500</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_AVAGO    0x00176A00</span>
<span class="cp">#define IXGBE_SFF_VENDOR_OUI_INTEL    0x001B2100</span>

<span class="cm">/* I2C SDA and SCL timing parameters for standard mode */</span>
<span class="cp">#define IXGBE_I2C_T_HD_STA  4</span>
<span class="cp">#define IXGBE_I2C_T_LOW     5</span>
<span class="cp">#define IXGBE_I2C_T_HIGH    4</span>
<span class="cp">#define IXGBE_I2C_T_SU_STA  5</span>
<span class="cp">#define IXGBE_I2C_T_HD_DATA 5</span>
<span class="cp">#define IXGBE_I2C_T_SU_DATA 1</span>
<span class="cp">#define IXGBE_I2C_T_RISE    1</span>
<span class="cp">#define IXGBE_I2C_T_FALL    1</span>
<span class="cp">#define IXGBE_I2C_T_SU_STO  4</span>
<span class="cp">#define IXGBE_I2C_T_BUF     5</span>

<span class="cp">#define IXGBE_TN_LASI_STATUS_REG        0x9005</span>
<span class="cp">#define IXGBE_TN_LASI_STATUS_TEMP_ALARM 0x0008</span>

<span class="n">s32</span> <span class="n">ixgbe_init_phy_ops_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_identify_phy_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_reset_phy_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_read_phy_reg_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_addr</span><span class="p">,</span>
                               <span class="n">u32</span> <span class="n">device_type</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">phy_data</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_write_phy_reg_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_addr</span><span class="p">,</span>
                                <span class="n">u32</span> <span class="n">device_type</span><span class="p">,</span> <span class="n">u16</span> <span class="n">phy_data</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_setup_phy_link_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_setup_phy_link_speed_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
                                       <span class="n">ixgbe_link_speed</span> <span class="n">speed</span><span class="p">,</span>
                                       <span class="n">bool</span> <span class="n">autoneg</span><span class="p">,</span>
                                       <span class="n">bool</span> <span class="n">autoneg_wait_to_complete</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_get_copper_link_capabilities_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
                                               <span class="n">ixgbe_link_speed</span> <span class="o">*</span><span class="n">speed</span><span class="p">,</span>
                                               <span class="n">bool</span> <span class="o">*</span><span class="n">autoneg</span><span class="p">);</span>

<span class="cm">/* PHY specific */</span>
<span class="n">s32</span> <span class="n">ixgbe_check_phy_link_tnx</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
                             <span class="n">ixgbe_link_speed</span> <span class="o">*</span><span class="n">speed</span><span class="p">,</span>
                             <span class="n">bool</span> <span class="o">*</span><span class="n">link_up</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_setup_phy_link_tnx</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_get_phy_firmware_version_tnx</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
                                       <span class="n">u16</span> <span class="o">*</span><span class="n">firmware_version</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_get_phy_firmware_version_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
                                           <span class="n">u16</span> <span class="o">*</span><span class="n">firmware_version</span><span class="p">);</span>

<span class="n">s32</span> <span class="n">ixgbe_reset_phy_nl</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_identify_sfp_module_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_get_sfp_init_sequence_offsets</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
                                        <span class="n">u16</span> <span class="o">*</span><span class="n">list_offset</span><span class="p">,</span>
                                        <span class="n">u16</span> <span class="o">*</span><span class="n">data_offset</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_tn_check_overtemp</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_read_i2c_byte_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">byte_offset</span><span class="p">,</span>
                                <span class="n">u8</span> <span class="n">dev_addr</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_write_i2c_byte_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">byte_offset</span><span class="p">,</span>
                                 <span class="n">u8</span> <span class="n">dev_addr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_read_i2c_eeprom_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">byte_offset</span><span class="p">,</span>
                                  <span class="n">u8</span> <span class="o">*</span><span class="n">eeprom_data</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">ixgbe_write_i2c_eeprom_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">byte_offset</span><span class="p">,</span>
                                   <span class="n">u8</span> <span class="n">eeprom_data</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* _IXGBE_PHY_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
