<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.0.3.0" title="e155_lab2" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="lab2_bb">
    <Options/>
    <Implementation title="lab2_bb" dir="lab2_bb" description="lab2_bb" synthesis="lse" default_strategy="Strategy1">
        <Options top="lab2_bb"/>
        <Source name="source/lab2_bb/lab2_bb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/lab2_bb/adder.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/lab2_bb/sevenseg.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/lab2_bb/select.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="e155_lab21.sty"/>
</RadiantProject>
