
---------- Begin Simulation Statistics ----------
final_tick                                26278420000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    265                       # Simulator instruction rate (inst/s)
host_mem_usage                                8755852                       # Number of bytes of host memory used
host_op_rate                                      272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29903.15                       # Real time elapsed on the host
host_tick_rate                                 752051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7919626                       # Number of instructions simulated
sim_ops                                       8119577                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022489                       # Number of seconds simulated
sim_ticks                                 22488682500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.538768                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  342483                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               351125                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                498                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4789                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            353539                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3725                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4663                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              938                       # Number of indirect misses.
system.cpu.branchPred.lookups                  390330                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13257                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          789                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2311946                       # Number of instructions committed
system.cpu.committedOps                       2346055                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.221164                       # CPI: cycles per instruction
system.cpu.discardedOps                         11617                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1259935                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94406                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           647297                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2327471                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310447                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      434                       # number of quiesce instructions executed
system.cpu.numCycles                          7447157                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       434                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1589891     67.77%     67.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1671      0.07%     67.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93537      3.99%     71.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                660956     28.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2346055                       # Class of committed instruction
system.cpu.quiesceCycles                     28534735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5119686                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        606686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              196375                       # Transaction distribution
system.membus.trans_dist::ReadResp             199357                       # Transaction distribution
system.membus.trans_dist::WriteReq             108810                       # Transaction distribution
system.membus.trans_dist::WriteResp            108810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          251                       # Transaction distribution
system.membus.trans_dist::WriteClean               28                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2652                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2727                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           255                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       300335                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        300335                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       601767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       611523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       600670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       600670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1220183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       174528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56799                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     19220840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     19220840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19452167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            909124                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000404                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020088                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  908757     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     367      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              909124                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1533980444                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9846500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7809093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1950000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7491585                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1194542575                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13901250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2914177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3642721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728544                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2914177                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3642721                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3642721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3642721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7285442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       241152                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       241152                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       427901                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       427901                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7748                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1150978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1187842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1338106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10783                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     18415620                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     19005444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21296007                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2233147375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1817082932                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1152893000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2914177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4371265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5828354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13113796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5828354                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4371265                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10199619                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2914177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10199619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10199619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23313416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2185633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10199619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2185633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14570885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4371265                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1502978                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5874244                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2185633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14570885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3688611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20445128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       195887                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       195887                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       104448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       104448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       557058                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       600670                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17825796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     19220840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       372383                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       372383    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       372383                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    867258250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1083859000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962685364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20399239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26227592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009312195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43712654                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43773663                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87486317                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2006398018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64172901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26227592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096798512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6029312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22806532                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12386308                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21561348                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       188416                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311041                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       387073                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2680833                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11656708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731458590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    268104279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2914177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1014133754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    407984772                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    550779620                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    958764392                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11656708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139443362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    818883899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2914177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1972898146                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       174528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       175872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       174528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       174528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2727                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2748                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7760704                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59763                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7820467                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7760704                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7760704                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7760704                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59763                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7820467                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11796484                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12559080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6029312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6702528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       184321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              196245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        94208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             104727                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29202778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    524552027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2185633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1502978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1018824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             558462240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         793999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20399239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    268104279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5828354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2185633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298040047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         793999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49602016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    792656306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8013987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3688611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1018824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            856502287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    278376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457628250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          218                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          218                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              358462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      196245                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104727                       # Number of write requests accepted
system.mem_ctrls.readBursts                    196245                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104727                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6313345495                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  980280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11459815495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32201.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58451.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       156                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   182865                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                196242                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104727                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  172451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    323                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.575170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.766709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.997911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          513      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          435      2.13%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          349      1.71%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          241      1.18%      7.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          480      2.35%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          252      1.23%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          352      1.72%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          281      1.37%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17564     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     899.371560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1163.077344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           119     54.59%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.46%     55.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     14.22%     69.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.46%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.46%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.46%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           47     21.56%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      2.75%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.38%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      2.75%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           218                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     480.422018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    170.022638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    477.902392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             78     35.78%     35.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      3.67%     39.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      7.34%     46.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.67%     50.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.92%     51.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.29%     53.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.83%     55.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.46%     55.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.46%     56.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.46%     56.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.46%     57.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.46%     57.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      3.21%     61.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85     38.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           218                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12547584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6702848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12559080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6702528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       298.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    558.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22488642500                       # Total gap between requests
system.mem_ctrls.avgGap                      74720.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11786692                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19200                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6028288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29155643.066240098327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 524116608.431819021702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2142944.567784262355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1502978.220267016673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1007440.075691406149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 853762.776009666268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20399238.594790957868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 268058744.659674942493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5828353.884225987829                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728544.235528248479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2185632.706584745552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       184321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        94208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    592939170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10769969725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45838395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34011825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17056380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19296721125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34460181375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 311340185000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2163609375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  54197084000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    988907000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57746.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58430.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59685.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64173.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47643.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69163875.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4807502.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3304816.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1056449.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 211707359.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1287639.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17648008315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3624821685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 868                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     41093039.458525                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    210983747.457948                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          434    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545318125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8444040875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17834379125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1163122                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1163122                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1163122                       # number of overall hits
system.cpu.icache.overall_hits::total         1163122                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2727                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2727                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2727                       # number of overall misses
system.cpu.icache.overall_misses::total          2727                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    118719375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118719375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118719375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118719375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1165849                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1165849                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1165849                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1165849                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002339                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002339                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002339                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002339                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43534.790979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43534.790979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43534.790979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43534.790979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2727                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2727                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2727                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2727                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114516375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114516375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114516375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114516375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41993.536854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41993.536854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41993.536854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41993.536854                       # average overall mshr miss latency
system.cpu.icache.replacements                   2536                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1163122                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1163122                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2727                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2727                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118719375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118719375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1165849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1165849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43534.790979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43534.790979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114516375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114516375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41993.536854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41993.536854                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.475982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              714175                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            281.614748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.475982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2334425                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2334425                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       148058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148058                       # number of overall hits
system.cpu.dcache.overall_hits::total          148058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          489                       # number of overall misses
system.cpu.dcache.overall_misses::total           489                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     39120625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39120625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39120625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39120625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003292                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003292                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003292                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003292                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80001.278119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80001.278119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80001.278119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80001.278119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          251                       # number of writebacks
system.cpu.dcache.writebacks::total               251                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          110                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4850                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4850                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29602250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29602250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29602250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29602250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78106.200528                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78106.200528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78106.200528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78106.200528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2191.030928                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2191.030928                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        92922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           92922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        93186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        93186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002833                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002833                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76244.318182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76244.318182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18984875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18984875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74450.490196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74450.490196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.614754                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.614754                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55136                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55136                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18992125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18992125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84409.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84409.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4362                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4362                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10617375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10617375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85623.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85623.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       300335                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       300335                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3135475000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3135475000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10439.925417                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10439.925417                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        59569                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        59569                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       240766                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       240766                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3030606444                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3030606444                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12587.352218                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12587.352218                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.990750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.569620                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.990750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997247                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26278420000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26278601250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    265                       # Simulator instruction rate (inst/s)
host_mem_usage                                8755852                       # Number of bytes of host memory used
host_op_rate                                      272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29903.48                       # Real time elapsed on the host
host_tick_rate                                 752048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7919635                       # Number of instructions simulated
sim_ops                                       8119592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022489                       # Number of seconds simulated
sim_ticks                                 22488863750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.538227                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  342485                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               351129                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                499                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4791                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            353539                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3725                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4663                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              938                       # Number of indirect misses.
system.cpu.branchPred.lookups                  390336                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13259                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          789                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2311955                       # Number of instructions committed
system.cpu.committedOps                       2346070                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.221277                       # CPI: cycles per instruction
system.cpu.discardedOps                         11622                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1259952                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94406                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           647298                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2327713                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310436                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      434                       # number of quiesce instructions executed
system.cpu.numCycles                          7447447                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       434                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1589899     67.77%     67.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1671      0.07%     67.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93543      3.99%     71.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                660956     28.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2346070                       # Class of committed instruction
system.cpu.quiesceCycles                     28534735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5119734                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        606694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              196375                       # Transaction distribution
system.membus.trans_dist::ReadResp             199361                       # Transaction distribution
system.membus.trans_dist::WriteReq             108810                       # Transaction distribution
system.membus.trans_dist::WriteResp            108810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          253                       # Transaction distribution
system.membus.trans_dist::WriteClean               28                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2654                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           257                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       300335                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        300335                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       601773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       611529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       600670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       600670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1220195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       174656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57055                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     19220840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     19220840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19452551                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            909128                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000404                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020088                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  908761     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     367      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              909128                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1533994569                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9846500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7814343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1950000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7502960                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1194542575                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13911250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2914153                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3642692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728538                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2914153                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3642692                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3642692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3642692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7285384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       241152                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       241152                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       427901                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       427901                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7748                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1150978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1187842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1338106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10783                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     18415620                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     19005444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21296007                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2233147375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1817082932                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1152893000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2914153                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4371230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5828307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13113691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5828307                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4371230                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10199537                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2914153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10199537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10199537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23313228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2185615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10199537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2185615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14570767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4371230                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1502966                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5874196                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2185615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14570767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3688581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20444964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       195887                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       195887                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       104448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       104448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       557058                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       600670                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17825796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     19220840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       372383                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       372383    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       372383                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    867258250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1083859000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962669546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20399074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26227381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009296001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43712302                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43773310                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87485612                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2006381848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64172384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26227381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096781613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6029312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22806532                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12386308                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21561348                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       188416                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311041                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       387073                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2680833                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11656614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731452695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    268102118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2914153                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1014125580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    407981484                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    550775181                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    958756665                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11656614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139434179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    818877299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2914153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1972882245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       174656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       176000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       174656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       174656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2729                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2750                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7766333                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59763                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7826096                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7766333                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7766333                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7766333                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59763                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7826096                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11796484                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12559208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6029312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6702656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       184321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              196247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        94208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             104729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29202543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    524547800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2185615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1502966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1024507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             558463431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         799685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20399074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    268102118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5828307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2185615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298043337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         799685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49601617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    792649918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8013922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3688581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1024507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            856506768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    278376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457628250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          218                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          218                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              358468                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      196247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104729                       # Number of write requests accepted
system.mem_ctrls.readBursts                    196247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6313353620                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  980290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11459876120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32201.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58451.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       156                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   182867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                196244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  172451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    323                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.575170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.766709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.997911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          513      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          435      2.13%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          349      1.71%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          241      1.18%      7.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          480      2.35%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          252      1.23%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          352      1.72%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          281      1.37%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17564     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     899.371560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1163.077344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           119     54.59%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.46%     55.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     14.22%     69.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.46%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.46%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.46%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           47     21.56%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      2.75%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.38%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      2.75%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           218                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     480.422018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    170.022638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    477.902392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             78     35.78%     35.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      3.67%     39.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      7.34%     46.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.67%     50.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.92%     51.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.29%     53.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.83%     55.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.46%     55.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.46%     56.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.46%     56.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.46%     57.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.46%     57.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      3.21%     61.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85     38.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           218                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12547712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6702848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12559208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6702656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       298.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    558.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22488911250                       # Total gap between requests
system.mem_ctrls.avgGap                      74719.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11786692                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19200                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6028288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29155408.085034973919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 524112384.290646970272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2142927.296626980416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1502966.106947043911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1013123.662150338758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 853755.895070510102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20399074.186218056828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 268056584.228271633387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5828306.910348015837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728538.363793501980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2185615.091380505823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       184321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          281                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        94208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    592939170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10769969725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45838395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34011825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17117005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19296721125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34460181375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 311340185000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2163609375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  54197084000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    988907000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57746.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58430.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59685.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64173.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47547.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68671605.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4807502.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3304816.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1056449.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 211707359.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1287639.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17648008315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3625002935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 868                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     41093039.458525                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    210983747.457948                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          434    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545318125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             434                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8444222125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17834379125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1163132                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1163132                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1163132                       # number of overall hits
system.cpu.icache.overall_hits::total         1163132                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2729                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2729                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2729                       # number of overall misses
system.cpu.icache.overall_misses::total          2729                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    118805625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118805625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118805625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118805625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1165861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1165861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1165861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1165861                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002341                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002341                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002341                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002341                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43534.490656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43534.490656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43534.490656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43534.490656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2729                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2729                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2729                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2729                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114599375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114599375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114599375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114599375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002341                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002341                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002341                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002341                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41993.175156                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41993.175156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41993.175156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41993.175156                       # average overall mshr miss latency
system.cpu.icache.replacements                   2538                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1163132                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1163132                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2729                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2729                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118805625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118805625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1165861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1165861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002341                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002341                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43534.490656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43534.490656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114599375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114599375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41993.175156                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41993.175156                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.475994                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2910026                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2967                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            980.797438                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.475994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2334451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2334451                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       148062                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148062                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148062                       # number of overall hits
system.cpu.dcache.overall_hits::total          148062                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          491                       # number of overall misses
system.cpu.dcache.overall_misses::total           491                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     39250000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39250000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39250000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39250000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003305                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003305                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79938.900204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79938.900204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79938.900204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79938.900204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          253                       # number of writebacks
system.cpu.dcache.writebacks::total               253                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          110                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4850                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4850                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29728875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29728875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29728875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29728875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002565                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002565                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002565                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78028.543307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78028.543307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78028.543307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78028.543307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2191.030928                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2191.030928                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        92926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           92926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20257875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20257875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        93192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        93192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76157.424812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76157.424812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          488                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19111500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19111500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002758                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002758                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74363.813230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74363.813230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.614754                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.614754                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55136                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55136                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18992125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18992125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84409.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84409.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4362                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4362                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10617375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10617375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85623.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85623.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       300335                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       300335                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3135475000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3135475000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10439.925417                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10439.925417                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        59569                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        59569                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       240766                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       240766                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3030606444                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3030606444                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12587.352218                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12587.352218                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.990742                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            170.553191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.990742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997273                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26278601250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
