/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-46.10" *)
module top(x, y);
  (* src = "dut.sv:2.23-2.24" *)
  input x;
  wire x;
  (* src = "dut.sv:3.23-3.24" *)
  output [31:0] y;
  wire [31:0] y;
  assign y = 32'd0;
endmodule
