41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Chen, Edison
22 8 96 67 76 0 \NUL
edpchen
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 218 419 245 321 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 11 441 324 421 0 \NUL
The 7 segment display outputs a number based
22 11 467 379 447 0 \NUL
on the input it recieves from the four user input switches
22 416 438 776 418 0 \NUL
b_2, b_1, and b_0 will output either 0 or 1 based on the
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 416 493 589 473 0 \NUL
truth table given in Part B.
22 27 722 765 702 0 \NUL
c_0 outputs either 0 or 1 based on user input into the circuit which implements the SOP of the truth table in Part C.
22 27 748 631 728 0 \NUL
c_1 outputs either 0 or 1 based on user input to the SOP circuit except with only NAND gates.
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 617 359 666 310 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
22 26 773 622 753 0 \NUL
c_2 outputs either 0 or 1 based on user input to the SOP circuit except with only NOR gates.
22 416 465 771 445 0 \NUL
user input into the circuit implementing the logic of the
22 11 493 351 473 0 \NUL
which can be considered a 4-bit binary number with 
22 12 518 331 498 0 \NUL
in_3 being most significant and in_0 being least.
1 481 198 470 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 219 385
1 120 326 219 391
1 104 350 219 397
1 88 374 219 403
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 618 334 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Chen, Edison
22 8 96 67 76 0 \NUL
edpchen
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 35 165 265 145 0 \NUL
placeholder senders and receivers
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
22 240 93 455 73 0 \NUL
This page left blank intentionally
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Chen, Edison
22 8 96 67 76 0 \NUL
edpchen
22 55 370 743 350 0 \NUL
This circuit connects the wires from the user input switches to the 7 segment display component in Part A.
19 241 215 300 196 0
in_3
19 241 238 300 219 0
in_2
19 241 262 300 243 0
in_1
19 241 286 300 267 0
in_0
20 446 262 505 243 0
a_1
20 446 286 505 267 0
a_0
20 446 238 505 219 0
a_2
20 445 215 504 196 0
a_3
1 297 205 446 205
1 297 228 447 228
1 297 252 447 252
1 297 276 447 276
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Chen, Edison
22 8 96 67 76 0 \NUL
edpchen
20 512 344 571 325 0
b_1
20 512 376 571 357 0
b_0
19 48 224 107 205 0
in_3
19 48 256 107 237 0
in_2
19 48 368 107 349 0
in_1
19 48 400 107 381 0
in_0
14 314 391 363 342
20 512 312 571 293 0
b_2
3 288 264 337 215 0 0
3 336 336 385 287 0 0
4 404 278 453 229 0 0
5 165 250 214 201 0
5 288 312 337 263 0
19 48 328 107 309 0
in_1
19 48 296 107 277 0
in_0
22 49 436 738 416 0 \NUL
This circuit implements the logic from the truth table given in Part B so the signal senders, b_0, b_1, b_2, 
22 49 463 478 443 0 \NUL
send outputs that match their respective output on the truth table. 
1 513 366 360 366
1 513 334 104 390
1 211 225 289 225
1 104 358 289 287
1 334 239 405 239
1 382 311 405 267
1 450 253 513 302
1 337 297 334 287
1 337 325 104 390
1 166 225 104 286
1 289 253 104 318
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Chen, Edison
22 8 96 67 76 0 \NUL
edpchen
19 25 334 84 315 0
in_2
22 73 510 735 490 0 \NUL
This circuit implements the SOP of the given truth table from Part C so that the signal sender, c_0, will
20 645 321 704 302 0
c_0
19 25 363 84 344 0
in_1
19 24 391 83 372 0
in_0
19 25 427 84 408 0
in_1
19 25 455 84 436 0
in_0
19 24 273 83 254 0
in_1
19 24 301 83 282 0
in_0
5 169 378 218 329 0
5 120 470 169 421 0
4 360 432 409 383 0 0
4 392 288 441 239 0 0
3 279 302 328 253 0 0
3 272 392 321 343 0 0
3 264 456 313 407 0 0
3 472 384 521 335 0 0
3 488 304 537 255 0 0
4 568 336 617 287 0 0
5 424 208 473 159 0
19 24 193 83 174 0
in_2
19 23 220 82 201 0
in_1
19 23 248 82 229 0
in_0
4 243 249 292 200 0 1
22 72 535 296 515 0 \NUL
match the output of the truth table.
1 280 263 80 263
1 280 291 80 291
1 393 277 325 277
1 170 353 81 353
1 273 353 215 353
1 273 381 80 381
1 121 445 81 445
1 265 417 81 417
1 265 445 166 445
1 361 393 318 367
1 361 421 310 431
1 473 345 81 324
1 473 373 406 407
1 489 293 438 263
1 569 297 534 279
1 569 325 518 359
1 646 311 614 311
1 425 183 80 183
1 489 265 470 183
1 244 210 79 210
1 244 238 79 238
1 393 249 289 224
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Chen, Edison
22 8 96 67 76 0 \NUL
edpchen
20 685 344 744 325 0
c_1
3 601 359 650 310 2 1
3 324 442 373 393 1 1
3 339 354 388 305 1 1
3 325 240 374 191 1 1
19 30 251 89 232 0
in_1
19 30 275 89 256 0
in_0
19 30 251 89 232 0
in_1
19 30 275 89 256 0
in_0
19 30 227 89 208 0
in_2
19 32 336 91 317 0
in_1
19 32 360 91 341 0
in_0
19 32 336 91 317 0
in_1
19 32 360 91 341 0
in_0
19 32 312 91 293 0
in_2
19 32 416 91 397 0
in_1
19 32 440 91 421 0
in_0
19 32 416 91 397 0
in_1
19 32 441 91 422 0
in_0
19 32 392 91 373 0
in_2
19 32 504 91 485 0
in_1
19 32 528 91 509 0
in_0
19 32 504 91 485 0
in_1
19 32 528 91 509 0
in_0
19 32 480 91 461 0
in_2
3 339 519 388 470 1 1
3 133 294 182 245 0 1
3 101 354 150 305 0 1
3 151 399 200 350 0 1
3 146 478 195 429 0 1
3 186 519 235 470 0 1
3 111 548 160 499 0 1
22 48 579 744 559 0 \NUL
This circuit implements the SOP of the given truth table from Part C with only NAND gates so that the signal
22 48 607 378 587 0 \NUL
sender,c_1, will match the output of the truth table.
1 326 201 86 217
1 326 215 86 241
1 340 315 88 302
1 340 343 88 350
1 325 417 88 406
1 325 431 88 431
1 602 320 371 215
1 602 329 385 329
1 602 339 370 417
1 602 348 385 494
1 686 334 647 334
1 134 255 86 265
1 134 283 86 265
1 326 229 179 269
1 102 315 88 326
1 102 343 88 326
1 340 329 147 329
1 152 360 88 382
1 325 403 197 374
1 147 439 88 470
1 187 508 88 494
1 147 467 88 470
1 187 480 88 494
1 112 509 88 518
1 112 537 88 518
1 340 494 232 494
1 340 508 157 523
1 340 480 192 453
1 152 388 88 382
38 7
20 643 361 702 342 0
c_2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 98 44 0 \NUL
Chen, Edison
22 8 96 67 76 0 \NUL
edpchen
19 32 224 91 205 0
in_1
19 32 248 91 229 0
in_0
19 32 224 91 205 0
in_1
19 32 248 91 229 0
in_0
19 32 200 91 181 0
in_2
19 32 336 91 317 0
in_1
19 32 360 91 341 0
in_0
19 32 336 91 317 0
in_1
19 32 360 91 341 0
in_0
19 32 312 91 293 0
in_2
19 32 416 91 397 0
in_1
19 32 440 91 421 0
in_0
19 32 416 91 397 0
in_1
19 32 440 91 421 0
in_0
19 33 395 92 376 0
in_2
19 32 504 91 485 0
in_1
19 32 528 91 509 0
in_0
19 32 504 91 485 0
in_1
19 32 528 91 509 0
in_0
19 32 480 91 461 0
in_2
4 548 376 597 327 2 1
4 248 336 297 287 1 1
4 376 209 425 160 1 1
4 272 528 321 479 1 1
4 313 424 362 375 1 1
4 157 159 206 110 0 1
4 186 208 235 159 0 1
4 201 266 250 217 0 1
4 167 309 216 260 0 1
4 134 432 183 383 0 1
4 137 542 186 493 0 1
22 33 585 721 565 0 \NUL
This circuit implements the SOP of the given truth table from Part C with only NOR gates so that the signal
22 33 612 363 592 0 \NUL
sender,c_2, will match the output of the truth table.
1 249 311 88 326
1 249 325 88 350
1 314 385 89 385
1 314 413 88 430
1 273 489 88 470
1 273 503 88 494
1 549 365 318 503
1 549 356 359 399
1 549 346 294 311
1 549 337 422 184
1 644 351 594 351
1 158 120 88 190
1 158 148 88 190
1 377 170 203 134
1 187 197 88 214
1 187 169 88 214
1 202 227 88 238
1 202 255 88 238
1 168 270 88 302
1 168 298 88 302
1 135 393 88 406
1 135 421 88 406
1 138 503 88 518
1 138 531 88 518
1 273 517 183 517
1 377 198 247 241
1 377 184 232 183
1 249 297 213 284
1 314 399 180 407
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
