
IO_Tile_8_33

 (12 1)  (430 529)  (430 529)  routing T_8_33.span4_horz_r_0 <X> T_8_33.span4_vert_25


IO_Tile_11_33

 (2 1)  (572 529)  (572 529)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 1)  (551 529)  (551 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (551 531)  (551 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (17 5)  (551 533)  (551 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (0 8)  (569 536)  (569 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (2 9)  (572 537)  (572 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (3 9)  (573 537)  (573 537)  IO control bit: BIOUP_IE_0

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (11 0)  (633 528)  (633 528)  routing T_12_33.span4_horz_r_0 <X> T_12_33.span4_horz_l_12


IO_Tile_16_33

 (11 0)  (849 528)  (849 528)  routing T_16_33.span4_horz_r_0 <X> T_16_33.span4_horz_l_12
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (4 8)  (832 536)  (832 536)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (2 9)  (842 537)  (842 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (4 9)  (832 537)  (832 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (5 9)  (833 537)  (833 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (0 2)  (897 531)  (897 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (1 3)  (899 530)  (899 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0



IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1063 535)  (1063 535)  IO control bit: BIOUP_IE_1

 (16 8)  (1040 536)  (1040 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (14 1)  (1126 529)  (1126 529)  routing T_21_33.span4_horz_l_12 <X> T_21_33.span4_horz_r_0


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (16 8)  (1148 536)  (1148 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (1 11)  (1169 538)  (1169 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (11 1)  (1339 529)  (1339 529)  routing T_25_33.span4_horz_l_12 <X> T_25_33.span4_vert_25
 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (17 5)  (1311 533)  (1311 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (1 0)  (1373 528)  (1373 528)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (14 6)  (1384 535)  (1384 535)  routing T_26_33.span4_horz_l_14 <X> T_26_33.span4_vert_13
 (16 8)  (1352 536)  (1352 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (1371 537)  (1371 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (1 8)  (1589 536)  (1589 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 512)  (411 512)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g0_1
 (16 0)  (412 512)  (412 512)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g0_1
 (17 0)  (413 512)  (413 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (414 512)  (414 512)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g0_1
 (26 0)  (422 512)  (422 512)  routing T_8_32.lc_trk_g1_7 <X> T_8_32.input0_0
 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (422 513)  (422 513)  routing T_8_32.lc_trk_g1_7 <X> T_8_32.input0_0
 (27 1)  (423 513)  (423 513)  routing T_8_32.lc_trk_g1_7 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (1 2)  (397 514)  (397 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (421 514)  (421 514)  routing T_8_32.sp4_v_b_14 <X> T_8_32.lc_trk_g0_6
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (418 515)  (418 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_14 lc_trk_g0_6
 (23 3)  (419 515)  (419 515)  routing T_8_32.sp4_v_b_14 <X> T_8_32.lc_trk_g0_6
 (25 3)  (421 515)  (421 515)  routing T_8_32.sp4_v_b_14 <X> T_8_32.lc_trk_g0_6
 (26 3)  (422 515)  (422 515)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_1
 (28 3)  (424 515)  (424 515)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (1 4)  (397 516)  (397 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (418 516)  (418 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (419 516)  (419 516)  routing T_8_32.sp4_v_b_19 <X> T_8_32.lc_trk_g1_3
 (24 4)  (420 516)  (420 516)  routing T_8_32.sp4_v_b_19 <X> T_8_32.lc_trk_g1_3
 (25 4)  (421 516)  (421 516)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (26 4)  (422 516)  (422 516)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_2
 (0 5)  (396 517)  (396 517)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.wire_bram/ram/WCLKE
 (1 5)  (397 517)  (397 517)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.wire_bram/ram/WCLKE
 (22 5)  (418 517)  (418 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (419 517)  (419 517)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (24 5)  (420 517)  (420 517)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (25 5)  (421 517)  (421 517)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (26 5)  (422 517)  (422 517)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_2
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (22 6)  (418 518)  (418 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input0_3
 (17 7)  (413 519)  (413 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (417 519)  (417 519)  routing T_8_32.sp4_r_v_b_31 <X> T_8_32.lc_trk_g1_7
 (27 7)  (423 519)  (423 519)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (22 8)  (418 520)  (418 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (423 520)  (423 520)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (40 8)  (436 520)  (436 520)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (26 9)  (422 521)  (422 521)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_4
 (27 9)  (423 521)  (423 521)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_4
 (28 9)  (424 521)  (424 521)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (426 521)  (426 521)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.wire_bram/ram/WDATA_3
 (22 10)  (418 522)  (418 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (419 522)  (419 522)  routing T_8_32.sp12_v_b_23 <X> T_8_32.lc_trk_g2_7
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_5
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (417 523)  (417 523)  routing T_8_32.sp12_v_b_23 <X> T_8_32.lc_trk_g2_7
 (22 11)  (418 523)  (418 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (422 523)  (422 523)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_5
 (28 11)  (424 523)  (424 523)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (429 523)  (429 523)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_5
 (34 11)  (430 523)  (430 523)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_5
 (35 11)  (431 523)  (431 523)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_5
 (17 12)  (413 524)  (413 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (422 524)  (422 524)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_6
 (21 13)  (417 525)  (417 525)  routing T_8_32.sp4_r_v_b_43 <X> T_8_32.lc_trk_g3_3
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 525)  (421 525)  routing T_8_32.sp4_r_v_b_42 <X> T_8_32.lc_trk_g3_2
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (429 525)  (429 525)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input2_6
 (34 13)  (430 525)  (430 525)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input2_6
 (0 14)  (396 526)  (396 526)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (410 526)  (410 526)  routing T_8_32.sp4_v_t_25 <X> T_8_32.lc_trk_g3_4
 (35 14)  (431 526)  (431 526)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_7
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (14 15)  (410 527)  (410 527)  routing T_8_32.sp4_v_t_25 <X> T_8_32.lc_trk_g3_4
 (16 15)  (412 527)  (412 527)  routing T_8_32.sp4_v_t_25 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (429 527)  (429 527)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_7


LogicTile_11_32

 (8 5)  (554 517)  (554 517)  routing T_11_32.sp4_v_t_36 <X> T_11_32.sp4_v_b_4
 (10 5)  (556 517)  (556 517)  routing T_11_32.sp4_v_t_36 <X> T_11_32.sp4_v_b_4
 (8 10)  (554 522)  (554 522)  routing T_11_32.sp4_v_t_36 <X> T_11_32.sp4_h_l_42
 (9 10)  (555 522)  (555 522)  routing T_11_32.sp4_v_t_36 <X> T_11_32.sp4_h_l_42
 (10 10)  (556 522)  (556 522)  routing T_11_32.sp4_v_t_36 <X> T_11_32.sp4_h_l_42


LogicTile_12_32

 (4 15)  (604 527)  (604 527)  routing T_12_32.sp4_h_r_1 <X> T_12_32.sp4_h_l_44
 (6 15)  (606 527)  (606 527)  routing T_12_32.sp4_h_r_1 <X> T_12_32.sp4_h_l_44


LogicTile_16_32

 (8 2)  (824 514)  (824 514)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_h_l_36
 (9 2)  (825 514)  (825 514)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_h_l_36


LogicTile_6_31

 (19 13)  (307 509)  (307 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_31

 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (28 1)  (424 497)  (424 497)  routing T_8_31.lc_trk_g2_0 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (396 498)  (396 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (1 2)  (397 498)  (397 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (417 498)  (417 498)  routing T_8_31.sp4_h_r_15 <X> T_8_31.lc_trk_g0_7
 (22 2)  (418 498)  (418 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_15 lc_trk_g0_7
 (23 2)  (419 498)  (419 498)  routing T_8_31.sp4_h_r_15 <X> T_8_31.lc_trk_g0_7
 (24 2)  (420 498)  (420 498)  routing T_8_31.sp4_h_r_15 <X> T_8_31.lc_trk_g0_7
 (26 2)  (422 498)  (422 498)  routing T_8_31.lc_trk_g3_4 <X> T_8_31.input0_1
 (16 3)  (412 499)  (412 499)  routing T_8_31.sp12_h_r_12 <X> T_8_31.lc_trk_g0_4
 (17 3)  (413 499)  (413 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (423 499)  (423 499)  routing T_8_31.lc_trk_g3_4 <X> T_8_31.input0_1
 (28 3)  (424 499)  (424 499)  routing T_8_31.lc_trk_g3_4 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (17 4)  (413 500)  (413 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 5)  (422 501)  (422 501)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_2
 (28 5)  (424 501)  (424 501)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (3 6)  (399 502)  (399 502)  routing T_8_31.sp12_h_r_0 <X> T_8_31.sp12_v_t_23
 (17 6)  (413 502)  (413 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (422 502)  (422 502)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.input0_3
 (3 7)  (399 503)  (399 503)  routing T_8_31.sp12_h_r_0 <X> T_8_31.sp12_v_t_23
 (15 7)  (411 503)  (411 503)  routing T_8_31.sp4_v_b_20 <X> T_8_31.lc_trk_g1_4
 (16 7)  (412 503)  (412 503)  routing T_8_31.sp4_v_b_20 <X> T_8_31.lc_trk_g1_4
 (17 7)  (413 503)  (413 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (18 7)  (414 503)  (414 503)  routing T_8_31.sp4_r_v_b_29 <X> T_8_31.lc_trk_g1_5
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (424 503)  (424 503)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 504)  (426 504)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.wire_bram/ram/WDATA_11
 (17 9)  (413 505)  (413 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (19 9)  (415 505)  (415 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_b_20
 (22 9)  (418 505)  (418 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 505)  (422 505)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.input0_4
 (27 9)  (423 505)  (423 505)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.input0_4
 (28 9)  (424 505)  (424 505)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (426 505)  (426 505)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.wire_bram/ram/WDATA_11
 (41 9)  (437 505)  (437 505)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (15 10)  (411 506)  (411 506)  routing T_8_31.sp4_h_r_29 <X> T_8_31.lc_trk_g2_5
 (16 10)  (412 506)  (412 506)  routing T_8_31.sp4_h_r_29 <X> T_8_31.lc_trk_g2_5
 (17 10)  (413 506)  (413 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (35 10)  (431 506)  (431 506)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (18 11)  (414 507)  (414 507)  routing T_8_31.sp4_h_r_29 <X> T_8_31.lc_trk_g2_5
 (27 11)  (423 507)  (423 507)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input0_5
 (28 11)  (424 507)  (424 507)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 507)  (430 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (35 11)  (431 507)  (431 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (14 12)  (410 508)  (410 508)  routing T_8_31.sp4_h_r_32 <X> T_8_31.lc_trk_g3_0
 (22 12)  (418 508)  (418 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_14 lc_trk_g3_3
 (23 12)  (419 508)  (419 508)  routing T_8_31.sp4_h_l_14 <X> T_8_31.lc_trk_g3_3
 (24 12)  (420 508)  (420 508)  routing T_8_31.sp4_h_l_14 <X> T_8_31.lc_trk_g3_3
 (26 12)  (422 508)  (422 508)  routing T_8_31.lc_trk_g0_4 <X> T_8_31.input0_6
 (15 13)  (411 509)  (411 509)  routing T_8_31.sp4_h_r_32 <X> T_8_31.lc_trk_g3_0
 (16 13)  (412 509)  (412 509)  routing T_8_31.sp4_h_r_32 <X> T_8_31.lc_trk_g3_0
 (17 13)  (413 509)  (413 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_32 lc_trk_g3_0
 (21 13)  (417 509)  (417 509)  routing T_8_31.sp4_h_l_14 <X> T_8_31.lc_trk_g3_3
 (22 13)  (418 509)  (418 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 509)  (419 509)  routing T_8_31.sp4_h_l_15 <X> T_8_31.lc_trk_g3_2
 (24 13)  (420 509)  (420 509)  routing T_8_31.sp4_h_l_15 <X> T_8_31.lc_trk_g3_2
 (25 13)  (421 509)  (421 509)  routing T_8_31.sp4_h_l_15 <X> T_8_31.lc_trk_g3_2
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.input2_6
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (35 14)  (431 510)  (431 510)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input2_7
 (0 15)  (396 511)  (396 511)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.wire_bram/ram/RE
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.wire_bram/ram/RE
 (15 15)  (411 511)  (411 511)  routing T_8_31.sp4_v_b_44 <X> T_8_31.lc_trk_g3_4
 (16 15)  (412 511)  (412 511)  routing T_8_31.sp4_v_b_44 <X> T_8_31.lc_trk_g3_4
 (17 15)  (413 511)  (413 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (26 15)  (422 511)  (422 511)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.input0_7
 (27 15)  (423 511)  (423 511)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.input0_7
 (28 15)  (424 511)  (424 511)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (430 511)  (430 511)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input2_7


LogicTile_9_31

 (11 0)  (449 496)  (449 496)  routing T_9_31.sp4_h_r_9 <X> T_9_31.sp4_v_b_2
 (6 10)  (444 506)  (444 506)  routing T_9_31.sp4_h_l_36 <X> T_9_31.sp4_v_t_43
 (8 11)  (446 507)  (446 507)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_42
 (9 11)  (447 507)  (447 507)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_42
 (10 11)  (448 507)  (448 507)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_42


LogicTile_10_31

 (11 3)  (503 499)  (503 499)  routing T_10_31.sp4_h_r_2 <X> T_10_31.sp4_h_l_39
 (4 7)  (496 503)  (496 503)  routing T_10_31.sp4_h_r_7 <X> T_10_31.sp4_h_l_38
 (6 7)  (498 503)  (498 503)  routing T_10_31.sp4_h_r_7 <X> T_10_31.sp4_h_l_38
 (11 7)  (503 503)  (503 503)  routing T_10_31.sp4_h_r_5 <X> T_10_31.sp4_h_l_40
 (11 11)  (503 507)  (503 507)  routing T_10_31.sp4_h_r_8 <X> T_10_31.sp4_h_l_45
 (19 13)  (511 509)  (511 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_31

 (12 2)  (558 498)  (558 498)  routing T_11_31.sp4_v_t_45 <X> T_11_31.sp4_h_l_39
 (11 3)  (557 499)  (557 499)  routing T_11_31.sp4_v_t_45 <X> T_11_31.sp4_h_l_39
 (13 3)  (559 499)  (559 499)  routing T_11_31.sp4_v_t_45 <X> T_11_31.sp4_h_l_39


LogicTile_13_31

 (4 15)  (658 511)  (658 511)  routing T_13_31.sp4_h_r_1 <X> T_13_31.sp4_h_l_44
 (6 15)  (660 511)  (660 511)  routing T_13_31.sp4_h_r_1 <X> T_13_31.sp4_h_l_44


LogicTile_14_31

 (3 3)  (711 499)  (711 499)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_l_23
 (13 3)  (721 499)  (721 499)  routing T_14_31.sp4_v_b_9 <X> T_14_31.sp4_h_l_39
 (12 6)  (720 502)  (720 502)  routing T_14_31.sp4_v_b_5 <X> T_14_31.sp4_h_l_40
 (10 10)  (718 506)  (718 506)  routing T_14_31.sp4_v_b_2 <X> T_14_31.sp4_h_l_42
 (13 11)  (721 507)  (721 507)  routing T_14_31.sp4_v_b_3 <X> T_14_31.sp4_h_l_45
 (19 13)  (727 509)  (727 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_r_0


LogicTile_18_31

 (3 2)  (931 498)  (931 498)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_h_l_23
 (3 3)  (931 499)  (931 499)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_h_l_23


LogicTile_20_31

 (3 2)  (1039 498)  (1039 498)  routing T_20_31.sp12_v_t_23 <X> T_20_31.sp12_h_l_23
 (3 4)  (1039 500)  (1039 500)  routing T_20_31.sp12_v_t_23 <X> T_20_31.sp12_h_r_0


LogicTile_22_31

 (3 2)  (1147 498)  (1147 498)  routing T_22_31.sp12_v_t_23 <X> T_22_31.sp12_h_l_23
 (2 4)  (1146 500)  (1146 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 15)  (1163 511)  (1163 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_31

 (8 5)  (1314 501)  (1314 501)  routing T_25_31.sp4_v_t_36 <X> T_25_31.sp4_v_b_4
 (10 5)  (1316 501)  (1316 501)  routing T_25_31.sp4_v_t_36 <X> T_25_31.sp4_v_b_4
 (8 9)  (1314 505)  (1314 505)  routing T_25_31.sp4_h_l_42 <X> T_25_31.sp4_v_b_7
 (9 9)  (1315 505)  (1315 505)  routing T_25_31.sp4_h_l_42 <X> T_25_31.sp4_v_b_7
 (4 12)  (1310 508)  (1310 508)  routing T_25_31.sp4_h_l_38 <X> T_25_31.sp4_v_b_9
 (6 12)  (1312 508)  (1312 508)  routing T_25_31.sp4_h_l_38 <X> T_25_31.sp4_v_b_9
 (5 13)  (1311 509)  (1311 509)  routing T_25_31.sp4_h_l_38 <X> T_25_31.sp4_v_b_9


LogicTile_26_31

 (3 2)  (1351 498)  (1351 498)  routing T_26_31.sp12_v_t_23 <X> T_26_31.sp12_h_l_23
 (6 4)  (1354 500)  (1354 500)  routing T_26_31.sp4_v_t_37 <X> T_26_31.sp4_v_b_3
 (5 5)  (1353 501)  (1353 501)  routing T_26_31.sp4_v_t_37 <X> T_26_31.sp4_v_b_3
 (8 13)  (1356 509)  (1356 509)  routing T_26_31.sp4_h_r_10 <X> T_26_31.sp4_v_b_10


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23
 (8 14)  (1572 510)  (1572 510)  routing T_30_31.sp4_v_t_41 <X> T_30_31.sp4_h_l_47
 (9 14)  (1573 510)  (1573 510)  routing T_30_31.sp4_v_t_41 <X> T_30_31.sp4_h_l_47
 (10 14)  (1574 510)  (1574 510)  routing T_30_31.sp4_v_t_41 <X> T_30_31.sp4_h_l_47


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (5 4)  (12 484)  (12 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 484)  (9 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 490)  (12 490)  routing T_0_30.span4_vert_b_3 <X> T_0_30.lc_trk_g1_3
 (7 10)  (10 490)  (10 490)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (8 11)  (9 491)  (9 491)  routing T_0_30.span4_vert_b_3 <X> T_0_30.lc_trk_g1_3
 (10 11)  (7 491)  (7 491)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (1 2)  (397 482)  (397 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 484)  (396 484)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.wire_bram/ram/WCLKE
 (1 4)  (397 484)  (397 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 485)  (397 485)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.wire_bram/ram/WCLKE
 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 488)  (423 488)  routing T_8_30.lc_trk_g3_4 <X> T_8_30.wire_bram/ram/WDATA_3
 (28 8)  (424 488)  (424 488)  routing T_8_30.lc_trk_g3_4 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g3_4 <X> T_8_30.wire_bram/ram/WDATA_3
 (22 9)  (418 489)  (418 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 489)  (419 489)  routing T_8_30.sp4_v_t_31 <X> T_8_30.lc_trk_g2_2
 (24 9)  (420 489)  (420 489)  routing T_8_30.sp4_v_t_31 <X> T_8_30.lc_trk_g2_2
 (41 9)  (437 489)  (437 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (14 11)  (410 491)  (410 491)  routing T_8_30.sp4_r_v_b_36 <X> T_8_30.lc_trk_g2_4
 (17 11)  (413 491)  (413 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 494)  (396 494)  routing T_8_30.lc_trk_g2_4 <X> T_8_30.wire_bram/ram/WE
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (4 14)  (400 494)  (400 494)  routing T_8_30.sp4_v_b_1 <X> T_8_30.sp4_v_t_44
 (6 14)  (402 494)  (402 494)  routing T_8_30.sp4_v_b_1 <X> T_8_30.sp4_v_t_44
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g2_4 <X> T_8_30.wire_bram/ram/WE
 (14 15)  (410 495)  (410 495)  routing T_8_30.sp12_v_t_19 <X> T_8_30.lc_trk_g3_4
 (16 15)  (412 495)  (412 495)  routing T_8_30.sp12_v_t_19 <X> T_8_30.lc_trk_g3_4
 (17 15)  (413 495)  (413 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_19 lc_trk_g3_4


LogicTile_9_30

 (8 5)  (446 485)  (446 485)  routing T_9_30.sp4_v_t_36 <X> T_9_30.sp4_v_b_4
 (10 5)  (448 485)  (448 485)  routing T_9_30.sp4_v_t_36 <X> T_9_30.sp4_v_b_4
 (19 8)  (457 488)  (457 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (457 490)  (457 490)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (8 11)  (446 491)  (446 491)  routing T_9_30.sp4_h_r_1 <X> T_9_30.sp4_v_t_42
 (9 11)  (447 491)  (447 491)  routing T_9_30.sp4_h_r_1 <X> T_9_30.sp4_v_t_42
 (10 11)  (448 491)  (448 491)  routing T_9_30.sp4_h_r_1 <X> T_9_30.sp4_v_t_42


LogicTile_10_30

 (19 13)  (511 493)  (511 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_30

 (11 4)  (557 484)  (557 484)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_5
 (13 4)  (559 484)  (559 484)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_5


LogicTile_12_30

 (3 5)  (603 485)  (603 485)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_h_r_0


LogicTile_14_30

 (19 2)  (727 482)  (727 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 3)  (727 483)  (727 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (19 5)  (727 485)  (727 485)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (19 9)  (727 489)  (727 489)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_22_30

 (3 3)  (1147 483)  (1147 483)  routing T_22_30.sp12_v_b_0 <X> T_22_30.sp12_h_l_23


LogicTile_24_30

 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_l_23 <X> T_24_30.sp12_v_b_0


LogicTile_26_30

 (4 0)  (1352 480)  (1352 480)  routing T_26_30.sp4_v_t_37 <X> T_26_30.sp4_v_b_0


IO_Tile_0_29

 (11 2)  (6 466)  (6 466)  routing T_0_29.span4_horz_7 <X> T_0_29.span4_vert_t_13
 (12 2)  (5 466)  (5 466)  routing T_0_29.span4_horz_7 <X> T_0_29.span4_vert_t_13


LogicTile_1_29

 (2 4)  (20 468)  (20 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_29

 (3 3)  (345 467)  (345 467)  routing T_7_29.sp12_v_b_0 <X> T_7_29.sp12_h_l_23


RAM_Tile_8_29

 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (19 1)  (415 465)  (415 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (0 2)  (396 466)  (396 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (1 2)  (397 466)  (397 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 6)  (400 470)  (400 470)  routing T_8_29.sp4_h_r_9 <X> T_8_29.sp4_v_t_38
 (6 6)  (402 470)  (402 470)  routing T_8_29.sp4_h_r_9 <X> T_8_29.sp4_v_t_38
 (5 7)  (401 471)  (401 471)  routing T_8_29.sp4_h_r_9 <X> T_8_29.sp4_v_t_38
 (28 8)  (424 472)  (424 472)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 472)  (426 472)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_bram/ram/WDATA_11
 (30 9)  (426 473)  (426 473)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_bram/ram/WDATA_11
 (40 9)  (436 473)  (436 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (6 10)  (402 474)  (402 474)  routing T_8_29.sp4_v_b_3 <X> T_8_29.sp4_v_t_43
 (14 10)  (410 474)  (410 474)  routing T_8_29.sp4_h_r_36 <X> T_8_29.lc_trk_g2_4
 (21 10)  (417 474)  (417 474)  routing T_8_29.sp12_v_t_4 <X> T_8_29.lc_trk_g2_7
 (22 10)  (418 474)  (418 474)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_4 lc_trk_g2_7
 (24 10)  (420 474)  (420 474)  routing T_8_29.sp12_v_t_4 <X> T_8_29.lc_trk_g2_7
 (5 11)  (401 475)  (401 475)  routing T_8_29.sp4_v_b_3 <X> T_8_29.sp4_v_t_43
 (9 11)  (405 475)  (405 475)  routing T_8_29.sp4_v_b_7 <X> T_8_29.sp4_v_t_42
 (15 11)  (411 475)  (411 475)  routing T_8_29.sp4_h_r_36 <X> T_8_29.lc_trk_g2_4
 (16 11)  (412 475)  (412 475)  routing T_8_29.sp4_h_r_36 <X> T_8_29.lc_trk_g2_4
 (17 11)  (413 475)  (413 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (417 475)  (417 475)  routing T_8_29.sp12_v_t_4 <X> T_8_29.lc_trk_g2_7
 (0 14)  (396 478)  (396 478)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE


LogicTile_9_29

 (9 2)  (447 466)  (447 466)  routing T_9_29.sp4_v_b_1 <X> T_9_29.sp4_h_l_36
 (9 3)  (447 467)  (447 467)  routing T_9_29.sp4_v_b_1 <X> T_9_29.sp4_v_t_36
 (3 6)  (441 470)  (441 470)  routing T_9_29.sp12_v_b_0 <X> T_9_29.sp12_v_t_23
 (4 6)  (442 470)  (442 470)  routing T_9_29.sp4_v_b_3 <X> T_9_29.sp4_v_t_38
 (11 6)  (449 470)  (449 470)  routing T_9_29.sp4_v_b_9 <X> T_9_29.sp4_v_t_40
 (13 6)  (451 470)  (451 470)  routing T_9_29.sp4_v_b_9 <X> T_9_29.sp4_v_t_40
 (8 7)  (446 471)  (446 471)  routing T_9_29.sp4_h_r_4 <X> T_9_29.sp4_v_t_41
 (9 7)  (447 471)  (447 471)  routing T_9_29.sp4_h_r_4 <X> T_9_29.sp4_v_t_41


LogicTile_11_29

 (3 0)  (549 464)  (549 464)  routing T_11_29.sp12_v_t_23 <X> T_11_29.sp12_v_b_0


LogicTile_12_29

 (4 15)  (604 479)  (604 479)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_h_l_44
 (6 15)  (606 479)  (606 479)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_h_l_44


LogicTile_13_29

 (9 6)  (663 470)  (663 470)  routing T_13_29.sp4_h_r_1 <X> T_13_29.sp4_h_l_41
 (10 6)  (664 470)  (664 470)  routing T_13_29.sp4_h_r_1 <X> T_13_29.sp4_h_l_41
 (19 13)  (673 477)  (673 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_29

 (19 13)  (727 477)  (727 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_29

 (3 2)  (1309 466)  (1309 466)  routing T_25_29.sp12_v_t_23 <X> T_25_29.sp12_h_l_23


LogicTile_26_29

 (4 0)  (1352 464)  (1352 464)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_v_b_0
 (6 0)  (1354 464)  (1354 464)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_v_b_0
 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_h_l_23


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 449)  (418 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (419 449)  (419 449)  routing T_8_28.sp4_v_t_7 <X> T_8_28.lc_trk_g0_2
 (24 1)  (420 449)  (420 449)  routing T_8_28.sp4_v_t_7 <X> T_8_28.lc_trk_g0_2
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (19 3)  (415 451)  (415 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_b_5 sp4_v_b_14
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.wire_bram/ram/WCLKE
 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (3 6)  (399 454)  (399 454)  routing T_8_28.sp12_v_b_0 <X> T_8_28.sp12_v_t_23
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (28 8)  (424 456)  (424 456)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 456)  (426 456)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_3
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_3
 (38 9)  (434 457)  (434 457)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (22 10)  (418 458)  (418 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (417 459)  (417 459)  routing T_8_28.sp4_r_v_b_39 <X> T_8_28.lc_trk_g2_7
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE


LogicTile_9_28

 (8 7)  (446 455)  (446 455)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_v_t_41
 (10 7)  (448 455)  (448 455)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_v_t_41
 (11 14)  (449 462)  (449 462)  routing T_9_28.sp4_h_r_5 <X> T_9_28.sp4_v_t_46
 (13 14)  (451 462)  (451 462)  routing T_9_28.sp4_h_r_5 <X> T_9_28.sp4_v_t_46
 (12 15)  (450 463)  (450 463)  routing T_9_28.sp4_h_r_5 <X> T_9_28.sp4_v_t_46


LogicTile_10_28

 (2 0)  (494 448)  (494 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_28

 (8 1)  (554 449)  (554 449)  routing T_11_28.sp4_h_r_1 <X> T_11_28.sp4_v_b_1
 (8 9)  (554 457)  (554 457)  routing T_11_28.sp4_v_t_41 <X> T_11_28.sp4_v_b_7
 (10 9)  (556 457)  (556 457)  routing T_11_28.sp4_v_t_41 <X> T_11_28.sp4_v_b_7


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0
 (19 13)  (619 461)  (619 461)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_28

 (3 3)  (931 451)  (931 451)  routing T_18_28.sp12_v_b_0 <X> T_18_28.sp12_h_l_23


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_22_28

 (12 8)  (1156 456)  (1156 456)  routing T_22_28.sp4_v_b_2 <X> T_22_28.sp4_h_r_8
 (11 9)  (1155 457)  (1155 457)  routing T_22_28.sp4_v_b_2 <X> T_22_28.sp4_h_r_8
 (13 9)  (1157 457)  (1157 457)  routing T_22_28.sp4_v_b_2 <X> T_22_28.sp4_h_r_8


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 2)  (1255 450)  (1255 450)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_h_l_23
 (3 3)  (1255 451)  (1255 451)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_h_l_23


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 448)  (1322 448)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (17 0)  (1323 448)  (1323 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 448)  (1324 448)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (21 0)  (1327 448)  (1327 448)  routing T_25_28.sp4_v_b_11 <X> T_25_28.lc_trk_g0_3
 (22 0)  (1328 448)  (1328 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1329 448)  (1329 448)  routing T_25_28.sp4_v_b_11 <X> T_25_28.lc_trk_g0_3
 (26 0)  (1332 448)  (1332 448)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_0
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 449)  (1324 449)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (21 1)  (1327 449)  (1327 449)  routing T_25_28.sp4_v_b_11 <X> T_25_28.lc_trk_g0_3
 (27 1)  (1333 449)  (1333 449)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_0
 (28 1)  (1334 449)  (1334 449)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_0
 (29 1)  (1335 449)  (1335 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 450)  (1320 450)  routing T_25_28.sp4_v_t_1 <X> T_25_28.lc_trk_g0_4
 (22 2)  (1328 450)  (1328 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 450)  (1329 450)  routing T_25_28.sp12_h_l_12 <X> T_25_28.lc_trk_g0_7
 (26 2)  (1332 450)  (1332 450)  routing T_25_28.lc_trk_g0_7 <X> T_25_28.input0_1
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 451)  (1320 451)  routing T_25_28.sp4_v_t_1 <X> T_25_28.lc_trk_g0_4
 (16 3)  (1322 451)  (1322 451)  routing T_25_28.sp4_v_t_1 <X> T_25_28.lc_trk_g0_4
 (17 3)  (1323 451)  (1323 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (1332 451)  (1332 451)  routing T_25_28.lc_trk_g0_7 <X> T_25_28.input0_1
 (29 3)  (1335 451)  (1335 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (1328 452)  (1328 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (1306 453)  (1306 453)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.wire_bram/ram/WCLKE
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.wire_bram/ram/WCLKE
 (14 5)  (1320 453)  (1320 453)  routing T_25_28.sp4_r_v_b_24 <X> T_25_28.lc_trk_g1_0
 (17 5)  (1323 453)  (1323 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1333 453)  (1333 453)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input0_2
 (28 5)  (1334 453)  (1334 453)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input0_2
 (29 5)  (1335 453)  (1335 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (26 7)  (1332 455)  (1332 455)  routing T_25_28.lc_trk_g0_3 <X> T_25_28.input0_3
 (29 7)  (1335 455)  (1335 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (15 8)  (1321 456)  (1321 456)  routing T_25_28.sp4_v_b_41 <X> T_25_28.lc_trk_g2_1
 (16 8)  (1322 456)  (1322 456)  routing T_25_28.sp4_v_b_41 <X> T_25_28.lc_trk_g2_1
 (17 8)  (1323 456)  (1323 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (26 8)  (1332 456)  (1332 456)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (26 9)  (1332 457)  (1332 457)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (27 9)  (1333 457)  (1333 457)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (28 9)  (1334 457)  (1334 457)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_4
 (29 9)  (1335 457)  (1335 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (40 9)  (1346 457)  (1346 457)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (26 10)  (1332 458)  (1332 458)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_5
 (22 11)  (1328 459)  (1328 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 459)  (1331 459)  routing T_25_28.sp4_r_v_b_38 <X> T_25_28.lc_trk_g2_6
 (27 11)  (1333 459)  (1333 459)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_5
 (28 11)  (1334 459)  (1334 459)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_5
 (29 11)  (1335 459)  (1335 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 459)  (1338 459)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (1340 459)  (1340 459)  routing T_25_28.lc_trk_g1_0 <X> T_25_28.input2_5
 (17 12)  (1323 460)  (1323 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1328 460)  (1328 460)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_16 lc_trk_g3_3
 (23 12)  (1329 460)  (1329 460)  routing T_25_28.sp12_v_t_16 <X> T_25_28.lc_trk_g3_3
 (35 12)  (1341 460)  (1341 460)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input2_6
 (21 13)  (1327 461)  (1327 461)  routing T_25_28.sp12_v_t_16 <X> T_25_28.lc_trk_g3_3
 (22 13)  (1328 461)  (1328 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 461)  (1329 461)  routing T_25_28.sp4_v_t_31 <X> T_25_28.lc_trk_g3_2
 (24 13)  (1330 461)  (1330 461)  routing T_25_28.sp4_v_t_31 <X> T_25_28.lc_trk_g3_2
 (26 13)  (1332 461)  (1332 461)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input0_6
 (27 13)  (1333 461)  (1333 461)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input0_6
 (28 13)  (1334 461)  (1334 461)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input0_6
 (29 13)  (1335 461)  (1335 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 461)  (1338 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 461)  (1339 461)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input2_6
 (35 13)  (1341 461)  (1341 461)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input2_6
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (15 14)  (1321 462)  (1321 462)  routing T_25_28.sp4_h_r_45 <X> T_25_28.lc_trk_g3_5
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp4_h_r_45 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 462)  (1324 462)  routing T_25_28.sp4_h_r_45 <X> T_25_28.lc_trk_g3_5
 (22 14)  (1328 462)  (1328 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g0_4 <X> T_25_28.wire_bram/ram/WE
 (15 15)  (1321 463)  (1321 463)  routing T_25_28.sp4_v_t_33 <X> T_25_28.lc_trk_g3_4
 (16 15)  (1322 463)  (1322 463)  routing T_25_28.sp4_v_t_33 <X> T_25_28.lc_trk_g3_4
 (17 15)  (1323 463)  (1323 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1324 463)  (1324 463)  routing T_25_28.sp4_h_r_45 <X> T_25_28.lc_trk_g3_5
 (21 15)  (1327 463)  (1327 463)  routing T_25_28.sp4_r_v_b_47 <X> T_25_28.lc_trk_g3_7
 (26 15)  (1332 463)  (1332 463)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input0_7
 (27 15)  (1333 463)  (1333 463)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input0_7
 (28 15)  (1334 463)  (1334 463)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input0_7
 (29 15)  (1335 463)  (1335 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 463)  (1338 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 463)  (1339 463)  routing T_25_28.lc_trk_g2_1 <X> T_25_28.input2_7


LogicTile_26_28

 (19 4)  (1367 452)  (1367 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 11)  (1367 459)  (1367 459)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_30_28

 (3 3)  (1567 451)  (1567 451)  routing T_30_28.sp12_v_b_0 <X> T_30_28.sp12_h_l_23


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (6 6)  (11 438)  (11 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span4_vert_b_15 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 446)  (9 446)  routing T_0_27.span4_vert_b_15 <X> T_0_27.lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (9 10)  (81 442)  (81 442)  routing T_2_27.sp4_v_b_7 <X> T_2_27.sp4_h_l_42


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_h_r_0 <X> T_8_27.sp12_v_b_0
 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_r_0 <X> T_8_27.sp12_v_b_0
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 435)  (410 435)  routing T_8_27.sp4_r_v_b_28 <X> T_8_27.lc_trk_g0_4
 (17 3)  (413 435)  (413 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 8)  (423 440)  (423 440)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_11
 (28 8)  (424 440)  (424 440)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (37 8)  (433 440)  (433 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 441)  (426 441)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_11
 (22 13)  (418 445)  (418 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (3 14)  (399 446)  (399 446)  routing T_8_27.sp12_v_b_1 <X> T_8_27.sp12_v_t_22
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g0_4 <X> T_8_27.wire_bram/ram/RE


LogicTile_9_27

 (13 0)  (451 432)  (451 432)  routing T_9_27.sp4_v_t_39 <X> T_9_27.sp4_v_b_2
 (9 3)  (447 435)  (447 435)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_36
 (3 6)  (441 438)  (441 438)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_v_t_23
 (4 10)  (442 442)  (442 442)  routing T_9_27.sp4_h_r_6 <X> T_9_27.sp4_v_t_43
 (5 11)  (443 443)  (443 443)  routing T_9_27.sp4_h_r_6 <X> T_9_27.sp4_v_t_43
 (4 12)  (442 444)  (442 444)  routing T_9_27.sp4_v_t_44 <X> T_9_27.sp4_v_b_9


LogicTile_13_27

 (4 11)  (658 443)  (658 443)  routing T_13_27.sp4_v_b_1 <X> T_13_27.sp4_h_l_43


LogicTile_14_27

 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0
 (3 5)  (711 437)  (711 437)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0


LogicTile_22_27

 (19 2)  (1163 434)  (1163 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_23_27

 (11 4)  (1209 436)  (1209 436)  routing T_23_27.sp4_h_r_0 <X> T_23_27.sp4_v_b_5
 (3 12)  (1201 444)  (1201 444)  routing T_23_27.sp12_v_b_1 <X> T_23_27.sp12_h_r_1
 (3 13)  (1201 445)  (1201 445)  routing T_23_27.sp12_v_b_1 <X> T_23_27.sp12_h_r_1


LogicTile_24_27

 (3 4)  (1255 436)  (1255 436)  routing T_24_27.sp12_v_b_0 <X> T_24_27.sp12_h_r_0
 (3 5)  (1255 437)  (1255 437)  routing T_24_27.sp12_v_b_0 <X> T_24_27.sp12_h_r_0


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (28 1)  (1334 433)  (1334 433)  routing T_25_27.lc_trk_g2_0 <X> T_25_27.input0_0
 (29 1)  (1335 433)  (1335 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 434)  (1321 434)  routing T_25_27.sp12_h_l_2 <X> T_25_27.lc_trk_g0_5
 (17 2)  (1323 434)  (1323 434)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_2 lc_trk_g0_5
 (18 2)  (1324 434)  (1324 434)  routing T_25_27.sp12_h_l_2 <X> T_25_27.lc_trk_g0_5
 (26 2)  (1332 434)  (1332 434)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (18 3)  (1324 435)  (1324 435)  routing T_25_27.sp12_h_l_2 <X> T_25_27.lc_trk_g0_5
 (26 3)  (1332 435)  (1332 435)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (27 3)  (1333 435)  (1333 435)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (28 3)  (1334 435)  (1334 435)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input0_1
 (29 3)  (1335 435)  (1335 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (14 4)  (1320 436)  (1320 436)  routing T_25_27.sp4_v_b_8 <X> T_25_27.lc_trk_g1_0
 (21 4)  (1327 436)  (1327 436)  routing T_25_27.sp12_h_r_3 <X> T_25_27.lc_trk_g1_3
 (22 4)  (1328 436)  (1328 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1330 436)  (1330 436)  routing T_25_27.sp12_h_r_3 <X> T_25_27.lc_trk_g1_3
 (26 4)  (1332 436)  (1332 436)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.input0_2
 (14 5)  (1320 437)  (1320 437)  routing T_25_27.sp4_v_b_8 <X> T_25_27.lc_trk_g1_0
 (16 5)  (1322 437)  (1322 437)  routing T_25_27.sp4_v_b_8 <X> T_25_27.lc_trk_g1_0
 (17 5)  (1323 437)  (1323 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (1327 437)  (1327 437)  routing T_25_27.sp12_h_r_3 <X> T_25_27.lc_trk_g1_3
 (22 5)  (1328 437)  (1328 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 437)  (1329 437)  routing T_25_27.sp4_v_t_7 <X> T_25_27.lc_trk_g1_2
 (24 5)  (1330 437)  (1330 437)  routing T_25_27.sp4_v_t_7 <X> T_25_27.lc_trk_g1_2
 (28 5)  (1334 437)  (1334 437)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.input0_2
 (29 5)  (1335 437)  (1335 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (16 6)  (1322 438)  (1322 438)  routing T_25_27.sp4_v_b_5 <X> T_25_27.lc_trk_g1_5
 (17 6)  (1323 438)  (1323 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 438)  (1324 438)  routing T_25_27.sp4_v_b_5 <X> T_25_27.lc_trk_g1_5
 (22 6)  (1328 438)  (1328 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_20 lc_trk_g1_7
 (23 6)  (1329 438)  (1329 438)  routing T_25_27.sp12_h_l_20 <X> T_25_27.lc_trk_g1_7
 (26 6)  (1332 438)  (1332 438)  routing T_25_27.lc_trk_g0_5 <X> T_25_27.input0_3
 (21 7)  (1327 439)  (1327 439)  routing T_25_27.sp12_h_l_20 <X> T_25_27.lc_trk_g1_7
 (29 7)  (1335 439)  (1335 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (15 8)  (1321 440)  (1321 440)  routing T_25_27.sp12_v_b_1 <X> T_25_27.lc_trk_g2_1
 (17 8)  (1323 440)  (1323 440)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1324 440)  (1324 440)  routing T_25_27.sp12_v_b_1 <X> T_25_27.lc_trk_g2_1
 (22 8)  (1328 440)  (1328 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g1_2 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (14 9)  (1320 441)  (1320 441)  routing T_25_27.sp12_v_b_16 <X> T_25_27.lc_trk_g2_0
 (16 9)  (1322 441)  (1322 441)  routing T_25_27.sp12_v_b_16 <X> T_25_27.lc_trk_g2_0
 (17 9)  (1323 441)  (1323 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (1324 441)  (1324 441)  routing T_25_27.sp12_v_b_1 <X> T_25_27.lc_trk_g2_1
 (21 9)  (1327 441)  (1327 441)  routing T_25_27.sp4_r_v_b_35 <X> T_25_27.lc_trk_g2_3
 (26 9)  (1332 441)  (1332 441)  routing T_25_27.lc_trk_g1_3 <X> T_25_27.input0_4
 (27 9)  (1333 441)  (1333 441)  routing T_25_27.lc_trk_g1_3 <X> T_25_27.input0_4
 (29 9)  (1335 441)  (1335 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g1_2 <X> T_25_27.wire_bram/ram/WDATA_11
 (37 9)  (1343 441)  (1343 441)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (14 10)  (1320 442)  (1320 442)  routing T_25_27.sp12_v_b_4 <X> T_25_27.lc_trk_g2_4
 (14 11)  (1320 443)  (1320 443)  routing T_25_27.sp12_v_b_4 <X> T_25_27.lc_trk_g2_4
 (15 11)  (1321 443)  (1321 443)  routing T_25_27.sp12_v_b_4 <X> T_25_27.lc_trk_g2_4
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_4 lc_trk_g2_4
 (28 11)  (1334 443)  (1334 443)  routing T_25_27.lc_trk_g2_1 <X> T_25_27.input0_5
 (29 11)  (1335 443)  (1335 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 443)  (1338 443)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (1340 443)  (1340 443)  routing T_25_27.lc_trk_g1_0 <X> T_25_27.input2_5
 (26 12)  (1332 444)  (1332 444)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input0_6
 (35 12)  (1341 444)  (1341 444)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.input2_6
 (22 13)  (1328 445)  (1328 445)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (1329 445)  (1329 445)  routing T_25_27.sp12_v_b_18 <X> T_25_27.lc_trk_g3_2
 (25 13)  (1331 445)  (1331 445)  routing T_25_27.sp12_v_b_18 <X> T_25_27.lc_trk_g3_2
 (26 13)  (1332 445)  (1332 445)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input0_6
 (27 13)  (1333 445)  (1333 445)  routing T_25_27.lc_trk_g1_7 <X> T_25_27.input0_6
 (29 13)  (1335 445)  (1335 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 445)  (1338 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 445)  (1340 445)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.input2_6
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 446)  (1322 446)  routing T_25_27.sp4_v_b_29 <X> T_25_27.lc_trk_g3_5
 (17 14)  (1323 446)  (1323 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 446)  (1324 446)  routing T_25_27.sp4_v_b_29 <X> T_25_27.lc_trk_g3_5
 (25 14)  (1331 446)  (1331 446)  routing T_25_27.sp12_v_t_5 <X> T_25_27.lc_trk_g3_6
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (22 15)  (1328 447)  (1328 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_5 lc_trk_g3_6
 (24 15)  (1330 447)  (1330 447)  routing T_25_27.sp12_v_t_5 <X> T_25_27.lc_trk_g3_6
 (25 15)  (1331 447)  (1331 447)  routing T_25_27.sp12_v_t_5 <X> T_25_27.lc_trk_g3_6
 (26 15)  (1332 447)  (1332 447)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_7
 (28 15)  (1334 447)  (1334 447)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_7
 (29 15)  (1335 447)  (1335 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 447)  (1338 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 447)  (1339 447)  routing T_25_27.lc_trk_g3_2 <X> T_25_27.input2_7
 (34 15)  (1340 447)  (1340 447)  routing T_25_27.lc_trk_g3_2 <X> T_25_27.input2_7
 (35 15)  (1341 447)  (1341 447)  routing T_25_27.lc_trk_g3_2 <X> T_25_27.input2_7


IO_Tile_0_26

 (11 12)  (6 428)  (6 428)  routing T_0_26.span4_vert_b_3 <X> T_0_26.span4_vert_t_15


LogicTile_2_26

 (19 7)  (91 423)  (91 423)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 420)  (396 420)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_bram/ram/WCLKE
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_bram/ram/WCLKE
 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (25 6)  (421 422)  (421 422)  routing T_8_26.sp4_h_r_22 <X> T_8_26.lc_trk_g1_6
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (22 7)  (418 423)  (418 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (419 423)  (419 423)  routing T_8_26.sp4_h_r_22 <X> T_8_26.lc_trk_g1_6
 (24 7)  (420 423)  (420 423)  routing T_8_26.sp4_h_r_22 <X> T_8_26.lc_trk_g1_6
 (25 7)  (421 423)  (421 423)  routing T_8_26.sp4_h_r_22 <X> T_8_26.lc_trk_g1_6
 (27 8)  (423 424)  (423 424)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 424)  (426 424)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_3
 (22 9)  (418 425)  (418 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 425)  (419 425)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g2_2
 (24 9)  (420 425)  (420 425)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g2_2
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_3
 (41 9)  (437 425)  (437 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (14 11)  (410 427)  (410 427)  routing T_8_26.sp4_r_v_b_36 <X> T_8_26.lc_trk_g2_4
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE


LogicTile_9_26

 (11 4)  (449 420)  (449 420)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_v_b_5
 (13 4)  (451 420)  (451 420)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_v_b_5
 (9 5)  (447 421)  (447 421)  routing T_9_26.sp4_v_t_41 <X> T_9_26.sp4_v_b_4


LogicTile_11_26

 (9 1)  (555 417)  (555 417)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_1
 (10 1)  (556 417)  (556 417)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_1
 (12 14)  (558 430)  (558 430)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_h_l_46
 (11 15)  (557 431)  (557 431)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_h_l_46
 (13 15)  (559 431)  (559 431)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_h_l_46


LogicTile_13_26

 (19 1)  (673 417)  (673 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_14_26

 (3 12)  (711 428)  (711 428)  routing T_14_26.sp12_v_b_1 <X> T_14_26.sp12_h_r_1
 (3 13)  (711 429)  (711 429)  routing T_14_26.sp12_v_b_1 <X> T_14_26.sp12_h_r_1
 (3 14)  (711 430)  (711 430)  routing T_14_26.sp12_v_b_1 <X> T_14_26.sp12_v_t_22


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (21 5)  (1327 421)  (1327 421)  routing T_25_26.sp4_r_v_b_27 <X> T_25_26.lc_trk_g1_3
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (28 8)  (1334 424)  (1334 424)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.wire_bram/ram/WDATA_3
 (39 9)  (1345 425)  (1345 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (14 10)  (1320 426)  (1320 426)  routing T_25_26.sp4_v_t_25 <X> T_25_26.lc_trk_g2_4
 (17 10)  (1323 426)  (1323 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (1320 427)  (1320 427)  routing T_25_26.sp4_v_t_25 <X> T_25_26.lc_trk_g2_4
 (16 11)  (1322 427)  (1322 427)  routing T_25_26.sp4_v_t_25 <X> T_25_26.lc_trk_g2_4
 (17 11)  (1323 427)  (1323 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (18 11)  (1324 427)  (1324 427)  routing T_25_26.sp4_r_v_b_37 <X> T_25_26.lc_trk_g2_5
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (3 15)  (1351 431)  (1351 431)  routing T_26_26.sp12_h_l_22 <X> T_26_26.sp12_v_t_22


IO_Tile_0_25

 (6 0)  (11 400)  (11 400)  routing T_0_25.span4_horz_9 <X> T_0_25.lc_trk_g0_1
 (7 0)  (10 400)  (10 400)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 400)  (9 400)  routing T_0_25.span4_horz_9 <X> T_0_25.lc_trk_g0_1
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 401)  (9 401)  routing T_0_25.span4_horz_9 <X> T_0_25.lc_trk_g0_1
 (4 2)  (13 402)  (13 402)  routing T_0_25.span4_horz_34 <X> T_0_25.lc_trk_g0_2
 (5 3)  (12 403)  (12 403)  routing T_0_25.span4_horz_34 <X> T_0_25.lc_trk_g0_2
 (6 3)  (11 403)  (11 403)  routing T_0_25.span4_horz_34 <X> T_0_25.lc_trk_g0_2
 (7 3)  (10 403)  (10 403)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (10 11)  (7 411)  (7 411)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (5 14)  (12 414)  (12 414)  routing T_0_25.span4_vert_b_7 <X> T_0_25.lc_trk_g1_7
 (7 14)  (10 414)  (10 414)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit
 (8 15)  (9 415)  (9 415)  routing T_0_25.span4_vert_b_7 <X> T_0_25.lc_trk_g1_7


LogicTile_1_25



LogicTile_2_25

 (10 14)  (82 414)  (82 414)  routing T_2_25.sp4_v_b_5 <X> T_2_25.sp4_h_l_47


LogicTile_3_25



LogicTile_4_25

 (5 14)  (185 414)  (185 414)  routing T_4_25.sp4_v_b_9 <X> T_4_25.sp4_h_l_44


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (22 0)  (418 400)  (418 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 400)  (419 400)  routing T_8_25.sp12_h_l_16 <X> T_8_25.lc_trk_g0_3
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 401)  (417 401)  routing T_8_25.sp12_h_l_16 <X> T_8_25.lc_trk_g0_3
 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (426 409)  (426 409)  routing T_8_25.lc_trk_g0_3 <X> T_8_25.wire_bram/ram/WDATA_11
 (41 9)  (437 409)  (437 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (14 10)  (410 410)  (410 410)  routing T_8_25.sp4_h_r_36 <X> T_8_25.lc_trk_g2_4
 (8 11)  (404 411)  (404 411)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_42
 (10 11)  (406 411)  (406 411)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_42
 (15 11)  (411 411)  (411 411)  routing T_8_25.sp4_h_r_36 <X> T_8_25.lc_trk_g2_4
 (16 11)  (412 411)  (412 411)  routing T_8_25.sp4_h_r_36 <X> T_8_25.lc_trk_g2_4
 (17 11)  (413 411)  (413 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_25

 (9 2)  (447 402)  (447 402)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_h_l_36
 (9 3)  (447 403)  (447 403)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_36
 (4 6)  (442 406)  (442 406)  routing T_9_25.sp4_v_b_7 <X> T_9_25.sp4_v_t_38
 (6 6)  (444 406)  (444 406)  routing T_9_25.sp4_v_b_7 <X> T_9_25.sp4_v_t_38
 (8 7)  (446 407)  (446 407)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_41
 (10 7)  (448 407)  (448 407)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_41
 (4 14)  (442 414)  (442 414)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_44
 (6 14)  (444 414)  (444 414)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_44


LogicTile_10_25



LogicTile_11_25

 (3 0)  (549 400)  (549 400)  routing T_11_25.sp12_v_t_23 <X> T_11_25.sp12_v_b_0
 (3 2)  (549 402)  (549 402)  routing T_11_25.sp12_v_t_23 <X> T_11_25.sp12_h_l_23
 (3 4)  (549 404)  (549 404)  routing T_11_25.sp12_v_t_23 <X> T_11_25.sp12_h_r_0


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25

 (2 8)  (984 408)  (984 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (11 5)  (1155 405)  (1155 405)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_h_r_5
 (13 5)  (1157 405)  (1157 405)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_h_r_5


LogicTile_23_25

 (3 1)  (1201 401)  (1201 401)  routing T_23_25.sp12_h_l_23 <X> T_23_25.sp12_v_b_0


LogicTile_24_25



RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 403)  (1315 403)  routing T_25_25.sp4_v_b_1 <X> T_25_25.sp4_v_t_36
 (13 6)  (1319 406)  (1319 406)  routing T_25_25.sp4_v_b_5 <X> T_25_25.sp4_v_t_40
 (16 6)  (1322 406)  (1322 406)  routing T_25_25.sp4_v_b_5 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 406)  (1324 406)  routing T_25_25.sp4_v_b_5 <X> T_25_25.lc_trk_g1_5
 (21 8)  (1327 408)  (1327 408)  routing T_25_25.sp4_v_b_27 <X> T_25_25.lc_trk_g2_3
 (22 8)  (1328 408)  (1328 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 408)  (1329 408)  routing T_25_25.sp4_v_b_27 <X> T_25_25.lc_trk_g2_3
 (28 8)  (1334 408)  (1334 408)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 408)  (1345 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (4 0)  (1352 400)  (1352 400)  routing T_26_25.sp4_v_t_37 <X> T_26_25.sp4_v_b_0
 (13 4)  (1361 404)  (1361 404)  routing T_26_25.sp4_h_l_40 <X> T_26_25.sp4_v_b_5
 (12 5)  (1360 405)  (1360 405)  routing T_26_25.sp4_h_l_40 <X> T_26_25.sp4_v_b_5


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 388)  (396 388)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_3
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (22 9)  (418 393)  (418 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 393)  (419 393)  routing T_8_24.sp4_v_t_31 <X> T_8_24.lc_trk_g2_2
 (24 9)  (420 393)  (420 393)  routing T_8_24.sp4_v_t_31 <X> T_8_24.lc_trk_g2_2
 (39 9)  (435 393)  (435 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (16 13)  (412 397)  (412 397)  routing T_8_24.sp12_v_t_7 <X> T_8_24.lc_trk_g3_0
 (17 13)  (413 397)  (413 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_9_24

 (8 3)  (446 387)  (446 387)  routing T_9_24.sp4_h_r_1 <X> T_9_24.sp4_v_t_36
 (9 3)  (447 387)  (447 387)  routing T_9_24.sp4_h_r_1 <X> T_9_24.sp4_v_t_36
 (9 11)  (447 395)  (447 395)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_v_t_42


LogicTile_10_24

 (19 13)  (511 397)  (511 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_24

 (9 1)  (555 385)  (555 385)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_v_b_1
 (4 4)  (550 388)  (550 388)  routing T_11_24.sp4_v_t_42 <X> T_11_24.sp4_v_b_3
 (6 4)  (552 388)  (552 388)  routing T_11_24.sp4_v_t_42 <X> T_11_24.sp4_v_b_3
 (9 8)  (555 392)  (555 392)  routing T_11_24.sp4_v_t_42 <X> T_11_24.sp4_h_r_7


LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (3 12)  (657 396)  (657 396)  routing T_13_24.sp12_v_b_1 <X> T_13_24.sp12_h_r_1
 (3 13)  (657 397)  (657 397)  routing T_13_24.sp12_v_b_1 <X> T_13_24.sp12_h_r_1
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (9 12)  (771 396)  (771 396)  routing T_15_24.sp4_h_l_42 <X> T_15_24.sp4_h_r_10
 (10 12)  (772 396)  (772 396)  routing T_15_24.sp4_h_l_42 <X> T_15_24.sp4_h_r_10
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24

 (4 9)  (986 393)  (986 393)  routing T_19_24.sp4_h_l_47 <X> T_19_24.sp4_h_r_6
 (6 9)  (988 393)  (988 393)  routing T_19_24.sp4_h_l_47 <X> T_19_24.sp4_h_r_6


LogicTile_20_24



LogicTile_21_24



LogicTile_22_24

 (3 2)  (1147 386)  (1147 386)  routing T_22_24.sp12_h_r_0 <X> T_22_24.sp12_h_l_23
 (3 3)  (1147 387)  (1147 387)  routing T_22_24.sp12_h_r_0 <X> T_22_24.sp12_h_l_23


LogicTile_23_24

 (4 0)  (1202 384)  (1202 384)  routing T_23_24.sp4_h_l_43 <X> T_23_24.sp4_v_b_0
 (6 0)  (1204 384)  (1204 384)  routing T_23_24.sp4_h_l_43 <X> T_23_24.sp4_v_b_0
 (5 1)  (1203 385)  (1203 385)  routing T_23_24.sp4_h_l_43 <X> T_23_24.sp4_v_b_0
 (11 1)  (1209 385)  (1209 385)  routing T_23_24.sp4_h_l_43 <X> T_23_24.sp4_h_r_2
 (13 1)  (1211 385)  (1211 385)  routing T_23_24.sp4_h_l_43 <X> T_23_24.sp4_h_r_2


LogicTile_24_24



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (9 1)  (1315 385)  (1315 385)  routing T_25_24.sp4_v_t_40 <X> T_25_24.sp4_v_b_1
 (10 1)  (1316 385)  (1316 385)  routing T_25_24.sp4_v_t_40 <X> T_25_24.sp4_v_b_1
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 386)  (1320 386)  routing T_25_24.sp4_v_t_1 <X> T_25_24.lc_trk_g0_4
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 387)  (1320 387)  routing T_25_24.sp4_v_t_1 <X> T_25_24.lc_trk_g0_4
 (16 3)  (1322 387)  (1322 387)  routing T_25_24.sp4_v_t_1 <X> T_25_24.lc_trk_g0_4
 (17 3)  (1323 387)  (1323 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (1328 388)  (1328 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (1306 389)  (1306 389)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 9)  (1345 393)  (1345 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (8 11)  (1314 395)  (1314 395)  routing T_25_24.sp4_v_b_4 <X> T_25_24.sp4_v_t_42
 (10 11)  (1316 395)  (1316 395)  routing T_25_24.sp4_v_b_4 <X> T_25_24.sp4_v_t_42
 (22 13)  (1328 397)  (1328 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1329 397)  (1329 397)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g3_2
 (24 13)  (1330 397)  (1330 397)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g3_2
 (25 13)  (1331 397)  (1331 397)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g3_2
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (4 14)  (1310 398)  (1310 398)  routing T_25_24.sp4_v_b_9 <X> T_25_24.sp4_v_t_44
 (11 14)  (1317 398)  (1317 398)  routing T_25_24.sp4_h_r_5 <X> T_25_24.sp4_v_t_46
 (13 14)  (1319 398)  (1319 398)  routing T_25_24.sp4_h_r_5 <X> T_25_24.sp4_v_t_46
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g0_4 <X> T_25_24.wire_bram/ram/WE
 (3 15)  (1309 399)  (1309 399)  routing T_25_24.sp12_h_l_22 <X> T_25_24.sp12_v_t_22
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (12 15)  (1318 399)  (1318 399)  routing T_25_24.sp4_h_r_5 <X> T_25_24.sp4_v_t_46


LogicTile_26_24

 (2 0)  (1350 384)  (1350 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 6)  (1352 390)  (1352 390)  routing T_26_24.sp4_v_b_3 <X> T_26_24.sp4_v_t_38


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 390)  (1729 390)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 392)  (1742 392)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit


RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 371)  (410 371)  routing T_8_23.sp4_r_v_b_28 <X> T_8_23.lc_trk_g0_4
 (17 3)  (413 371)  (413 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 8)  (418 376)  (418 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (419 376)  (419 376)  routing T_8_23.sp12_v_b_19 <X> T_8_23.lc_trk_g2_3
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (417 377)  (417 377)  routing T_8_23.sp12_v_b_19 <X> T_8_23.lc_trk_g2_3
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (39 9)  (435 377)  (435 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (9 11)  (405 379)  (405 379)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_v_t_42
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.wire_bram/ram/RE


LogicTile_9_23

 (6 0)  (444 368)  (444 368)  routing T_9_23.sp4_v_t_44 <X> T_9_23.sp4_v_b_0
 (13 0)  (451 368)  (451 368)  routing T_9_23.sp4_v_t_39 <X> T_9_23.sp4_v_b_2
 (5 1)  (443 369)  (443 369)  routing T_9_23.sp4_v_t_44 <X> T_9_23.sp4_v_b_0
 (8 3)  (446 371)  (446 371)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_36
 (9 3)  (447 371)  (447 371)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_36
 (10 3)  (448 371)  (448 371)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_36


LogicTile_10_23

 (3 0)  (495 368)  (495 368)  routing T_10_23.sp12_h_r_0 <X> T_10_23.sp12_v_b_0
 (6 0)  (498 368)  (498 368)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_b_0
 (3 1)  (495 369)  (495 369)  routing T_10_23.sp12_h_r_0 <X> T_10_23.sp12_v_b_0


LogicTile_11_23

 (3 0)  (549 368)  (549 368)  routing T_11_23.sp12_v_t_23 <X> T_11_23.sp12_v_b_0
 (2 4)  (548 372)  (548 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_23

 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_r_0
 (12 4)  (666 372)  (666 372)  routing T_13_23.sp4_v_b_5 <X> T_13_23.sp4_h_r_5
 (3 5)  (657 373)  (657 373)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_r_0
 (11 5)  (665 373)  (665 373)  routing T_13_23.sp4_v_b_5 <X> T_13_23.sp4_h_r_5
 (10 10)  (664 378)  (664 378)  routing T_13_23.sp4_v_b_2 <X> T_13_23.sp4_h_l_42


LogicTile_17_23

 (3 3)  (877 371)  (877 371)  routing T_17_23.sp12_v_b_0 <X> T_17_23.sp12_h_l_23
 (12 8)  (886 376)  (886 376)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8
 (13 9)  (887 377)  (887 377)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8


LogicTile_19_23

 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_b_8


LogicTile_20_23

 (19 15)  (1055 383)  (1055 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_23

 (11 9)  (1101 377)  (1101 377)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_h_r_8


LogicTile_22_23

 (3 2)  (1147 370)  (1147 370)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23
 (3 3)  (1147 371)  (1147 371)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23


LogicTile_23_23

 (9 1)  (1207 369)  (1207 369)  routing T_23_23.sp4_v_t_40 <X> T_23_23.sp4_v_b_1
 (10 1)  (1208 369)  (1208 369)  routing T_23_23.sp4_v_t_40 <X> T_23_23.sp4_v_b_1


RAM_Tile_25_23

 (5 1)  (1311 369)  (1311 369)  routing T_25_23.sp4_h_r_0 <X> T_25_23.sp4_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 370)  (1323 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1324 371)  (1324 371)  routing T_25_23.sp4_r_v_b_29 <X> T_25_23.lc_trk_g0_5
 (4 6)  (1310 374)  (1310 374)  routing T_25_23.sp4_v_b_3 <X> T_25_23.sp4_v_t_38
 (13 6)  (1319 374)  (1319 374)  routing T_25_23.sp4_v_b_5 <X> T_25_23.sp4_v_t_40
 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g0_5 <X> T_25_23.wire_bram/ram/WDATA_11
 (38 8)  (1344 376)  (1344 376)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (12 11)  (1318 379)  (1318 379)  routing T_25_23.sp4_h_l_45 <X> T_25_23.sp4_v_t_45
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 382)  (1322 382)  routing T_25_23.sp4_v_b_29 <X> T_25_23.lc_trk_g3_5
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 382)  (1324 382)  routing T_25_23.sp4_v_b_29 <X> T_25_23.lc_trk_g3_5
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE


LogicTile_29_23

 (5 2)  (1515 370)  (1515 370)  routing T_29_23.sp4_h_r_9 <X> T_29_23.sp4_h_l_37
 (4 3)  (1514 371)  (1514 371)  routing T_29_23.sp4_h_r_9 <X> T_29_23.sp4_h_l_37


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (0 11)  (1726 379)  (1726 379)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (12 12)  (5 364)  (5 364)  routing T_0_22.span4_horz_43 <X> T_0_22.span4_vert_t_15


LogicTile_1_22

 (5 10)  (23 362)  (23 362)  routing T_1_22.sp4_v_b_6 <X> T_1_22.sp4_h_l_43


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 353)  (418 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (419 353)  (419 353)  routing T_8_22.sp4_v_t_7 <X> T_8_22.lc_trk_g0_2
 (24 1)  (420 353)  (420 353)  routing T_8_22.sp4_v_t_7 <X> T_8_22.lc_trk_g0_2
 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_bram/ram/WCLKE
 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 360)  (426 360)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_3
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_3
 (39 9)  (435 361)  (435 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (22 10)  (418 362)  (418 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (410 363)  (410 363)  routing T_8_22.sp4_r_v_b_36 <X> T_8_22.lc_trk_g2_4
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE


LogicTile_9_22

 (11 8)  (449 360)  (449 360)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_v_b_8
 (8 9)  (446 361)  (446 361)  routing T_9_22.sp4_v_t_41 <X> T_9_22.sp4_v_b_7
 (10 9)  (448 361)  (448 361)  routing T_9_22.sp4_v_t_41 <X> T_9_22.sp4_v_b_7
 (12 9)  (450 361)  (450 361)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_v_b_8
 (4 12)  (442 364)  (442 364)  routing T_9_22.sp4_v_t_44 <X> T_9_22.sp4_v_b_9


LogicTile_10_22

 (6 0)  (498 352)  (498 352)  routing T_10_22.sp4_h_r_7 <X> T_10_22.sp4_v_b_0


LogicTile_11_22

 (2 4)  (548 356)  (548 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 10)  (565 362)  (565 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_v_b_9
 (6 12)  (552 364)  (552 364)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_v_b_9


LogicTile_13_22

 (19 2)  (673 354)  (673 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 5)  (673 357)  (673 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_14_22

 (3 14)  (711 366)  (711 366)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_v_t_22


LogicTile_17_22

 (3 3)  (877 355)  (877 355)  routing T_17_22.sp12_v_b_0 <X> T_17_22.sp12_h_l_23


LogicTile_24_22

 (5 8)  (1257 360)  (1257 360)  routing T_24_22.sp4_v_b_6 <X> T_24_22.sp4_h_r_6
 (6 9)  (1258 361)  (1258 361)  routing T_24_22.sp4_v_b_6 <X> T_24_22.sp4_h_r_6


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (21 4)  (1327 356)  (1327 356)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (22 4)  (1328 356)  (1328 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 356)  (1329 356)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (24 4)  (1330 356)  (1330 356)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (0 5)  (1306 357)  (1306 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (21 5)  (1327 357)  (1327 357)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (13 8)  (1319 360)  (1319 360)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_8
 (16 8)  (1322 360)  (1322 360)  routing T_25_22.sp4_v_b_33 <X> T_25_22.lc_trk_g2_1
 (17 8)  (1323 360)  (1323 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 360)  (1324 360)  routing T_25_22.sp4_v_b_33 <X> T_25_22.lc_trk_g2_1
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g2_1 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (18 9)  (1324 361)  (1324 361)  routing T_25_22.sp4_v_b_33 <X> T_25_22.lc_trk_g2_1
 (14 10)  (1320 362)  (1320 362)  routing T_25_22.sp4_v_t_25 <X> T_25_22.lc_trk_g2_4
 (14 11)  (1320 363)  (1320 363)  routing T_25_22.sp4_v_t_25 <X> T_25_22.lc_trk_g2_4
 (16 11)  (1322 363)  (1322 363)  routing T_25_22.sp4_v_t_25 <X> T_25_22.lc_trk_g2_4
 (17 11)  (1323 363)  (1323 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE


LogicTile_2_21

 (13 6)  (85 342)  (85 342)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_v_t_40


LogicTile_4_21

 (4 14)  (184 350)  (184 350)  routing T_4_21.sp4_h_r_9 <X> T_4_21.sp4_v_t_44
 (5 15)  (185 351)  (185 351)  routing T_4_21.sp4_h_r_9 <X> T_4_21.sp4_v_t_44


LogicTile_5_21

 (19 15)  (253 351)  (253 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_21

 (14 0)  (356 336)  (356 336)  routing T_7_21.sp4_v_b_8 <X> T_7_21.lc_trk_g0_0
 (16 0)  (358 336)  (358 336)  routing T_7_21.sp12_h_r_9 <X> T_7_21.lc_trk_g0_1
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (363 336)  (363 336)  routing T_7_21.sp12_h_r_3 <X> T_7_21.lc_trk_g0_3
 (22 0)  (364 336)  (364 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (366 336)  (366 336)  routing T_7_21.sp12_h_r_3 <X> T_7_21.lc_trk_g0_3
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 336)  (375 336)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (380 336)  (380 336)  LC_0 Logic Functioning bit
 (41 0)  (383 336)  (383 336)  LC_0 Logic Functioning bit
 (52 0)  (394 336)  (394 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (356 337)  (356 337)  routing T_7_21.sp4_v_b_8 <X> T_7_21.lc_trk_g0_0
 (16 1)  (358 337)  (358 337)  routing T_7_21.sp4_v_b_8 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (363 337)  (363 337)  routing T_7_21.sp12_h_r_3 <X> T_7_21.lc_trk_g0_3
 (26 1)  (368 337)  (368 337)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 337)  (374 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (380 337)  (380 337)  LC_0 Logic Functioning bit
 (40 1)  (382 337)  (382 337)  LC_0 Logic Functioning bit
 (21 4)  (363 340)  (363 340)  routing T_7_21.sp4_v_b_11 <X> T_7_21.lc_trk_g1_3
 (22 4)  (364 340)  (364 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (365 340)  (365 340)  routing T_7_21.sp4_v_b_11 <X> T_7_21.lc_trk_g1_3
 (21 5)  (363 341)  (363 341)  routing T_7_21.sp4_v_b_11 <X> T_7_21.lc_trk_g1_3
 (17 8)  (359 344)  (359 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (360 345)  (360 345)  routing T_7_21.sp4_r_v_b_33 <X> T_7_21.lc_trk_g2_1
 (26 12)  (368 348)  (368 348)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (41 12)  (383 348)  (383 348)  LC_6 Logic Functioning bit
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 349)  (372 349)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 349)  (374 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (380 349)  (380 349)  LC_6 Logic Functioning bit
 (40 13)  (382 349)  (382 349)  LC_6 Logic Functioning bit
 (47 13)  (389 349)  (389 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (16 14)  (358 350)  (358 350)  routing T_7_21.sp12_v_t_10 <X> T_7_21.lc_trk_g3_5
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0
 (4 4)  (400 340)  (400 340)  routing T_8_21.sp4_h_l_38 <X> T_8_21.sp4_v_b_3
 (5 5)  (401 341)  (401 341)  routing T_8_21.sp4_h_l_38 <X> T_8_21.sp4_v_b_3
 (8 7)  (404 343)  (404 343)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_v_t_41
 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_v_t_41
 (10 7)  (406 343)  (406 343)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_v_t_41
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_11
 (28 8)  (424 344)  (424 344)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (30 9)  (426 345)  (426 345)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_11
 (39 9)  (435 345)  (435 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 10)  (410 346)  (410 346)  routing T_8_21.sp4_h_r_36 <X> T_8_21.lc_trk_g2_4
 (15 11)  (411 347)  (411 347)  routing T_8_21.sp4_h_r_36 <X> T_8_21.lc_trk_g2_4
 (16 11)  (412 347)  (412 347)  routing T_8_21.sp4_h_r_36 <X> T_8_21.lc_trk_g2_4
 (17 11)  (413 347)  (413 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 13)  (418 349)  (418 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 349)  (421 349)  routing T_8_21.sp4_r_v_b_42 <X> T_8_21.lc_trk_g3_2
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE


LogicTile_9_21

 (6 0)  (444 336)  (444 336)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_v_b_0
 (9 2)  (447 338)  (447 338)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_h_l_36
 (9 3)  (447 339)  (447 339)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_v_t_36
 (11 4)  (449 340)  (449 340)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_5
 (13 4)  (451 340)  (451 340)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_5
 (8 7)  (446 343)  (446 343)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_v_t_41
 (10 7)  (448 343)  (448 343)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_v_t_41
 (8 11)  (446 347)  (446 347)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_42
 (9 11)  (447 347)  (447 347)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_42
 (10 11)  (448 347)  (448 347)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_42


LogicTile_10_21

 (26 2)  (518 338)  (518 338)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 338)  (522 338)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 338)  (523 338)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 338)  (525 338)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 338)  (527 338)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.input_2_1
 (16 3)  (508 339)  (508 339)  routing T_10_21.sp12_h_r_12 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (519 339)  (519 339)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 339)  (520 339)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (525 339)  (525 339)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.input_2_1
 (35 3)  (527 339)  (527 339)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.input_2_1
 (43 3)  (535 339)  (535 339)  LC_1 Logic Functioning bit
 (47 3)  (539 339)  (539 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (506 347)  (506 347)  routing T_10_21.sp4_r_v_b_36 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (513 347)  (513 347)  routing T_10_21.sp4_r_v_b_39 <X> T_10_21.lc_trk_g2_7
 (19 13)  (511 349)  (511 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (14 14)  (506 350)  (506 350)  routing T_10_21.sp12_v_t_3 <X> T_10_21.lc_trk_g3_4
 (14 15)  (506 351)  (506 351)  routing T_10_21.sp12_v_t_3 <X> T_10_21.lc_trk_g3_4
 (15 15)  (507 351)  (507 351)  routing T_10_21.sp12_v_t_3 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_11_21

 (3 0)  (549 336)  (549 336)  routing T_11_21.sp12_v_t_23 <X> T_11_21.sp12_v_b_0


LogicTile_14_21

 (2 4)  (710 340)  (710 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (711 342)  (711 342)  routing T_14_21.sp12_v_b_0 <X> T_14_21.sp12_v_t_23


LogicTile_15_21

 (3 2)  (765 338)  (765 338)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_h_l_23
 (3 3)  (765 339)  (765 339)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_h_l_23
 (3 10)  (765 346)  (765 346)  routing T_15_21.sp12_h_r_1 <X> T_15_21.sp12_h_l_22
 (3 11)  (765 347)  (765 347)  routing T_15_21.sp12_h_r_1 <X> T_15_21.sp12_h_l_22


LogicTile_16_21

 (3 2)  (819 338)  (819 338)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_h_l_23
 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_h_l_23
 (3 6)  (819 342)  (819 342)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_v_t_23


LogicTile_17_21

 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (9 1)  (883 337)  (883 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (10 1)  (884 337)  (884 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1


LogicTile_18_21

 (3 2)  (931 338)  (931 338)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (3 3)  (931 339)  (931 339)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23


LogicTile_19_21

 (11 0)  (993 336)  (993 336)  routing T_19_21.sp4_h_r_9 <X> T_19_21.sp4_v_b_2


LogicTile_22_21

 (3 2)  (1147 338)  (1147 338)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23
 (3 3)  (1147 339)  (1147 339)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23


LogicTile_23_21

 (17 1)  (1215 337)  (1215 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (14 5)  (1212 341)  (1212 341)  routing T_23_21.sp4_h_r_0 <X> T_23_21.lc_trk_g1_0
 (15 5)  (1213 341)  (1213 341)  routing T_23_21.sp4_h_r_0 <X> T_23_21.lc_trk_g1_0
 (16 5)  (1214 341)  (1214 341)  routing T_23_21.sp4_h_r_0 <X> T_23_21.lc_trk_g1_0
 (17 5)  (1215 341)  (1215 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (16 8)  (1214 344)  (1214 344)  routing T_23_21.sp4_v_t_12 <X> T_23_21.lc_trk_g2_1
 (17 8)  (1215 344)  (1215 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1216 344)  (1216 344)  routing T_23_21.sp4_v_t_12 <X> T_23_21.lc_trk_g2_1
 (28 8)  (1226 344)  (1226 344)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 344)  (1227 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 344)  (1232 344)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 344)  (1234 344)  LC_4 Logic Functioning bit
 (37 8)  (1235 344)  (1235 344)  LC_4 Logic Functioning bit
 (38 8)  (1236 344)  (1236 344)  LC_4 Logic Functioning bit
 (39 8)  (1237 344)  (1237 344)  LC_4 Logic Functioning bit
 (41 8)  (1239 344)  (1239 344)  LC_4 Logic Functioning bit
 (43 8)  (1241 344)  (1241 344)  LC_4 Logic Functioning bit
 (48 8)  (1246 344)  (1246 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (29 9)  (1227 345)  (1227 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1234 345)  (1234 345)  LC_4 Logic Functioning bit
 (38 9)  (1236 345)  (1236 345)  LC_4 Logic Functioning bit
 (4 15)  (1202 351)  (1202 351)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_h_l_44
 (6 15)  (1204 351)  (1204 351)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_h_l_44


LogicTile_24_21

 (3 0)  (1255 336)  (1255 336)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_v_b_0
 (3 1)  (1255 337)  (1255 337)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_v_b_0
 (26 4)  (1278 340)  (1278 340)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 340)  (1280 340)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 340)  (1281 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 340)  (1282 340)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 340)  (1284 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 340)  (1285 340)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 340)  (1286 340)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 340)  (1288 340)  LC_2 Logic Functioning bit
 (37 4)  (1289 340)  (1289 340)  LC_2 Logic Functioning bit
 (38 4)  (1290 340)  (1290 340)  LC_2 Logic Functioning bit
 (39 4)  (1291 340)  (1291 340)  LC_2 Logic Functioning bit
 (41 4)  (1293 340)  (1293 340)  LC_2 Logic Functioning bit
 (43 4)  (1295 340)  (1295 340)  LC_2 Logic Functioning bit
 (47 4)  (1299 340)  (1299 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (1280 341)  (1280 341)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 341)  (1281 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1289 341)  (1289 341)  LC_2 Logic Functioning bit
 (39 5)  (1291 341)  (1291 341)  LC_2 Logic Functioning bit
 (16 10)  (1268 346)  (1268 346)  routing T_24_21.sp4_v_t_16 <X> T_24_21.lc_trk_g2_5
 (17 10)  (1269 346)  (1269 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1270 346)  (1270 346)  routing T_24_21.sp4_v_t_16 <X> T_24_21.lc_trk_g2_5
 (26 10)  (1278 346)  (1278 346)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (31 10)  (1283 346)  (1283 346)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 346)  (1285 346)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 346)  (1286 346)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 346)  (1287 346)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.input_2_5
 (36 10)  (1288 346)  (1288 346)  LC_5 Logic Functioning bit
 (37 10)  (1289 346)  (1289 346)  LC_5 Logic Functioning bit
 (38 10)  (1290 346)  (1290 346)  LC_5 Logic Functioning bit
 (42 10)  (1294 346)  (1294 346)  LC_5 Logic Functioning bit
 (48 10)  (1300 346)  (1300 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (1266 347)  (1266 347)  routing T_24_21.sp4_r_v_b_36 <X> T_24_21.lc_trk_g2_4
 (17 11)  (1269 347)  (1269 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (1280 347)  (1280 347)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 347)  (1281 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 347)  (1283 347)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 347)  (1284 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1285 347)  (1285 347)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.input_2_5
 (34 11)  (1286 347)  (1286 347)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.input_2_5
 (36 11)  (1288 347)  (1288 347)  LC_5 Logic Functioning bit
 (37 11)  (1289 347)  (1289 347)  LC_5 Logic Functioning bit
 (39 11)  (1291 347)  (1291 347)  LC_5 Logic Functioning bit
 (43 11)  (1295 347)  (1295 347)  LC_5 Logic Functioning bit
 (17 13)  (1269 349)  (1269 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (19 13)  (1271 349)  (1271 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 14)  (1274 350)  (1274 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (15 15)  (1267 351)  (1267 351)  routing T_24_21.tnr_op_4 <X> T_24_21.lc_trk_g3_4
 (17 15)  (1269 351)  (1269 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


RAM_Tile_25_21

 (4 0)  (1310 336)  (1310 336)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_v_b_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 339)  (1315 339)  routing T_25_21.sp4_v_b_5 <X> T_25_21.sp4_v_t_36
 (10 3)  (1316 339)  (1316 339)  routing T_25_21.sp4_v_b_5 <X> T_25_21.sp4_v_t_36
 (13 6)  (1319 342)  (1319 342)  routing T_25_21.sp4_v_b_5 <X> T_25_21.sp4_v_t_40
 (16 6)  (1322 342)  (1322 342)  routing T_25_21.sp4_v_b_5 <X> T_25_21.lc_trk_g1_5
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 342)  (1324 342)  routing T_25_21.sp4_v_b_5 <X> T_25_21.lc_trk_g1_5
 (15 8)  (1321 344)  (1321 344)  routing T_25_21.sp4_v_b_41 <X> T_25_21.lc_trk_g2_1
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp4_v_b_41 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 9)  (1343 345)  (1343 345)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (19 10)  (1325 346)  (1325 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (4 0)  (1352 336)  (1352 336)  routing T_26_21.sp4_v_t_37 <X> T_26_21.sp4_v_b_0
 (3 6)  (1351 342)  (1351 342)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_v_t_23
 (3 7)  (1351 343)  (1351 343)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_v_t_23


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0



LogicTile_2_20

 (3 14)  (75 334)  (75 334)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22
 (3 15)  (75 335)  (75 335)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22


LogicTile_7_20

 (16 0)  (358 320)  (358 320)  routing T_7_20.sp4_v_b_9 <X> T_7_20.lc_trk_g0_1
 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (360 320)  (360 320)  routing T_7_20.sp4_v_b_9 <X> T_7_20.lc_trk_g0_1
 (18 1)  (360 321)  (360 321)  routing T_7_20.sp4_v_b_9 <X> T_7_20.lc_trk_g0_1
 (26 2)  (368 322)  (368 322)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 322)  (370 322)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 322)  (372 322)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 322)  (373 322)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 322)  (376 322)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (383 322)  (383 322)  LC_1 Logic Functioning bit
 (42 2)  (384 322)  (384 322)  LC_1 Logic Functioning bit
 (43 2)  (385 322)  (385 322)  LC_1 Logic Functioning bit
 (47 2)  (389 322)  (389 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (369 323)  (369 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 323)  (370 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 323)  (372 323)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 323)  (374 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (43 3)  (385 323)  (385 323)  LC_1 Logic Functioning bit
 (15 6)  (357 326)  (357 326)  routing T_7_20.sp4_v_b_21 <X> T_7_20.lc_trk_g1_5
 (16 6)  (358 326)  (358 326)  routing T_7_20.sp4_v_b_21 <X> T_7_20.lc_trk_g1_5
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 15)  (356 335)  (356 335)  routing T_7_20.sp4_r_v_b_44 <X> T_7_20.lc_trk_g3_4
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (399 321)  (399 321)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_v_b_0
 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 324)  (396 324)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_bram/ram/WCLKE
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_bram/ram/WCLKE
 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (9 5)  (405 325)  (405 325)  routing T_8_20.sp4_v_t_45 <X> T_8_20.sp4_v_b_4
 (10 5)  (406 325)  (406 325)  routing T_8_20.sp4_v_t_45 <X> T_8_20.sp4_v_b_4
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (14 6)  (410 326)  (410 326)  routing T_8_20.sp4_h_r_20 <X> T_8_20.lc_trk_g1_4
 (3 7)  (399 327)  (399 327)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_v_t_23
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (14 7)  (410 327)  (410 327)  routing T_8_20.sp4_h_r_20 <X> T_8_20.lc_trk_g1_4
 (15 7)  (411 327)  (411 327)  routing T_8_20.sp4_h_r_20 <X> T_8_20.lc_trk_g1_4
 (16 7)  (412 327)  (412 327)  routing T_8_20.sp4_h_r_20 <X> T_8_20.lc_trk_g1_4
 (17 7)  (413 327)  (413 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (27 8)  (423 328)  (423 328)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.wire_bram/ram/WDATA_3
 (22 9)  (418 329)  (418 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 329)  (419 329)  routing T_8_20.sp4_v_t_31 <X> T_8_20.lc_trk_g2_2
 (24 9)  (420 329)  (420 329)  routing T_8_20.sp4_v_t_31 <X> T_8_20.lc_trk_g2_2
 (39 9)  (435 329)  (435 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE


LogicTile_9_20

 (21 0)  (459 320)  (459 320)  routing T_9_20.wire_logic_cluster/lc_3/out <X> T_9_20.lc_trk_g0_3
 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (446 321)  (446 321)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_b_1
 (15 1)  (453 321)  (453 321)  routing T_9_20.sp4_v_t_5 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_v_t_5 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (15 2)  (453 322)  (453 322)  routing T_9_20.sp4_v_b_21 <X> T_9_20.lc_trk_g0_5
 (16 2)  (454 322)  (454 322)  routing T_9_20.sp4_v_b_21 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (15 6)  (453 326)  (453 326)  routing T_9_20.sp4_v_b_21 <X> T_9_20.lc_trk_g1_5
 (16 6)  (454 326)  (454 326)  routing T_9_20.sp4_v_b_21 <X> T_9_20.lc_trk_g1_5
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 326)  (472 326)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 327)  (466 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (39 7)  (477 327)  (477 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (8 11)  (446 331)  (446 331)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_t_42
 (9 11)  (447 331)  (447 331)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_t_42
 (10 11)  (448 331)  (448 331)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_t_42
 (14 11)  (452 331)  (452 331)  routing T_9_20.sp4_r_v_b_36 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (456 331)  (456 331)  routing T_9_20.sp4_r_v_b_37 <X> T_9_20.lc_trk_g2_5
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (38 13)  (476 333)  (476 333)  LC_6 Logic Functioning bit
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (42 13)  (480 333)  (480 333)  LC_6 Logic Functioning bit
 (16 14)  (454 334)  (454 334)  routing T_9_20.sp4_v_b_37 <X> T_9_20.lc_trk_g3_5
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 334)  (456 334)  routing T_9_20.sp4_v_b_37 <X> T_9_20.lc_trk_g3_5
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (50 14)  (488 334)  (488 334)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (490 334)  (490 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (456 335)  (456 335)  routing T_9_20.sp4_v_b_37 <X> T_9_20.lc_trk_g3_5
 (26 15)  (464 335)  (464 335)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (37 15)  (475 335)  (475 335)  LC_7 Logic Functioning bit
 (40 15)  (478 335)  (478 335)  LC_7 Logic Functioning bit
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (19 2)  (511 322)  (511 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (10 9)  (502 329)  (502 329)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_v_b_7
 (19 13)  (511 333)  (511 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_20

 (13 2)  (559 322)  (559 322)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_v_t_39
 (12 3)  (558 323)  (558 323)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_v_t_39
 (8 5)  (554 325)  (554 325)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_4
 (10 5)  (556 325)  (556 325)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_4
 (5 14)  (551 334)  (551 334)  routing T_11_20.sp4_v_t_38 <X> T_11_20.sp4_h_l_44
 (4 15)  (550 335)  (550 335)  routing T_11_20.sp4_v_t_38 <X> T_11_20.sp4_h_l_44
 (6 15)  (552 335)  (552 335)  routing T_11_20.sp4_v_t_38 <X> T_11_20.sp4_h_l_44


LogicTile_14_20

 (14 0)  (722 320)  (722 320)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g0_0
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.input_2_0
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (48 0)  (756 320)  (756 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (761 320)  (761 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (49 1)  (757 321)  (757 321)  Carry_In_Mux bit 

 (51 1)  (759 321)  (759 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 322)  (720 322)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_h_l_39
 (21 2)  (729 322)  (729 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (13 3)  (721 323)  (721 323)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_h_l_39
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (729 323)  (729 323)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (1 6)  (709 326)  (709 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (709 327)  (709 327)  routing T_14_20.glb_netwk_4 <X> T_14_20.glb2local_0
 (3 14)  (711 334)  (711 334)  routing T_14_20.sp12_v_b_1 <X> T_14_20.sp12_v_t_22


LogicTile_15_20

 (12 2)  (774 322)  (774 322)  routing T_15_20.sp4_h_r_11 <X> T_15_20.sp4_h_l_39
 (13 3)  (775 323)  (775 323)  routing T_15_20.sp4_h_r_11 <X> T_15_20.sp4_h_l_39


LogicTile_18_20

 (2 12)  (930 332)  (930 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 15)  (939 335)  (939 335)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_h_l_46


LogicTile_19_20

 (12 9)  (994 329)  (994 329)  routing T_19_20.sp4_h_r_8 <X> T_19_20.sp4_v_b_8
 (12 14)  (994 334)  (994 334)  routing T_19_20.sp4_h_r_8 <X> T_19_20.sp4_h_l_46
 (13 15)  (995 335)  (995 335)  routing T_19_20.sp4_h_r_8 <X> T_19_20.sp4_h_l_46


LogicTile_21_20

 (11 13)  (1101 333)  (1101 333)  routing T_21_20.sp4_h_l_46 <X> T_21_20.sp4_h_r_11


LogicTile_22_20

 (3 2)  (1147 322)  (1147 322)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_h_l_23
 (3 3)  (1147 323)  (1147 323)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_h_l_23
 (12 14)  (1156 334)  (1156 334)  routing T_22_20.sp4_h_r_8 <X> T_22_20.sp4_h_l_46
 (13 15)  (1157 335)  (1157 335)  routing T_22_20.sp4_h_r_8 <X> T_22_20.sp4_h_l_46


LogicTile_23_20

 (4 0)  (1202 320)  (1202 320)  routing T_23_20.sp4_v_t_37 <X> T_23_20.sp4_v_b_0
 (12 10)  (1210 330)  (1210 330)  routing T_23_20.sp4_h_r_5 <X> T_23_20.sp4_h_l_45
 (13 11)  (1211 331)  (1211 331)  routing T_23_20.sp4_h_r_5 <X> T_23_20.sp4_h_l_45


LogicTile_24_20

 (26 0)  (1278 320)  (1278 320)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 320)  (1285 320)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (41 0)  (1293 320)  (1293 320)  LC_0 Logic Functioning bit
 (43 0)  (1295 320)  (1295 320)  LC_0 Logic Functioning bit
 (46 0)  (1298 320)  (1298 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (1303 320)  (1303 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (28 1)  (1280 321)  (1280 321)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 321)  (1281 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 321)  (1283 321)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (40 1)  (1292 321)  (1292 321)  LC_0 Logic Functioning bit
 (42 1)  (1294 321)  (1294 321)  LC_0 Logic Functioning bit
 (47 1)  (1299 321)  (1299 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (28 2)  (1280 322)  (1280 322)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 322)  (1281 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 322)  (1282 322)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 322)  (1285 322)  routing T_24_20.lc_trk_g2_0 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 322)  (1287 322)  routing T_24_20.lc_trk_g3_4 <X> T_24_20.input_2_1
 (36 2)  (1288 322)  (1288 322)  LC_1 Logic Functioning bit
 (26 3)  (1278 323)  (1278 323)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 323)  (1280 323)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 323)  (1282 323)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 323)  (1284 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1285 323)  (1285 323)  routing T_24_20.lc_trk_g3_4 <X> T_24_20.input_2_1
 (34 3)  (1286 323)  (1286 323)  routing T_24_20.lc_trk_g3_4 <X> T_24_20.input_2_1
 (47 3)  (1299 323)  (1299 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 8)  (1274 328)  (1274 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1275 328)  (1275 328)  routing T_24_20.sp12_v_b_19 <X> T_24_20.lc_trk_g2_3
 (14 9)  (1266 329)  (1266 329)  routing T_24_20.sp12_v_b_16 <X> T_24_20.lc_trk_g2_0
 (16 9)  (1268 329)  (1268 329)  routing T_24_20.sp12_v_b_16 <X> T_24_20.lc_trk_g2_0
 (17 9)  (1269 329)  (1269 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (1273 329)  (1273 329)  routing T_24_20.sp12_v_b_19 <X> T_24_20.lc_trk_g2_3
 (17 10)  (1269 330)  (1269 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1277 330)  (1277 330)  routing T_24_20.wire_logic_cluster/lc_6/out <X> T_24_20.lc_trk_g2_6
 (14 11)  (1266 331)  (1266 331)  routing T_24_20.sp12_v_b_20 <X> T_24_20.lc_trk_g2_4
 (16 11)  (1268 331)  (1268 331)  routing T_24_20.sp12_v_b_20 <X> T_24_20.lc_trk_g2_4
 (17 11)  (1269 331)  (1269 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (1270 331)  (1270 331)  routing T_24_20.sp4_r_v_b_37 <X> T_24_20.lc_trk_g2_5
 (22 11)  (1274 331)  (1274 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (1273 332)  (1273 332)  routing T_24_20.sp12_v_t_0 <X> T_24_20.lc_trk_g3_3
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1276 332)  (1276 332)  routing T_24_20.sp12_v_t_0 <X> T_24_20.lc_trk_g3_3
 (31 12)  (1283 332)  (1283 332)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 332)  (1284 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 332)  (1285 332)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (1292 332)  (1292 332)  LC_6 Logic Functioning bit
 (42 12)  (1294 332)  (1294 332)  LC_6 Logic Functioning bit
 (21 13)  (1273 333)  (1273 333)  routing T_24_20.sp12_v_t_0 <X> T_24_20.lc_trk_g3_3
 (26 13)  (1278 333)  (1278 333)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 333)  (1279 333)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 333)  (1280 333)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 333)  (1281 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (41 13)  (1293 333)  (1293 333)  LC_6 Logic Functioning bit
 (43 13)  (1295 333)  (1295 333)  LC_6 Logic Functioning bit
 (28 14)  (1280 334)  (1280 334)  routing T_24_20.lc_trk_g2_0 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 334)  (1283 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 334)  (1285 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (50 14)  (1302 334)  (1302 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1266 335)  (1266 335)  routing T_24_20.sp12_v_b_20 <X> T_24_20.lc_trk_g3_4
 (16 15)  (1268 335)  (1268 335)  routing T_24_20.sp12_v_b_20 <X> T_24_20.lc_trk_g3_4
 (17 15)  (1269 335)  (1269 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (26 15)  (1278 335)  (1278 335)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 335)  (1280 335)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (1289 335)  (1289 335)  LC_7 Logic Functioning bit
 (46 15)  (1298 335)  (1298 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1303 335)  (1303 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 324)  (1306 324)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (11 4)  (1317 324)  (1317 324)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_b_5
 (13 4)  (1319 324)  (1319 324)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_b_5
 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (12 5)  (1318 325)  (1318 325)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_b_5
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (15 6)  (1321 326)  (1321 326)  routing T_25_20.sp4_v_t_8 <X> T_25_20.lc_trk_g1_5
 (16 6)  (1322 326)  (1322 326)  routing T_25_20.sp4_v_t_8 <X> T_25_20.lc_trk_g1_5
 (17 6)  (1323 326)  (1323 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (10 7)  (1316 327)  (1316 327)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_t_41
 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.wire_bram/ram/WDATA_3
 (17 10)  (1323 330)  (1323 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (11 12)  (1317 332)  (1317 332)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_v_b_11
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 332)  (1329 332)  routing T_25_20.sp4_h_r_27 <X> T_25_20.lc_trk_g3_3
 (24 12)  (1330 332)  (1330 332)  routing T_25_20.sp4_h_r_27 <X> T_25_20.lc_trk_g3_3
 (12 13)  (1318 333)  (1318 333)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_v_b_11
 (21 13)  (1327 333)  (1327 333)  routing T_25_20.sp4_h_r_27 <X> T_25_20.lc_trk_g3_3
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (6 14)  (1312 334)  (1312 334)  routing T_25_20.sp4_v_b_6 <X> T_25_20.sp4_v_t_44
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (5 15)  (1311 335)  (1311 335)  routing T_25_20.sp4_v_b_6 <X> T_25_20.sp4_v_t_44


LogicTile_26_20

 (6 6)  (1354 326)  (1354 326)  routing T_26_20.sp4_h_l_47 <X> T_26_20.sp4_v_t_38


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (2 11)  (1728 331)  (1728 331)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


RAM_Tile_8_19

 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (417 306)  (417 306)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (22 2)  (418 306)  (418 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (419 306)  (419 306)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (24 2)  (420 306)  (420 306)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (14 3)  (410 307)  (410 307)  routing T_8_19.sp4_r_v_b_28 <X> T_8_19.lc_trk_g0_4
 (17 3)  (413 307)  (413 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (417 307)  (417 307)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g0_7
 (9 5)  (405 309)  (405 309)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_v_b_4
 (10 5)  (406 309)  (406 309)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_v_b_4
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 312)  (426 312)  routing T_8_19.lc_trk_g0_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g0_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (41 9)  (437 313)  (437 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (8 11)  (404 315)  (404 315)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_v_t_42
 (9 11)  (405 315)  (405 315)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_v_t_42
 (10 13)  (406 317)  (406 317)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_b_10
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (400 318)  (400 318)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_v_t_44
 (6 14)  (402 318)  (402 318)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_v_t_44
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_bram/ram/RE
 (5 15)  (401 319)  (401 319)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_v_t_44


LogicTile_9_19

 (2 0)  (440 304)  (440 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 0)  (464 304)  (464 304)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (27 1)  (465 305)  (465 305)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (46 2)  (484 306)  (484 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (453 307)  (453 307)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 307)  (465 307)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (471 307)  (471 307)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.input_2_1
 (34 3)  (472 307)  (472 307)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.input_2_1
 (35 3)  (473 307)  (473 307)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.input_2_1
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (11 4)  (449 308)  (449 308)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_v_b_5
 (12 5)  (450 309)  (450 309)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_v_b_5
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 309)  (463 309)  routing T_9_19.sp4_r_v_b_26 <X> T_9_19.lc_trk_g1_2
 (3 8)  (441 312)  (441 312)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_v_b_24 <X> T_9_19.lc_trk_g2_0
 (3 9)  (441 313)  (441 313)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_v_b_24 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 314)  (461 314)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (24 10)  (462 314)  (462 314)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp4_r_v_b_37 <X> T_9_19.lc_trk_g2_5
 (21 11)  (459 315)  (459 315)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (453 318)  (453 318)  routing T_9_19.sp4_v_t_32 <X> T_9_19.lc_trk_g3_5
 (16 14)  (454 318)  (454 318)  routing T_9_19.sp4_v_t_32 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_10_19

 (9 3)  (501 307)  (501 307)  routing T_10_19.sp4_v_b_5 <X> T_10_19.sp4_v_t_36
 (10 3)  (502 307)  (502 307)  routing T_10_19.sp4_v_b_5 <X> T_10_19.sp4_v_t_36


LogicTile_11_19

 (10 10)  (556 314)  (556 314)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_h_l_42
 (8 14)  (554 318)  (554 318)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_47
 (9 14)  (555 318)  (555 318)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_47


LogicTile_12_19

 (5 6)  (605 310)  (605 310)  routing T_12_19.sp4_v_b_3 <X> T_12_19.sp4_h_l_38


LogicTile_13_19

 (12 0)  (666 304)  (666 304)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_h_r_2
 (10 13)  (664 317)  (664 317)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_b_10


LogicTile_14_19

 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (44 0)  (752 304)  (752 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (46 0)  (754 304)  (754 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (48 1)  (756 305)  (756 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (757 305)  (757 305)  Carry_In_Mux bit 

 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (752 306)  (752 306)  LC_1 Logic Functioning bit
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (44 4)  (752 308)  (752 308)  LC_2 Logic Functioning bit
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 309)  (741 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_2
 (3 6)  (711 310)  (711 310)  routing T_14_19.sp12_v_b_0 <X> T_14_19.sp12_v_t_23
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (44 6)  (752 310)  (752 310)  LC_3 Logic Functioning bit
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (44 8)  (752 312)  (752 312)  LC_4 Logic Functioning bit
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_4
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (44 10)  (752 314)  (752 314)  LC_5 Logic Functioning bit
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (14 12)  (722 316)  (722 316)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g3_0
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (44 12)  (752 316)  (752 316)  LC_6 Logic Functioning bit
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (34 13)  (742 317)  (742 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (0 14)  (708 318)  (708 318)  routing T_14_19.glb_netwk_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (44 14)  (752 318)  (752 318)  LC_7 Logic Functioning bit
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1


LogicTile_17_19

 (11 1)  (885 305)  (885 305)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_h_r_2
 (3 3)  (877 307)  (877 307)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_h_l_23


LogicTile_19_19

 (13 8)  (995 312)  (995 312)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_8


LogicTile_20_19

 (19 8)  (1055 312)  (1055 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_21_19

 (12 4)  (1102 308)  (1102 308)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_h_r_5
 (13 5)  (1103 309)  (1103 309)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_h_r_5
 (3 10)  (1093 314)  (1093 314)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22
 (3 11)  (1093 315)  (1093 315)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22


LogicTile_24_19

 (6 2)  (1258 306)  (1258 306)  routing T_24_19.sp4_v_b_9 <X> T_24_19.sp4_v_t_37
 (5 3)  (1257 307)  (1257 307)  routing T_24_19.sp4_v_b_9 <X> T_24_19.sp4_v_t_37
 (16 4)  (1268 308)  (1268 308)  routing T_24_19.sp4_v_b_9 <X> T_24_19.lc_trk_g1_1
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1270 308)  (1270 308)  routing T_24_19.sp4_v_b_9 <X> T_24_19.lc_trk_g1_1
 (18 5)  (1270 309)  (1270 309)  routing T_24_19.sp4_v_b_9 <X> T_24_19.lc_trk_g1_1
 (11 6)  (1263 310)  (1263 310)  routing T_24_19.sp4_v_b_9 <X> T_24_19.sp4_v_t_40
 (13 6)  (1265 310)  (1265 310)  routing T_24_19.sp4_v_b_9 <X> T_24_19.sp4_v_t_40
 (17 14)  (1269 318)  (1269 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1278 318)  (1278 318)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 318)  (1279 318)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 318)  (1283 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 318)  (1285 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 318)  (1286 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 318)  (1288 318)  LC_7 Logic Functioning bit
 (38 14)  (1290 318)  (1290 318)  LC_7 Logic Functioning bit
 (47 14)  (1299 318)  (1299 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (1267 319)  (1267 319)  routing T_24_19.tnr_op_4 <X> T_24_19.lc_trk_g3_4
 (17 15)  (1269 319)  (1269 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1270 319)  (1270 319)  routing T_24_19.sp4_r_v_b_45 <X> T_24_19.lc_trk_g3_5
 (27 15)  (1279 319)  (1279 319)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 319)  (1280 319)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (1288 319)  (1288 319)  LC_7 Logic Functioning bit
 (37 15)  (1289 319)  (1289 319)  LC_7 Logic Functioning bit
 (38 15)  (1290 319)  (1290 319)  LC_7 Logic Functioning bit
 (39 15)  (1291 319)  (1291 319)  LC_7 Logic Functioning bit
 (40 15)  (1292 319)  (1292 319)  LC_7 Logic Functioning bit
 (42 15)  (1294 319)  (1294 319)  LC_7 Logic Functioning bit


RAM_Tile_25_19

 (22 0)  (1328 304)  (1328 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 304)  (1329 304)  routing T_25_19.sp4_h_r_3 <X> T_25_19.lc_trk_g0_3
 (24 0)  (1330 304)  (1330 304)  routing T_25_19.sp4_h_r_3 <X> T_25_19.lc_trk_g0_3
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 305)  (1327 305)  routing T_25_19.sp4_h_r_3 <X> T_25_19.lc_trk_g0_3
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 5)  (1311 309)  (1311 309)  routing T_25_19.sp4_h_r_3 <X> T_25_19.sp4_v_b_3
 (4 6)  (1310 310)  (1310 310)  routing T_25_19.sp4_h_r_3 <X> T_25_19.sp4_v_t_38
 (5 7)  (1311 311)  (1311 311)  routing T_25_19.sp4_h_r_3 <X> T_25_19.sp4_v_t_38
 (12 7)  (1318 311)  (1318 311)  routing T_25_19.sp4_h_l_40 <X> T_25_19.sp4_v_t_40
 (11 8)  (1317 312)  (1317 312)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_v_b_8
 (13 8)  (1319 312)  (1319 312)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_v_b_8
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 312)  (1345 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g0_3 <X> T_25_19.wire_bram/ram/WDATA_11
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 318)  (1322 318)  routing T_25_19.sp4_v_b_29 <X> T_25_19.lc_trk_g3_5
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 318)  (1324 318)  routing T_25_19.sp4_v_b_29 <X> T_25_19.lc_trk_g3_5
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE


LogicTile_29_19

 (5 6)  (1515 310)  (1515 310)  routing T_29_19.sp4_h_r_0 <X> T_29_19.sp4_h_l_38
 (4 7)  (1514 311)  (1514 311)  routing T_29_19.sp4_h_r_0 <X> T_29_19.sp4_h_l_38


IO_Tile_33_19

 (11 7)  (1737 311)  (1737 311)  routing T_33_19.span4_vert_t_14 <X> T_33_19.span4_horz_37


IO_Tile_0_18

 (4 0)  (13 288)  (13 288)  routing T_0_18.logic_op_rgt_0 <X> T_0_18.lc_trk_g0_0
 (5 0)  (12 288)  (12 288)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 288)  (9 288)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 289)  (13 289)  routing T_0_18.logic_op_rgt_0 <X> T_0_18.lc_trk_g0_0
 (7 1)  (10 289)  (10 289)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_rgt_0 lc_trk_g0_0
 (8 1)  (9 289)  (9 289)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => logic_op_rgt_7 lc_trk_g1_7
 (8 14)  (9 302)  (9 302)  routing T_0_18.logic_op_rgt_7 <X> T_0_18.lc_trk_g1_7
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit
 (8 15)  (9 303)  (9 303)  routing T_0_18.logic_op_rgt_7 <X> T_0_18.lc_trk_g1_7


LogicTile_1_18

 (11 0)  (29 288)  (29 288)  routing T_1_18.sp4_v_t_43 <X> T_1_18.sp4_v_b_2
 (13 0)  (31 288)  (31 288)  routing T_1_18.sp4_v_t_43 <X> T_1_18.sp4_v_b_2
 (15 0)  (33 288)  (33 288)  routing T_1_18.sp4_h_r_1 <X> T_1_18.lc_trk_g0_1
 (16 0)  (34 288)  (34 288)  routing T_1_18.sp4_h_r_1 <X> T_1_18.lc_trk_g0_1
 (17 0)  (35 288)  (35 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (47 288)  (47 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 288)  (49 288)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 288)  (50 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 288)  (51 288)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 288)  (53 288)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.input_2_0
 (40 0)  (58 288)  (58 288)  LC_0 Logic Functioning bit
 (18 1)  (36 289)  (36 289)  routing T_1_18.sp4_h_r_1 <X> T_1_18.lc_trk_g0_1
 (26 1)  (44 289)  (44 289)  routing T_1_18.lc_trk_g3_3 <X> T_1_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 289)  (45 289)  routing T_1_18.lc_trk_g3_3 <X> T_1_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 289)  (46 289)  routing T_1_18.lc_trk_g3_3 <X> T_1_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 289)  (47 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 289)  (50 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (52 289)  (52 289)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.input_2_0
 (35 1)  (53 289)  (53 289)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.input_2_0
 (46 1)  (64 289)  (64 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (22 6)  (40 294)  (40 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (41 294)  (41 294)  routing T_1_18.sp12_h_l_12 <X> T_1_18.lc_trk_g1_7
 (4 10)  (22 298)  (22 298)  routing T_1_18.sp4_h_r_0 <X> T_1_18.sp4_v_t_43
 (6 10)  (24 298)  (24 298)  routing T_1_18.sp4_h_r_0 <X> T_1_18.sp4_v_t_43
 (15 10)  (33 298)  (33 298)  routing T_1_18.sp4_v_t_32 <X> T_1_18.lc_trk_g2_5
 (16 10)  (34 298)  (34 298)  routing T_1_18.sp4_v_t_32 <X> T_1_18.lc_trk_g2_5
 (17 10)  (35 298)  (35 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (5 11)  (23 299)  (23 299)  routing T_1_18.sp4_h_r_0 <X> T_1_18.sp4_v_t_43
 (22 12)  (40 300)  (40 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (39 301)  (39 301)  routing T_1_18.sp4_r_v_b_43 <X> T_1_18.lc_trk_g3_3
 (31 14)  (49 302)  (49 302)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 302)  (50 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 302)  (52 302)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (59 302)  (59 302)  LC_7 Logic Functioning bit
 (43 14)  (61 302)  (61 302)  LC_7 Logic Functioning bit
 (29 15)  (47 303)  (47 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 303)  (49 303)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (58 303)  (58 303)  LC_7 Logic Functioning bit
 (42 15)  (60 303)  (60 303)  LC_7 Logic Functioning bit


LogicTile_2_18

 (14 0)  (86 288)  (86 288)  routing T_2_18.sp12_h_r_0 <X> T_2_18.lc_trk_g0_0
 (14 1)  (86 289)  (86 289)  routing T_2_18.sp12_h_r_0 <X> T_2_18.lc_trk_g0_0
 (15 1)  (87 289)  (87 289)  routing T_2_18.sp12_h_r_0 <X> T_2_18.lc_trk_g0_0
 (17 1)  (89 289)  (89 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (14 5)  (86 293)  (86 293)  routing T_2_18.sp12_h_r_16 <X> T_2_18.lc_trk_g1_0
 (16 5)  (88 293)  (88 293)  routing T_2_18.sp12_h_r_16 <X> T_2_18.lc_trk_g1_0
 (17 5)  (89 293)  (89 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (32 8)  (104 296)  (104 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 296)  (106 296)  routing T_2_18.lc_trk_g1_0 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 296)  (108 296)  LC_4 Logic Functioning bit
 (37 8)  (109 296)  (109 296)  LC_4 Logic Functioning bit
 (38 8)  (110 296)  (110 296)  LC_4 Logic Functioning bit
 (39 8)  (111 296)  (111 296)  LC_4 Logic Functioning bit
 (41 8)  (113 296)  (113 296)  LC_4 Logic Functioning bit
 (43 8)  (115 296)  (115 296)  LC_4 Logic Functioning bit
 (51 8)  (123 296)  (123 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (101 297)  (101 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 297)  (108 297)  LC_4 Logic Functioning bit
 (37 9)  (109 297)  (109 297)  LC_4 Logic Functioning bit
 (38 9)  (110 297)  (110 297)  LC_4 Logic Functioning bit
 (39 9)  (111 297)  (111 297)  LC_4 Logic Functioning bit
 (40 9)  (112 297)  (112 297)  LC_4 Logic Functioning bit
 (42 9)  (114 297)  (114 297)  LC_4 Logic Functioning bit
 (19 13)  (91 301)  (91 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_18

 (3 2)  (291 290)  (291 290)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_h_l_23
 (3 3)  (291 291)  (291 291)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_h_l_23


LogicTile_7_18

 (14 0)  (356 288)  (356 288)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g0_0
 (16 0)  (358 288)  (358 288)  routing T_7_18.sp4_v_b_1 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (360 288)  (360 288)  routing T_7_18.sp4_v_b_1 <X> T_7_18.lc_trk_g0_1
 (15 1)  (357 289)  (357 289)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g0_0
 (16 1)  (358 289)  (358 289)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g0_0
 (17 1)  (359 289)  (359 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (14 3)  (356 291)  (356 291)  routing T_7_18.sp4_r_v_b_28 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (16 6)  (358 294)  (358 294)  routing T_7_18.sp4_v_b_13 <X> T_7_18.lc_trk_g1_5
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (360 294)  (360 294)  routing T_7_18.sp4_v_b_13 <X> T_7_18.lc_trk_g1_5
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (365 294)  (365 294)  routing T_7_18.sp4_v_b_23 <X> T_7_18.lc_trk_g1_7
 (24 6)  (366 294)  (366 294)  routing T_7_18.sp4_v_b_23 <X> T_7_18.lc_trk_g1_7
 (18 7)  (360 295)  (360 295)  routing T_7_18.sp4_v_b_13 <X> T_7_18.lc_trk_g1_5
 (26 10)  (368 298)  (368 298)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 298)  (369 298)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 298)  (372 298)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (27 11)  (369 299)  (369 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 299)  (370 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (38 11)  (380 299)  (380 299)  LC_5 Logic Functioning bit
 (39 11)  (381 299)  (381 299)  LC_5 Logic Functioning bit
 (40 11)  (382 299)  (382 299)  LC_5 Logic Functioning bit
 (42 11)  (384 299)  (384 299)  LC_5 Logic Functioning bit
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (378 300)  (378 300)  LC_6 Logic Functioning bit
 (43 12)  (385 300)  (385 300)  LC_6 Logic Functioning bit
 (50 12)  (392 300)  (392 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (368 301)  (368 301)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (378 301)  (378 301)  LC_6 Logic Functioning bit
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (38 13)  (380 301)  (380 301)  LC_6 Logic Functioning bit
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (42 13)  (384 301)  (384 301)  LC_6 Logic Functioning bit
 (43 13)  (385 301)  (385 301)  LC_6 Logic Functioning bit
 (14 14)  (356 302)  (356 302)  routing T_7_18.rgt_op_4 <X> T_7_18.lc_trk_g3_4
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (37 14)  (379 302)  (379 302)  LC_7 Logic Functioning bit
 (38 14)  (380 302)  (380 302)  LC_7 Logic Functioning bit
 (41 14)  (383 302)  (383 302)  LC_7 Logic Functioning bit
 (42 14)  (384 302)  (384 302)  LC_7 Logic Functioning bit
 (43 14)  (385 302)  (385 302)  LC_7 Logic Functioning bit
 (50 14)  (392 302)  (392 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (393 302)  (393 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (357 303)  (357 303)  routing T_7_18.rgt_op_4 <X> T_7_18.lc_trk_g3_4
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (368 303)  (368 303)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 303)  (369 303)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 303)  (370 303)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 303)  (378 303)  LC_7 Logic Functioning bit
 (43 15)  (385 303)  (385 303)  LC_7 Logic Functioning bit


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (412 290)  (412 290)  routing T_8_18.sp4_v_b_5 <X> T_8_18.lc_trk_g0_5
 (17 2)  (413 290)  (413 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (414 290)  (414 290)  routing T_8_18.sp4_v_b_5 <X> T_8_18.lc_trk_g0_5
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (19 8)  (415 296)  (415 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g0_5 <X> T_8_18.wire_bram/ram/WDATA_3
 (14 11)  (410 299)  (410 299)  routing T_8_18.sp4_r_v_b_36 <X> T_8_18.lc_trk_g2_4
 (17 11)  (413 299)  (413 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (407 300)  (407 300)  routing T_8_18.sp4_v_t_45 <X> T_8_18.sp4_v_b_11
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (12 13)  (408 301)  (408 301)  routing T_8_18.sp4_v_t_45 <X> T_8_18.sp4_v_b_11
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (3 14)  (399 302)  (399 302)  routing T_8_18.sp12_h_r_1 <X> T_8_18.sp12_v_t_22
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WE
 (3 15)  (399 303)  (399 303)  routing T_8_18.sp12_h_r_1 <X> T_8_18.sp12_v_t_22


LogicTile_9_18

 (6 0)  (444 288)  (444 288)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_v_b_0
 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (41 0)  (479 288)  (479 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (5 1)  (443 289)  (443 289)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_v_b_0
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (47 1)  (485 289)  (485 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 4)  (453 292)  (453 292)  routing T_9_18.sp4_h_r_1 <X> T_9_18.lc_trk_g1_1
 (16 4)  (454 292)  (454 292)  routing T_9_18.sp4_h_r_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (14 5)  (452 293)  (452 293)  routing T_9_18.top_op_0 <X> T_9_18.lc_trk_g1_0
 (15 5)  (453 293)  (453 293)  routing T_9_18.top_op_0 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (456 293)  (456 293)  routing T_9_18.sp4_h_r_1 <X> T_9_18.lc_trk_g1_1
 (15 6)  (453 294)  (453 294)  routing T_9_18.bot_op_5 <X> T_9_18.lc_trk_g1_5
 (17 6)  (455 294)  (455 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (459 294)  (459 294)  routing T_9_18.sp4_v_b_15 <X> T_9_18.lc_trk_g1_7
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp4_v_b_15 <X> T_9_18.lc_trk_g1_7
 (21 7)  (459 295)  (459 295)  routing T_9_18.sp4_v_b_15 <X> T_9_18.lc_trk_g1_7
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 296)  (466 296)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (38 9)  (476 297)  (476 297)  LC_4 Logic Functioning bit
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (461 298)  (461 298)  routing T_9_18.sp12_v_t_12 <X> T_9_18.lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (48 10)  (486 298)  (486 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 299)  (464 299)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (43 11)  (481 299)  (481 299)  LC_5 Logic Functioning bit
 (8 13)  (446 301)  (446 301)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_v_b_10
 (10 13)  (448 301)  (448 301)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_v_b_10
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (461 301)  (461 301)  routing T_9_18.sp12_v_b_18 <X> T_9_18.lc_trk_g3_2
 (25 13)  (463 301)  (463 301)  routing T_9_18.sp12_v_b_18 <X> T_9_18.lc_trk_g3_2
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_10_18

 (6 0)  (498 288)  (498 288)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_b_0
 (19 13)  (511 301)  (511 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_18

 (13 1)  (559 289)  (559 289)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_h_r_2
 (2 4)  (548 292)  (548 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_v_b_5
 (13 4)  (559 292)  (559 292)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_v_b_5


LogicTile_12_18

 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.bot_op_2 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (50 2)  (650 290)  (650 290)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (21 4)  (621 292)  (621 292)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 292)  (625 292)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g1_2
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (47 4)  (647 292)  (647 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 292)  (650 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 293)  (614 293)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g1_6
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 294)  (635 294)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_3
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_3
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 296)  (635 296)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_4
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (15 9)  (615 297)  (615 297)  routing T_12_18.sp4_v_t_29 <X> T_12_18.lc_trk_g2_0
 (16 9)  (616 297)  (616 297)  routing T_12_18.sp4_v_t_29 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 297)  (633 297)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_4
 (35 9)  (635 297)  (635 297)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_4
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (40 9)  (640 297)  (640 297)  LC_4 Logic Functioning bit
 (14 10)  (614 298)  (614 298)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (21 10)  (621 298)  (621 298)  routing T_12_18.rgt_op_7 <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 298)  (624 298)  routing T_12_18.rgt_op_7 <X> T_12_18.lc_trk_g2_7
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (50 10)  (650 298)  (650 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (615 299)  (615 299)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (14 12)  (614 300)  (614 300)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g3_0
 (15 12)  (615 300)  (615 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (25 12)  (625 300)  (625 300)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 300)  (640 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (48 12)  (648 300)  (648 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 301)  (615 301)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g3_0
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (15 14)  (615 302)  (615 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g0_0
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g0_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (48 0)  (702 288)  (702 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (668 289)  (668 289)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g0_0
 (16 1)  (670 289)  (670 289)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g0_1
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (49 1)  (703 289)  (703 289)  Carry_In_Mux bit 

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g0_4
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_h_r_7 <X> T_13_18.lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.sp4_h_r_7 <X> T_13_18.lc_trk_g0_7
 (25 2)  (679 290)  (679 290)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g0_6
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 291)  (675 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.lc_trk_g0_7
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (25 4)  (679 292)  (679 292)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_2
 (14 5)  (668 293)  (668 293)  routing T_13_18.sp4_r_v_b_24 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g1_5
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (48 7)  (702 295)  (702 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (707 295)  (707 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (1 8)  (655 296)  (655 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g2_1
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (50 8)  (704 296)  (704 296)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (655 297)  (655 297)  routing T_13_18.glb_netwk_4 <X> T_13_18.glb2local_1
 (15 9)  (669 297)  (669 297)  routing T_13_18.tnr_op_0 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (672 297)  (672 297)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g2_1
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (21 10)  (675 298)  (675 298)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g2_7
 (25 10)  (679 298)  (679 298)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 299)  (688 299)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.input_2_5
 (3 12)  (657 300)  (657 300)  routing T_13_18.sp12_v_b_1 <X> T_13_18.sp12_h_r_1
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (3 13)  (657 301)  (657 301)  routing T_13_18.sp12_v_b_1 <X> T_13_18.sp12_h_r_1
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (14 14)  (668 302)  (668 302)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g3_4
 (15 14)  (669 302)  (669 302)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g3_5
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_7
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (15 15)  (669 303)  (669 303)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_7
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_v_b_9 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_v_b_9 <X> T_14_18.lc_trk_g0_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.input_2_0
 (44 0)  (752 288)  (752 288)  LC_0 Logic Functioning bit
 (18 1)  (726 289)  (726 289)  routing T_14_18.sp4_v_b_9 <X> T_14_18.lc_trk_g0_1
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.bnr_op_4 <X> T_14_18.lc_trk_g0_4
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 290)  (731 290)  routing T_14_18.sp4_v_b_23 <X> T_14_18.lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.sp4_v_b_23 <X> T_14_18.lc_trk_g0_7
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_1
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (44 2)  (752 290)  (752 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (722 291)  (722 291)  routing T_14_18.bnr_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (44 4)  (752 292)  (752 292)  LC_2 Logic Functioning bit
 (9 5)  (717 293)  (717 293)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_v_b_4
 (10 5)  (718 293)  (718 293)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_v_b_4
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (48 5)  (756 293)  (756 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (722 294)  (722 294)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g1_5
 (25 6)  (733 294)  (733 294)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g1_6
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (44 6)  (752 294)  (752 294)  LC_3 Logic Functioning bit
 (15 7)  (723 295)  (723 295)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (48 7)  (756 295)  (756 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (44 8)  (752 296)  (752 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (46 8)  (754 296)  (754 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 296)  (759 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (12 10)  (720 298)  (720 298)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_h_l_45
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (44 10)  (752 298)  (752 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (11 11)  (719 299)  (719 299)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_h_l_45
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (48 11)  (756 299)  (756 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (44 12)  (752 300)  (752 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (48 13)  (756 301)  (756 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 302)  (722 302)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g3_4
 (21 14)  (729 302)  (729 302)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (44 14)  (752 302)  (752 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit
 (52 15)  (760 303)  (760 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_18

 (11 1)  (773 289)  (773 289)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_h_r_2


LogicTile_16_18

 (3 8)  (819 296)  (819 296)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_v_b_1
 (3 9)  (819 297)  (819 297)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_v_b_1


LogicTile_17_18

 (3 3)  (877 291)  (877 291)  routing T_17_18.sp12_v_b_0 <X> T_17_18.sp12_h_l_23


LogicTile_19_18

 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (11 1)  (993 289)  (993 289)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_h_r_2
 (21 1)  (1003 289)  (1003 289)  routing T_19_18.sp4_r_v_b_32 <X> T_19_18.lc_trk_g0_3
 (15 6)  (997 294)  (997 294)  routing T_19_18.sp4_v_b_21 <X> T_19_18.lc_trk_g1_5
 (16 6)  (998 294)  (998 294)  routing T_19_18.sp4_v_b_21 <X> T_19_18.lc_trk_g1_5
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 12)  (996 300)  (996 300)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (14 13)  (996 301)  (996 301)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 14)  (1003 302)  (1003 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 302)  (1005 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (47 14)  (1029 302)  (1029 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (1030 302)  (1030 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 303)  (1015 303)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_7
 (34 15)  (1016 303)  (1016 303)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_7


LogicTile_22_18

 (3 2)  (1147 290)  (1147 290)  routing T_22_18.sp12_h_r_0 <X> T_22_18.sp12_h_l_23
 (3 3)  (1147 291)  (1147 291)  routing T_22_18.sp12_h_r_0 <X> T_22_18.sp12_h_l_23
 (3 6)  (1147 294)  (1147 294)  routing T_22_18.sp12_v_b_0 <X> T_22_18.sp12_v_t_23


LogicTile_23_18

 (13 0)  (1211 288)  (1211 288)  routing T_23_18.sp4_h_l_39 <X> T_23_18.sp4_v_b_2
 (12 1)  (1210 289)  (1210 289)  routing T_23_18.sp4_h_l_39 <X> T_23_18.sp4_v_b_2
 (8 12)  (1206 300)  (1206 300)  routing T_23_18.sp4_h_l_39 <X> T_23_18.sp4_h_r_10
 (10 12)  (1208 300)  (1208 300)  routing T_23_18.sp4_h_l_39 <X> T_23_18.sp4_h_r_10


LogicTile_24_18

 (14 2)  (1266 290)  (1266 290)  routing T_24_18.bnr_op_4 <X> T_24_18.lc_trk_g0_4
 (14 3)  (1266 291)  (1266 291)  routing T_24_18.bnr_op_4 <X> T_24_18.lc_trk_g0_4
 (17 3)  (1269 291)  (1269 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (15 7)  (1267 295)  (1267 295)  routing T_24_18.sp4_v_t_9 <X> T_24_18.lc_trk_g1_4
 (16 7)  (1268 295)  (1268 295)  routing T_24_18.sp4_v_t_9 <X> T_24_18.lc_trk_g1_4
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (5 8)  (1257 296)  (1257 296)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_r_6
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1270 299)  (1270 299)  routing T_24_18.sp4_r_v_b_37 <X> T_24_18.lc_trk_g2_5
 (26 12)  (1278 300)  (1278 300)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 300)  (1279 300)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 300)  (1281 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 300)  (1282 300)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 300)  (1283 300)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 300)  (1284 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 300)  (1285 300)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 300)  (1288 300)  LC_6 Logic Functioning bit
 (38 12)  (1290 300)  (1290 300)  LC_6 Logic Functioning bit
 (47 12)  (1299 300)  (1299 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (1281 301)  (1281 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (1288 301)  (1288 301)  LC_6 Logic Functioning bit
 (37 13)  (1289 301)  (1289 301)  LC_6 Logic Functioning bit
 (38 13)  (1290 301)  (1290 301)  LC_6 Logic Functioning bit
 (39 13)  (1291 301)  (1291 301)  LC_6 Logic Functioning bit
 (40 13)  (1292 301)  (1292 301)  LC_6 Logic Functioning bit
 (42 13)  (1294 301)  (1294 301)  LC_6 Logic Functioning bit


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (21 4)  (1327 292)  (1327 292)  routing T_25_18.sp4_h_r_19 <X> T_25_18.lc_trk_g1_3
 (22 4)  (1328 292)  (1328 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 292)  (1329 292)  routing T_25_18.sp4_h_r_19 <X> T_25_18.lc_trk_g1_3
 (24 4)  (1330 292)  (1330 292)  routing T_25_18.sp4_h_r_19 <X> T_25_18.lc_trk_g1_3
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (21 5)  (1327 293)  (1327 293)  routing T_25_18.sp4_h_r_19 <X> T_25_18.lc_trk_g1_3
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (25 12)  (1331 300)  (1331 300)  routing T_25_18.sp4_h_r_34 <X> T_25_18.lc_trk_g3_2
 (22 13)  (1328 301)  (1328 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 301)  (1329 301)  routing T_25_18.sp4_h_r_34 <X> T_25_18.lc_trk_g3_2
 (24 13)  (1330 301)  (1330 301)  routing T_25_18.sp4_h_r_34 <X> T_25_18.lc_trk_g3_2
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 302)  (1321 302)  routing T_25_18.sp4_v_b_45 <X> T_25_18.lc_trk_g3_5
 (16 14)  (1322 302)  (1322 302)  routing T_25_18.sp4_v_b_45 <X> T_25_18.lc_trk_g3_5
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22


IO_Tile_0_17

 (4 0)  (13 272)  (13 272)  routing T_0_17.logic_op_tnr_0 <X> T_0_17.lc_trk_g0_0
 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (7 1)  (10 273)  (10 273)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_tnr_0 lc_trk_g0_0
 (5 2)  (12 274)  (12 274)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (7 2)  (10 274)  (10 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (9 274)  (9 274)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (8 3)  (9 275)  (9 275)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (4 4)  (13 276)  (13 276)  routing T_0_17.logic_op_rgt_4 <X> T_0_17.lc_trk_g0_4
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (4 5)  (13 277)  (13 277)  routing T_0_17.logic_op_rgt_4 <X> T_0_17.lc_trk_g0_4
 (7 5)  (10 277)  (10 277)  Enable bit of Mux _local_links/g0_mux_4 => logic_op_rgt_4 lc_trk_g0_4
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_3 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_1_17

 (15 6)  (33 278)  (33 278)  routing T_1_17.sp12_h_r_5 <X> T_1_17.lc_trk_g1_5
 (17 6)  (35 278)  (35 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (36 278)  (36 278)  routing T_1_17.sp12_h_r_5 <X> T_1_17.lc_trk_g1_5
 (18 7)  (36 279)  (36 279)  routing T_1_17.sp12_h_r_5 <X> T_1_17.lc_trk_g1_5
 (22 7)  (40 279)  (40 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (41 279)  (41 279)  routing T_1_17.sp12_h_r_14 <X> T_1_17.lc_trk_g1_6
 (26 8)  (44 280)  (44 280)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (49 280)  (49 280)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 280)  (50 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 280)  (52 280)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 280)  (54 280)  LC_4 Logic Functioning bit
 (37 8)  (55 280)  (55 280)  LC_4 Logic Functioning bit
 (38 8)  (56 280)  (56 280)  LC_4 Logic Functioning bit
 (39 8)  (57 280)  (57 280)  LC_4 Logic Functioning bit
 (41 8)  (59 280)  (59 280)  LC_4 Logic Functioning bit
 (43 8)  (61 280)  (61 280)  LC_4 Logic Functioning bit
 (10 9)  (28 281)  (28 281)  routing T_1_17.sp4_h_r_2 <X> T_1_17.sp4_v_b_7
 (27 9)  (45 281)  (45 281)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 281)  (47 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 281)  (49 281)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 281)  (54 281)  LC_4 Logic Functioning bit
 (37 9)  (55 281)  (55 281)  LC_4 Logic Functioning bit
 (38 9)  (56 281)  (56 281)  LC_4 Logic Functioning bit
 (39 9)  (57 281)  (57 281)  LC_4 Logic Functioning bit
 (40 9)  (58 281)  (58 281)  LC_4 Logic Functioning bit
 (42 9)  (60 281)  (60 281)  LC_4 Logic Functioning bit
 (11 10)  (29 282)  (29 282)  routing T_1_17.sp4_h_r_2 <X> T_1_17.sp4_v_t_45
 (13 10)  (31 282)  (31 282)  routing T_1_17.sp4_h_r_2 <X> T_1_17.sp4_v_t_45
 (12 11)  (30 283)  (30 283)  routing T_1_17.sp4_h_r_2 <X> T_1_17.sp4_v_t_45


LogicTile_2_17

 (11 4)  (83 276)  (83 276)  routing T_2_17.sp4_h_r_0 <X> T_2_17.sp4_v_b_5
 (4 10)  (76 282)  (76 282)  routing T_2_17.sp4_h_r_0 <X> T_2_17.sp4_v_t_43
 (6 10)  (78 282)  (78 282)  routing T_2_17.sp4_h_r_0 <X> T_2_17.sp4_v_t_43
 (5 11)  (77 283)  (77 283)  routing T_2_17.sp4_h_r_0 <X> T_2_17.sp4_v_t_43
 (19 14)  (91 286)  (91 286)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_6_17

 (6 3)  (294 275)  (294 275)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_h_l_37
 (3 10)  (291 282)  (291 282)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_h_l_22
 (3 11)  (291 283)  (291 283)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_h_l_22


LogicTile_7_17

 (25 2)  (367 274)  (367 274)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (14 3)  (356 275)  (356 275)  routing T_7_17.sp4_r_v_b_28 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (25 3)  (367 275)  (367 275)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (22 6)  (364 278)  (364 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (363 279)  (363 279)  routing T_7_17.sp4_r_v_b_31 <X> T_7_17.lc_trk_g1_7
 (3 8)  (345 280)  (345 280)  routing T_7_17.sp12_h_r_1 <X> T_7_17.sp12_v_b_1
 (25 8)  (367 280)  (367 280)  routing T_7_17.sp4_v_t_23 <X> T_7_17.lc_trk_g2_2
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (37 8)  (379 280)  (379 280)  LC_4 Logic Functioning bit
 (38 8)  (380 280)  (380 280)  LC_4 Logic Functioning bit
 (39 8)  (381 280)  (381 280)  LC_4 Logic Functioning bit
 (41 8)  (383 280)  (383 280)  LC_4 Logic Functioning bit
 (43 8)  (385 280)  (385 280)  LC_4 Logic Functioning bit
 (3 9)  (345 281)  (345 281)  routing T_7_17.sp12_h_r_1 <X> T_7_17.sp12_v_b_1
 (10 9)  (352 281)  (352 281)  routing T_7_17.sp4_h_r_2 <X> T_7_17.sp4_v_b_7
 (22 9)  (364 281)  (364 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 281)  (365 281)  routing T_7_17.sp4_v_t_23 <X> T_7_17.lc_trk_g2_2
 (25 9)  (367 281)  (367 281)  routing T_7_17.sp4_v_t_23 <X> T_7_17.lc_trk_g2_2
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (39 9)  (381 281)  (381 281)  LC_4 Logic Functioning bit
 (11 10)  (353 282)  (353 282)  routing T_7_17.sp4_h_r_2 <X> T_7_17.sp4_v_t_45
 (13 10)  (355 282)  (355 282)  routing T_7_17.sp4_h_r_2 <X> T_7_17.sp4_v_t_45
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 282)  (375 282)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 282)  (378 282)  LC_5 Logic Functioning bit
 (37 10)  (379 282)  (379 282)  LC_5 Logic Functioning bit
 (41 10)  (383 282)  (383 282)  LC_5 Logic Functioning bit
 (43 10)  (385 282)  (385 282)  LC_5 Logic Functioning bit
 (50 10)  (392 282)  (392 282)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (354 283)  (354 283)  routing T_7_17.sp4_h_r_2 <X> T_7_17.sp4_v_t_45
 (18 11)  (360 283)  (360 283)  routing T_7_17.sp4_r_v_b_37 <X> T_7_17.lc_trk_g2_5
 (30 11)  (372 283)  (372 283)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 283)  (378 283)  LC_5 Logic Functioning bit
 (37 11)  (379 283)  (379 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (14 12)  (356 284)  (356 284)  routing T_7_17.sp4_v_b_24 <X> T_7_17.lc_trk_g3_0
 (19 12)  (361 284)  (361 284)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 12)  (368 284)  (368 284)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (373 284)  (373 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 284)  (375 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 284)  (378 284)  LC_6 Logic Functioning bit
 (37 12)  (379 284)  (379 284)  LC_6 Logic Functioning bit
 (38 12)  (380 284)  (380 284)  LC_6 Logic Functioning bit
 (42 12)  (384 284)  (384 284)  LC_6 Logic Functioning bit
 (50 12)  (392 284)  (392 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (393 284)  (393 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (358 285)  (358 285)  routing T_7_17.sp4_v_b_24 <X> T_7_17.lc_trk_g3_0
 (17 13)  (359 285)  (359 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (368 285)  (368 285)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 285)  (369 285)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 285)  (371 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (378 285)  (378 285)  LC_6 Logic Functioning bit
 (37 13)  (379 285)  (379 285)  LC_6 Logic Functioning bit
 (39 13)  (381 285)  (381 285)  LC_6 Logic Functioning bit
 (43 13)  (385 285)  (385 285)  LC_6 Logic Functioning bit
 (14 14)  (356 286)  (356 286)  routing T_7_17.rgt_op_4 <X> T_7_17.lc_trk_g3_4
 (15 15)  (357 287)  (357 287)  routing T_7_17.rgt_op_4 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


RAM_Tile_8_17

 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 5)  (405 277)  (405 277)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_v_b_4
 (10 5)  (406 277)  (406 277)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_v_b_4
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 280)  (426 280)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_bram/ram/WDATA_11
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_bram/ram/WDATA_11
 (14 10)  (410 282)  (410 282)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (21 10)  (417 282)  (417 282)  routing T_8_17.sp12_v_t_4 <X> T_8_17.lc_trk_g2_7
 (22 10)  (418 282)  (418 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_4 lc_trk_g2_7
 (24 10)  (420 282)  (420 282)  routing T_8_17.sp12_v_t_4 <X> T_8_17.lc_trk_g2_7
 (14 11)  (410 283)  (410 283)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (15 11)  (411 283)  (411 283)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (16 11)  (412 283)  (412 283)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (17 11)  (413 283)  (413 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (417 283)  (417 283)  routing T_8_17.sp12_v_t_4 <X> T_8_17.lc_trk_g2_7
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (399 286)  (399 286)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (3 15)  (399 287)  (399 287)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22


LogicTile_9_17

 (5 0)  (443 272)  (443 272)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_r_0
 (5 1)  (443 273)  (443 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_b_0
 (14 1)  (452 273)  (452 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.lc_trk_g0_0
 (15 1)  (453 273)  (453 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.lc_trk_g0_0
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g0_2
 (9 3)  (447 275)  (447 275)  routing T_9_17.sp4_v_b_1 <X> T_9_17.sp4_v_t_36
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (15 5)  (453 277)  (453 277)  routing T_9_17.bot_op_0 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp4_r_v_b_27 <X> T_9_17.lc_trk_g1_3
 (3 6)  (441 278)  (441 278)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23
 (3 7)  (441 279)  (441 279)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23
 (9 7)  (447 279)  (447 279)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_v_t_41
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (459 281)  (459 281)  routing T_9_17.sp4_r_v_b_35 <X> T_9_17.lc_trk_g2_3
 (11 10)  (449 282)  (449 282)  routing T_9_17.sp4_h_r_2 <X> T_9_17.sp4_v_t_45
 (13 10)  (451 282)  (451 282)  routing T_9_17.sp4_h_r_2 <X> T_9_17.sp4_v_t_45
 (15 10)  (453 282)  (453 282)  routing T_9_17.sp4_h_r_45 <X> T_9_17.lc_trk_g2_5
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp4_h_r_45 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (456 282)  (456 282)  routing T_9_17.sp4_h_r_45 <X> T_9_17.lc_trk_g2_5
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (46 10)  (484 282)  (484 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (450 283)  (450 283)  routing T_9_17.sp4_h_r_2 <X> T_9_17.sp4_v_t_45
 (15 11)  (453 283)  (453 283)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (456 283)  (456 283)  routing T_9_17.sp4_h_r_45 <X> T_9_17.lc_trk_g2_5
 (26 11)  (464 283)  (464 283)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (48 12)  (486 284)  (486 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (488 284)  (488 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 285)  (463 285)  routing T_9_17.sp4_r_v_b_42 <X> T_9_17.lc_trk_g3_2
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 285)  (466 285)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (41 13)  (479 285)  (479 285)  LC_6 Logic Functioning bit
 (15 14)  (453 286)  (453 286)  routing T_9_17.sp12_v_t_2 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 286)  (456 286)  routing T_9_17.sp12_v_t_2 <X> T_9_17.lc_trk_g3_5
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (4 15)  (442 287)  (442 287)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_h_l_44
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp12_v_t_2 <X> T_9_17.lc_trk_g3_5
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (471 287)  (471 287)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.input_2_7
 (34 15)  (472 287)  (472 287)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.input_2_7
 (35 15)  (473 287)  (473 287)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.input_2_7
 (42 15)  (480 287)  (480 287)  LC_7 Logic Functioning bit
 (51 15)  (489 287)  (489 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_17

 (12 10)  (504 282)  (504 282)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_h_l_45
 (8 11)  (500 283)  (500 283)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_42
 (9 11)  (501 283)  (501 283)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_42
 (11 11)  (503 283)  (503 283)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_h_l_45
 (13 11)  (505 283)  (505 283)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_h_l_45
 (9 13)  (501 285)  (501 285)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_v_b_10
 (10 13)  (502 285)  (502 285)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_v_b_10


LogicTile_11_17

 (3 0)  (549 272)  (549 272)  routing T_11_17.sp12_v_t_23 <X> T_11_17.sp12_v_b_0
 (2 4)  (548 276)  (548 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (549 276)  (549 276)  routing T_11_17.sp12_v_t_23 <X> T_11_17.sp12_h_r_0
 (3 10)  (549 282)  (549 282)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_h_l_22
 (3 11)  (549 283)  (549 283)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_h_l_22
 (6 12)  (552 284)  (552 284)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_b_9


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.bnr_op_0 <X> T_12_17.lc_trk_g0_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.bnr_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (14 4)  (614 276)  (614 276)  routing T_12_17.bnr_op_0 <X> T_12_17.lc_trk_g1_0
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.bnr_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (11 6)  (611 278)  (611 278)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_t_40
 (13 6)  (613 278)  (613 278)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_t_40
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.bnr_op_5 <X> T_12_17.lc_trk_g1_5
 (12 7)  (612 279)  (612 279)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_t_40
 (18 7)  (618 279)  (618 279)  routing T_12_17.bnr_op_5 <X> T_12_17.lc_trk_g1_5
 (15 15)  (615 287)  (615 287)  routing T_12_17.tnr_op_4 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.bnr_op_0 <X> T_13_17.lc_trk_g0_0
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g0_1
 (25 0)  (679 272)  (679 272)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g0_2
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (44 0)  (698 272)  (698 272)  LC_0 Logic Functioning bit
 (47 0)  (701 272)  (701 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (705 272)  (705 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (668 273)  (668 273)  routing T_13_17.bnr_op_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g0_1
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g0_2
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (12 2)  (666 274)  (666 274)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_h_l_39
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (44 2)  (698 274)  (698 274)  LC_1 Logic Functioning bit
 (47 2)  (701 274)  (701 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (705 274)  (705 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (3 4)  (657 276)  (657 276)  routing T_13_17.sp12_v_b_0 <X> T_13_17.sp12_h_r_0
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (44 4)  (698 276)  (698 276)  LC_2 Logic Functioning bit
 (3 5)  (657 277)  (657 277)  routing T_13_17.sp12_v_b_0 <X> T_13_17.sp12_h_r_0
 (15 5)  (669 277)  (669 277)  routing T_13_17.bot_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 277)  (689 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (48 5)  (702 277)  (702 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (669 278)  (669 278)  routing T_13_17.bot_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (44 6)  (698 278)  (698 278)  LC_3 Logic Functioning bit
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_3
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (48 7)  (702 279)  (702 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_h_r_34 <X> T_13_17.lc_trk_g2_2
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (44 8)  (698 280)  (698 280)  LC_4 Logic Functioning bit
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_r_34 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_r_34 <X> T_13_17.lc_trk_g2_2
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (48 9)  (702 281)  (702 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (669 282)  (669 282)  routing T_13_17.tnr_op_5 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (44 10)  (698 282)  (698 282)  LC_5 Logic Functioning bit
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (48 11)  (702 283)  (702 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (44 12)  (698 284)  (698 284)  LC_6 Logic Functioning bit
 (14 13)  (668 285)  (668 285)  routing T_13_17.sp4_r_v_b_40 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (48 13)  (702 285)  (702 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.tnr_op_7 <X> T_13_17.lc_trk_g3_7
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (44 14)  (698 286)  (698 286)  LC_7 Logic Functioning bit
 (15 15)  (669 287)  (669 287)  routing T_13_17.tnr_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.tnr_op_6 <X> T_13_17.lc_trk_g3_6
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit
 (48 15)  (702 287)  (702 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.bot_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 274)  (743 274)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.input_2_1
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (723 276)  (723 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (15 5)  (723 277)  (723 277)  routing T_14_17.bot_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp4_v_b_18 <X> T_14_17.lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.sp4_v_b_18 <X> T_14_17.lc_trk_g1_2
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (51 5)  (759 277)  (759 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp12_h_r_12 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (1 8)  (709 280)  (709 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (11 8)  (719 280)  (719 280)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_v_b_8
 (15 8)  (723 280)  (723 280)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g2_1
 (1 9)  (709 281)  (709 281)  routing T_14_17.glb_netwk_4 <X> T_14_17.glb2local_1
 (12 9)  (720 281)  (720 281)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_v_b_8
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp12_v_t_9 <X> T_14_17.lc_trk_g2_2
 (14 10)  (722 282)  (722 282)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g2_4
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (15 11)  (723 283)  (723 283)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3
 (25 12)  (733 284)  (733 284)  routing T_14_17.sp4_v_t_23 <X> T_14_17.lc_trk_g3_2
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (724 285)  (724 285)  routing T_14_17.sp12_v_b_8 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (729 285)  (729 285)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp4_v_t_23 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp4_v_t_23 <X> T_14_17.lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (14 14)  (722 286)  (722 286)  routing T_14_17.sp4_v_b_36 <X> T_14_17.lc_trk_g3_4
 (15 14)  (723 286)  (723 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (47 14)  (755 286)  (755 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_v_b_36 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_v_b_36 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.sp4_v_b_17 <X> T_15_17.lc_trk_g0_1
 (16 0)  (778 272)  (778 272)  routing T_15_17.sp4_v_b_17 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.bot_op_3 <X> T_15_17.lc_trk_g0_3
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 274)  (777 274)  routing T_15_17.sp4_v_b_21 <X> T_15_17.lc_trk_g0_5
 (16 2)  (778 274)  (778 274)  routing T_15_17.sp4_v_b_21 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g0_7
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (40 2)  (802 274)  (802 274)  LC_1 Logic Functioning bit
 (50 2)  (812 274)  (812 274)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.bot_op_6 <X> T_15_17.lc_trk_g0_6
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (46 4)  (808 276)  (808 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (777 277)  (777 277)  routing T_15_17.bot_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (8 6)  (770 278)  (770 278)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_h_l_41
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_h_l_41
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.bot_op_7 <X> T_15_17.lc_trk_g1_7
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.bot_op_6 <X> T_15_17.lc_trk_g1_6
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (21 8)  (783 280)  (783 280)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g2_3
 (25 8)  (787 280)  (787 280)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g2_2
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g2_2
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (48 9)  (810 281)  (810 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_5
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (48 10)  (810 282)  (810 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_5
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (8 14)  (770 286)  (770 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (9 14)  (771 286)  (771 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (10 14)  (772 286)  (772 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (14 14)  (776 286)  (776 286)  routing T_15_17.rgt_op_4 <X> T_15_17.lc_trk_g3_4
 (21 14)  (783 286)  (783 286)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g3_7
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (15 15)  (777 287)  (777 287)  routing T_15_17.rgt_op_4 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (797 287)  (797 287)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.input_2_7
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (25 0)  (841 272)  (841 272)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g0_2
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (40 4)  (856 276)  (856 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (40 8)  (856 280)  (856 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (48 8)  (864 280)  (864 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (868 280)  (868 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (46 9)  (862 281)  (862 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (21 10)  (837 282)  (837 282)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (12 14)  (828 286)  (828 286)  routing T_16_17.sp4_h_r_8 <X> T_16_17.sp4_h_l_46
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (13 15)  (829 287)  (829 287)  routing T_16_17.sp4_h_r_8 <X> T_16_17.sp4_h_l_46
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (8 5)  (882 277)  (882 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (10 5)  (884 277)  (884 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4


LogicTile_19_17

 (3 10)  (985 282)  (985 282)  routing T_19_17.sp12_h_r_1 <X> T_19_17.sp12_h_l_22
 (12 10)  (994 282)  (994 282)  routing T_19_17.sp4_v_t_39 <X> T_19_17.sp4_h_l_45
 (3 11)  (985 283)  (985 283)  routing T_19_17.sp12_h_r_1 <X> T_19_17.sp12_h_l_22
 (11 11)  (993 283)  (993 283)  routing T_19_17.sp4_v_t_39 <X> T_19_17.sp4_h_l_45
 (13 11)  (995 283)  (995 283)  routing T_19_17.sp4_v_t_39 <X> T_19_17.sp4_h_l_45


LogicTile_23_17

 (3 5)  (1201 277)  (1201 277)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_h_r_0


LogicTile_24_17

 (26 2)  (1278 274)  (1278 274)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 274)  (1279 274)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 274)  (1280 274)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 274)  (1281 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 274)  (1283 274)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 274)  (1285 274)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 274)  (1288 274)  LC_1 Logic Functioning bit
 (37 2)  (1289 274)  (1289 274)  LC_1 Logic Functioning bit
 (38 2)  (1290 274)  (1290 274)  LC_1 Logic Functioning bit
 (39 2)  (1291 274)  (1291 274)  LC_1 Logic Functioning bit
 (41 2)  (1293 274)  (1293 274)  LC_1 Logic Functioning bit
 (43 2)  (1295 274)  (1295 274)  LC_1 Logic Functioning bit
 (47 2)  (1299 274)  (1299 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (1278 275)  (1278 275)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 275)  (1279 275)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 275)  (1280 275)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 275)  (1281 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (39 3)  (1291 275)  (1291 275)  LC_1 Logic Functioning bit
 (3 6)  (1255 278)  (1255 278)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_t_23
 (3 7)  (1255 279)  (1255 279)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_t_23
 (19 10)  (1271 282)  (1271 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (15 11)  (1267 283)  (1267 283)  routing T_24_17.tnr_op_4 <X> T_24_17.lc_trk_g2_4
 (17 11)  (1269 283)  (1269 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (16 12)  (1268 284)  (1268 284)  routing T_24_17.sp4_v_b_33 <X> T_24_17.lc_trk_g3_1
 (17 12)  (1269 284)  (1269 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1270 284)  (1270 284)  routing T_24_17.sp4_v_b_33 <X> T_24_17.lc_trk_g3_1
 (18 13)  (1270 285)  (1270 285)  routing T_24_17.sp4_v_b_33 <X> T_24_17.lc_trk_g3_1
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 287)  (1277 287)  routing T_24_17.sp4_r_v_b_46 <X> T_24_17.lc_trk_g3_6


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (1319 278)  (1319 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_40
 (14 6)  (1320 278)  (1320 278)  routing T_25_17.sp12_h_l_3 <X> T_25_17.lc_trk_g1_4
 (16 6)  (1322 278)  (1322 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.lc_trk_g1_5
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 278)  (1324 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.lc_trk_g1_5
 (3 7)  (1309 279)  (1309 279)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_v_t_23
 (14 7)  (1320 279)  (1320 279)  routing T_25_17.sp12_h_l_3 <X> T_25_17.lc_trk_g1_4
 (15 7)  (1321 279)  (1321 279)  routing T_25_17.sp12_h_l_3 <X> T_25_17.lc_trk_g1_4
 (17 7)  (1323 279)  (1323 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 8)  (1333 280)  (1333 280)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.wire_bram/ram/WDATA_11
 (11 10)  (1317 282)  (1317 282)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_45
 (12 11)  (1318 283)  (1318 283)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_45
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (4 0)  (1352 272)  (1352 272)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_v_b_0


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



LogicTile_1_16

 (22 1)  (40 257)  (40 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (41 257)  (41 257)  routing T_1_16.sp4_v_b_18 <X> T_1_16.lc_trk_g0_2
 (24 1)  (42 257)  (42 257)  routing T_1_16.sp4_v_b_18 <X> T_1_16.lc_trk_g0_2
 (32 4)  (50 260)  (50 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 260)  (51 260)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 260)  (52 260)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 260)  (54 260)  LC_2 Logic Functioning bit
 (38 4)  (56 260)  (56 260)  LC_2 Logic Functioning bit
 (40 4)  (58 260)  (58 260)  LC_2 Logic Functioning bit
 (41 4)  (59 260)  (59 260)  LC_2 Logic Functioning bit
 (42 4)  (60 260)  (60 260)  LC_2 Logic Functioning bit
 (43 4)  (61 260)  (61 260)  LC_2 Logic Functioning bit
 (51 4)  (69 260)  (69 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (44 261)  (44 261)  routing T_1_16.lc_trk_g0_2 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 261)  (47 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (55 261)  (55 261)  LC_2 Logic Functioning bit
 (39 5)  (57 261)  (57 261)  LC_2 Logic Functioning bit
 (40 5)  (58 261)  (58 261)  LC_2 Logic Functioning bit
 (41 5)  (59 261)  (59 261)  LC_2 Logic Functioning bit
 (42 5)  (60 261)  (60 261)  LC_2 Logic Functioning bit
 (43 5)  (61 261)  (61 261)  LC_2 Logic Functioning bit
 (17 13)  (35 269)  (35 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_7_16

 (14 1)  (356 257)  (356 257)  routing T_7_16.sp4_r_v_b_35 <X> T_7_16.lc_trk_g0_0
 (17 1)  (359 257)  (359 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (14 2)  (356 258)  (356 258)  routing T_7_16.sp4_v_b_4 <X> T_7_16.lc_trk_g0_4
 (26 2)  (368 258)  (368 258)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 258)  (369 258)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 258)  (370 258)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 258)  (372 258)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 258)  (373 258)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 258)  (375 258)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 258)  (376 258)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 258)  (378 258)  LC_1 Logic Functioning bit
 (38 2)  (380 258)  (380 258)  LC_1 Logic Functioning bit
 (16 3)  (358 259)  (358 259)  routing T_7_16.sp4_v_b_4 <X> T_7_16.lc_trk_g0_4
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (364 259)  (364 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (365 259)  (365 259)  routing T_7_16.sp12_h_r_14 <X> T_7_16.lc_trk_g0_6
 (26 3)  (368 259)  (368 259)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 259)  (370 259)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 259)  (373 259)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 259)  (378 259)  LC_1 Logic Functioning bit
 (37 3)  (379 259)  (379 259)  LC_1 Logic Functioning bit
 (38 3)  (380 259)  (380 259)  LC_1 Logic Functioning bit
 (39 3)  (381 259)  (381 259)  LC_1 Logic Functioning bit
 (41 3)  (383 259)  (383 259)  LC_1 Logic Functioning bit
 (43 3)  (385 259)  (385 259)  LC_1 Logic Functioning bit
 (26 4)  (368 260)  (368 260)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (373 260)  (373 260)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (42 4)  (384 260)  (384 260)  LC_2 Logic Functioning bit
 (43 4)  (385 260)  (385 260)  LC_2 Logic Functioning bit
 (50 4)  (392 260)  (392 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (368 261)  (368 261)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (42 5)  (384 261)  (384 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (15 6)  (357 262)  (357 262)  routing T_7_16.bot_op_5 <X> T_7_16.lc_trk_g1_5
 (17 6)  (359 262)  (359 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (373 262)  (373 262)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 262)  (374 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 262)  (376 262)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 262)  (378 262)  LC_3 Logic Functioning bit
 (37 6)  (379 262)  (379 262)  LC_3 Logic Functioning bit
 (39 6)  (381 262)  (381 262)  LC_3 Logic Functioning bit
 (43 6)  (385 262)  (385 262)  LC_3 Logic Functioning bit
 (50 6)  (392 262)  (392 262)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (394 262)  (394 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (368 263)  (368 263)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 263)  (369 263)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 263)  (370 263)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 263)  (371 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 263)  (378 263)  LC_3 Logic Functioning bit
 (37 7)  (379 263)  (379 263)  LC_3 Logic Functioning bit
 (38 7)  (380 263)  (380 263)  LC_3 Logic Functioning bit
 (42 7)  (384 263)  (384 263)  LC_3 Logic Functioning bit
 (16 10)  (358 266)  (358 266)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g2_5
 (17 10)  (359 266)  (359 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 266)  (360 266)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g2_5
 (22 10)  (364 266)  (364 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 266)  (365 266)  routing T_7_16.sp4_v_b_47 <X> T_7_16.lc_trk_g2_7
 (24 10)  (366 266)  (366 266)  routing T_7_16.sp4_v_b_47 <X> T_7_16.lc_trk_g2_7
 (18 11)  (360 267)  (360 267)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g2_5
 (28 12)  (370 268)  (370 268)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 268)  (372 268)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 268)  (373 268)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 268)  (375 268)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 268)  (376 268)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (37 12)  (379 268)  (379 268)  LC_6 Logic Functioning bit
 (38 12)  (380 268)  (380 268)  LC_6 Logic Functioning bit
 (39 12)  (381 268)  (381 268)  LC_6 Logic Functioning bit
 (41 12)  (383 268)  (383 268)  LC_6 Logic Functioning bit
 (43 12)  (385 268)  (385 268)  LC_6 Logic Functioning bit
 (22 13)  (364 269)  (364 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 269)  (367 269)  routing T_7_16.sp4_r_v_b_42 <X> T_7_16.lc_trk_g3_2
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (379 269)  (379 269)  LC_6 Logic Functioning bit
 (39 13)  (381 269)  (381 269)  LC_6 Logic Functioning bit
 (14 14)  (356 270)  (356 270)  routing T_7_16.rgt_op_4 <X> T_7_16.lc_trk_g3_4
 (17 14)  (359 270)  (359 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (368 270)  (368 270)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (373 270)  (373 270)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 270)  (378 270)  LC_7 Logic Functioning bit
 (37 14)  (379 270)  (379 270)  LC_7 Logic Functioning bit
 (39 14)  (381 270)  (381 270)  LC_7 Logic Functioning bit
 (43 14)  (385 270)  (385 270)  LC_7 Logic Functioning bit
 (50 14)  (392 270)  (392 270)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (357 271)  (357 271)  routing T_7_16.rgt_op_4 <X> T_7_16.lc_trk_g3_4
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (360 271)  (360 271)  routing T_7_16.sp4_r_v_b_45 <X> T_7_16.lc_trk_g3_5
 (21 15)  (363 271)  (363 271)  routing T_7_16.sp4_r_v_b_47 <X> T_7_16.lc_trk_g3_7
 (26 15)  (368 271)  (368 271)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 271)  (370 271)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 271)  (371 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 271)  (378 271)  LC_7 Logic Functioning bit
 (37 15)  (379 271)  (379 271)  LC_7 Logic Functioning bit
 (38 15)  (380 271)  (380 271)  LC_7 Logic Functioning bit
 (42 15)  (384 271)  (384 271)  LC_7 Logic Functioning bit
 (46 15)  (388 271)  (388 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (400 258)  (400 258)  routing T_8_16.sp4_h_r_0 <X> T_8_16.sp4_v_t_37
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (5 3)  (401 259)  (401 259)  routing T_8_16.sp4_h_r_0 <X> T_8_16.sp4_v_t_37
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 260)  (396 260)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_bram/ram/WCLKE
 (1 4)  (397 260)  (397 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (396 261)  (396 261)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_bram/ram/WCLKE
 (1 5)  (397 261)  (397 261)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_bram/ram/WCLKE
 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (3 6)  (399 262)  (399 262)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_v_t_23
 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (13 8)  (409 264)  (409 264)  routing T_8_16.sp4_v_t_45 <X> T_8_16.sp4_v_b_8
 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_bram/ram/WDATA_3
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (17 11)  (413 267)  (413 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (418 268)  (418 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (410 269)  (410 269)  routing T_8_16.sp4_r_v_b_40 <X> T_8_16.lc_trk_g3_0
 (17 13)  (413 269)  (413 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (417 269)  (417 269)  routing T_8_16.sp4_r_v_b_43 <X> T_8_16.lc_trk_g3_3
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 256)  (466 256)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (39 0)  (477 256)  (477 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 257)  (469 257)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (5 5)  (443 261)  (443 261)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_v_b_3
 (15 8)  (453 264)  (453 264)  routing T_9_16.rgt_op_1 <X> T_9_16.lc_trk_g2_1
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 264)  (456 264)  routing T_9_16.rgt_op_1 <X> T_9_16.lc_trk_g2_1
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 267)  (463 267)  routing T_9_16.sp4_r_v_b_38 <X> T_9_16.lc_trk_g2_6
 (4 12)  (442 268)  (442 268)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_v_b_9
 (6 12)  (444 268)  (444 268)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_v_b_9
 (19 12)  (457 268)  (457 268)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (4 14)  (442 270)  (442 270)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_v_t_44
 (6 14)  (444 270)  (444 270)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_v_t_44
 (25 14)  (463 270)  (463 270)  routing T_9_16.sp4_h_r_38 <X> T_9_16.lc_trk_g3_6
 (5 15)  (443 271)  (443 271)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_v_t_44
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 271)  (461 271)  routing T_9_16.sp4_h_r_38 <X> T_9_16.lc_trk_g3_6
 (24 15)  (462 271)  (462 271)  routing T_9_16.sp4_h_r_38 <X> T_9_16.lc_trk_g3_6


LogicTile_10_16

 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 256)  (522 256)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (40 1)  (532 257)  (532 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (50 2)  (542 258)  (542 258)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (506 259)  (506 259)  routing T_10_16.sp12_h_r_20 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp12_h_r_20 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (14 6)  (506 262)  (506 262)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (14 7)  (506 263)  (506 263)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (15 7)  (507 263)  (507 263)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (16 7)  (508 263)  (508 263)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (513 267)  (513 267)  routing T_10_16.sp4_r_v_b_39 <X> T_10_16.lc_trk_g2_7
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (8 13)  (500 269)  (500 269)  routing T_10_16.sp4_v_t_42 <X> T_10_16.sp4_v_b_10
 (10 13)  (502 269)  (502 269)  routing T_10_16.sp4_v_t_42 <X> T_10_16.sp4_v_b_10
 (21 13)  (513 269)  (513 269)  routing T_10_16.sp4_r_v_b_43 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (19 15)  (511 271)  (511 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_16

 (8 9)  (554 265)  (554 265)  routing T_11_16.sp4_v_t_41 <X> T_11_16.sp4_v_b_7
 (10 9)  (556 265)  (556 265)  routing T_11_16.sp4_v_t_41 <X> T_11_16.sp4_v_b_7


LogicTile_12_16

 (3 2)  (603 258)  (603 258)  routing T_12_16.sp12_v_t_23 <X> T_12_16.sp12_h_l_23
 (3 10)  (603 266)  (603 266)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_h_l_22
 (3 11)  (603 267)  (603 267)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_h_l_22


LogicTile_13_16

 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_0
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (51 1)  (705 257)  (705 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (707 257)  (707 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (655 262)  (655 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (655 263)  (655 263)  routing T_13_16.glb_netwk_4 <X> T_13_16.glb2local_0
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g2_5
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_v_b_46 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_v_b_46 <X> T_13_16.lc_trk_g2_6
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 267)  (687 267)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (53 11)  (707 267)  (707 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (668 268)  (668 268)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (4 15)  (658 271)  (658 271)  routing T_13_16.sp4_v_b_4 <X> T_13_16.sp4_h_l_44
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_r_v_b_44 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_r_v_b_46 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (44 0)  (752 256)  (752 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (49 1)  (757 257)  (757 257)  Carry_In_Mux bit 

 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (44 2)  (752 258)  (752 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (11 8)  (719 264)  (719 264)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_v_b_8
 (12 9)  (720 265)  (720 265)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_v_b_8
 (15 11)  (723 267)  (723 267)  routing T_14_16.tnr_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (14 12)  (722 268)  (722 268)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g3_0
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g3_1
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 15)  (723 271)  (723 271)  routing T_14_16.tnr_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_15_16

 (15 0)  (777 256)  (777 256)  routing T_15_16.lft_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 256)  (780 256)  routing T_15_16.lft_op_1 <X> T_15_16.lc_trk_g0_1
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 257)  (796 257)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.input_2_0
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g0_6
 (14 4)  (776 260)  (776 260)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (15 4)  (777 260)  (777 260)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g1_1
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (15 5)  (777 261)  (777 261)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 263)  (796 263)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.input_2_3
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (18 9)  (780 265)  (780 265)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (6 10)  (768 266)  (768 266)  routing T_15_16.sp4_v_b_3 <X> T_15_16.sp4_v_t_43
 (21 10)  (783 266)  (783 266)  routing T_15_16.bnl_op_7 <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (5 11)  (767 267)  (767 267)  routing T_15_16.sp4_v_b_3 <X> T_15_16.sp4_v_t_43
 (21 11)  (783 267)  (783 267)  routing T_15_16.bnl_op_7 <X> T_15_16.lc_trk_g2_7
 (25 12)  (787 268)  (787 268)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g3_7
 (25 14)  (787 270)  (787 270)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (40 14)  (802 270)  (802 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (18 15)  (780 271)  (780 271)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (21 15)  (783 271)  (783 271)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g3_7
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (15 0)  (889 256)  (889 256)  routing T_17_16.sp4_v_b_17 <X> T_17_16.lc_trk_g0_1
 (16 0)  (890 256)  (890 256)  routing T_17_16.sp4_v_b_17 <X> T_17_16.lc_trk_g0_1
 (17 0)  (891 256)  (891 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (31 10)  (905 266)  (905 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (42 10)  (916 266)  (916 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (48 10)  (922 266)  (922 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (924 266)  (924 266)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp12_v_b_11 <X> T_17_16.lc_trk_g3_3
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp12_v_b_23 <X> T_17_16.lc_trk_g3_7
 (25 14)  (899 270)  (899 270)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp12_v_b_23 <X> T_17_16.lc_trk_g3_7
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 271)  (897 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6


LogicTile_18_16

 (3 6)  (931 262)  (931 262)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_v_t_23
 (3 7)  (931 263)  (931 263)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_v_t_23


LogicTile_20_16

 (3 2)  (1039 258)  (1039 258)  routing T_20_16.sp12_v_t_23 <X> T_20_16.sp12_h_l_23
 (3 4)  (1039 260)  (1039 260)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_h_r_0
 (3 5)  (1039 261)  (1039 261)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_h_r_0


LogicTile_23_16

 (6 4)  (1204 260)  (1204 260)  routing T_23_16.sp4_v_t_37 <X> T_23_16.sp4_v_b_3
 (5 5)  (1203 261)  (1203 261)  routing T_23_16.sp4_v_t_37 <X> T_23_16.sp4_v_b_3


LogicTile_24_16

 (8 8)  (1260 264)  (1260 264)  routing T_24_16.sp4_v_b_1 <X> T_24_16.sp4_h_r_7
 (9 8)  (1261 264)  (1261 264)  routing T_24_16.sp4_v_b_1 <X> T_24_16.sp4_h_r_7
 (10 8)  (1262 264)  (1262 264)  routing T_24_16.sp4_v_b_1 <X> T_24_16.sp4_h_r_7
 (3 11)  (1255 267)  (1255 267)  routing T_24_16.sp12_v_b_1 <X> T_24_16.sp12_h_l_22


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 256)  (1328 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 256)  (1329 256)  routing T_25_16.sp12_h_r_11 <X> T_25_16.lc_trk_g0_3
 (25 0)  (1331 256)  (1331 256)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 257)  (1329 257)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (24 1)  (1330 257)  (1330 257)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (25 1)  (1331 257)  (1331 257)  routing T_25_16.sp4_h_l_7 <X> T_25_16.lc_trk_g0_2
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (16 6)  (1322 262)  (1322 262)  routing T_25_16.sp4_v_b_13 <X> T_25_16.lc_trk_g1_5
 (17 6)  (1323 262)  (1323 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 262)  (1324 262)  routing T_25_16.sp4_v_b_13 <X> T_25_16.lc_trk_g1_5
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (1324 263)  (1324 263)  routing T_25_16.sp4_v_b_13 <X> T_25_16.lc_trk_g1_5
 (11 8)  (1317 264)  (1317 264)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_v_b_8
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (38 8)  (1344 264)  (1344 264)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (12 9)  (1318 265)  (1318 265)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_v_b_8
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g0_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (4 10)  (1310 266)  (1310 266)  routing T_25_16.sp4_v_b_6 <X> T_25_16.sp4_v_t_43
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE


LogicTile_30_16

 (3 2)  (1567 258)  (1567 258)  routing T_30_16.sp12_h_r_0 <X> T_30_16.sp12_h_l_23
 (3 3)  (1567 259)  (1567 259)  routing T_30_16.sp12_h_r_0 <X> T_30_16.sp12_h_l_23
 (3 6)  (1567 262)  (1567 262)  routing T_30_16.sp12_h_r_0 <X> T_30_16.sp12_v_t_23
 (3 7)  (1567 263)  (1567 263)  routing T_30_16.sp12_h_r_0 <X> T_30_16.sp12_v_t_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (16 9)  (1742 265)  (1742 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_7_15

 (22 1)  (364 241)  (364 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (365 241)  (365 241)  routing T_7_15.sp12_h_r_10 <X> T_7_15.lc_trk_g0_2
 (4 2)  (346 242)  (346 242)  routing T_7_15.sp4_h_r_0 <X> T_7_15.sp4_v_t_37
 (25 2)  (367 242)  (367 242)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g0_6
 (5 3)  (347 243)  (347 243)  routing T_7_15.sp4_h_r_0 <X> T_7_15.sp4_v_t_37
 (14 3)  (356 243)  (356 243)  routing T_7_15.sp4_r_v_b_28 <X> T_7_15.lc_trk_g0_4
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (364 243)  (364 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (366 243)  (366 243)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g0_6
 (25 3)  (367 243)  (367 243)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g0_6
 (11 4)  (353 244)  (353 244)  routing T_7_15.sp4_h_r_0 <X> T_7_15.sp4_v_b_5
 (25 4)  (367 244)  (367 244)  routing T_7_15.sp4_v_b_10 <X> T_7_15.lc_trk_g1_2
 (26 4)  (368 244)  (368 244)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 244)  (369 244)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 244)  (371 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 244)  (376 244)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 244)  (378 244)  LC_2 Logic Functioning bit
 (38 4)  (380 244)  (380 244)  LC_2 Logic Functioning bit
 (41 4)  (383 244)  (383 244)  LC_2 Logic Functioning bit
 (43 4)  (385 244)  (385 244)  LC_2 Logic Functioning bit
 (16 5)  (358 245)  (358 245)  routing T_7_15.sp12_h_r_8 <X> T_7_15.lc_trk_g1_0
 (17 5)  (359 245)  (359 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (364 245)  (364 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (365 245)  (365 245)  routing T_7_15.sp4_v_b_10 <X> T_7_15.lc_trk_g1_2
 (25 5)  (367 245)  (367 245)  routing T_7_15.sp4_v_b_10 <X> T_7_15.lc_trk_g1_2
 (26 5)  (368 245)  (368 245)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 245)  (370 245)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 245)  (371 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 245)  (372 245)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (379 245)  (379 245)  LC_2 Logic Functioning bit
 (39 5)  (381 245)  (381 245)  LC_2 Logic Functioning bit
 (41 5)  (383 245)  (383 245)  LC_2 Logic Functioning bit
 (43 5)  (385 245)  (385 245)  LC_2 Logic Functioning bit
 (14 6)  (356 246)  (356 246)  routing T_7_15.sp12_h_l_3 <X> T_7_15.lc_trk_g1_4
 (26 6)  (368 246)  (368 246)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 246)  (369 246)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 246)  (370 246)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 246)  (371 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 246)  (372 246)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (384 246)  (384 246)  LC_3 Logic Functioning bit
 (50 6)  (392 246)  (392 246)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (393 246)  (393 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (356 247)  (356 247)  routing T_7_15.sp12_h_l_3 <X> T_7_15.lc_trk_g1_4
 (15 7)  (357 247)  (357 247)  routing T_7_15.sp12_h_l_3 <X> T_7_15.lc_trk_g1_4
 (17 7)  (359 247)  (359 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (368 247)  (368 247)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 247)  (370 247)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 247)  (371 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 247)  (373 247)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 247)  (378 247)  LC_3 Logic Functioning bit
 (38 7)  (380 247)  (380 247)  LC_3 Logic Functioning bit
 (43 7)  (385 247)  (385 247)  LC_3 Logic Functioning bit
 (26 8)  (368 248)  (368 248)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 248)  (369 248)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 248)  (371 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 248)  (372 248)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 248)  (373 248)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 248)  (375 248)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 248)  (376 248)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (37 8)  (379 248)  (379 248)  LC_4 Logic Functioning bit
 (38 8)  (380 248)  (380 248)  LC_4 Logic Functioning bit
 (39 8)  (381 248)  (381 248)  LC_4 Logic Functioning bit
 (41 8)  (383 248)  (383 248)  LC_4 Logic Functioning bit
 (43 8)  (385 248)  (385 248)  LC_4 Logic Functioning bit
 (29 9)  (371 249)  (371 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 249)  (379 249)  LC_4 Logic Functioning bit
 (39 9)  (381 249)  (381 249)  LC_4 Logic Functioning bit
 (21 10)  (363 250)  (363 250)  routing T_7_15.sp4_v_t_18 <X> T_7_15.lc_trk_g2_7
 (22 10)  (364 250)  (364 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 250)  (365 250)  routing T_7_15.sp4_v_t_18 <X> T_7_15.lc_trk_g2_7
 (25 10)  (367 250)  (367 250)  routing T_7_15.sp4_h_r_38 <X> T_7_15.lc_trk_g2_6
 (31 10)  (373 250)  (373 250)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 250)  (374 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 250)  (378 250)  LC_5 Logic Functioning bit
 (37 10)  (379 250)  (379 250)  LC_5 Logic Functioning bit
 (41 10)  (383 250)  (383 250)  LC_5 Logic Functioning bit
 (43 10)  (385 250)  (385 250)  LC_5 Logic Functioning bit
 (50 10)  (392 250)  (392 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (364 251)  (364 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (365 251)  (365 251)  routing T_7_15.sp4_h_r_38 <X> T_7_15.lc_trk_g2_6
 (24 11)  (366 251)  (366 251)  routing T_7_15.sp4_h_r_38 <X> T_7_15.lc_trk_g2_6
 (26 11)  (368 251)  (368 251)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 251)  (369 251)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 251)  (370 251)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 251)  (371 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 251)  (373 251)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 251)  (378 251)  LC_5 Logic Functioning bit
 (37 11)  (379 251)  (379 251)  LC_5 Logic Functioning bit
 (40 11)  (382 251)  (382 251)  LC_5 Logic Functioning bit
 (42 11)  (384 251)  (384 251)  LC_5 Logic Functioning bit
 (25 12)  (367 252)  (367 252)  routing T_7_15.sp12_v_t_1 <X> T_7_15.lc_trk_g3_2
 (22 13)  (364 253)  (364 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (366 253)  (366 253)  routing T_7_15.sp12_v_t_1 <X> T_7_15.lc_trk_g3_2
 (25 13)  (367 253)  (367 253)  routing T_7_15.sp12_v_t_1 <X> T_7_15.lc_trk_g3_2
 (14 14)  (356 254)  (356 254)  routing T_7_15.rgt_op_4 <X> T_7_15.lc_trk_g3_4
 (15 14)  (357 254)  (357 254)  routing T_7_15.sp12_v_t_2 <X> T_7_15.lc_trk_g3_5
 (17 14)  (359 254)  (359 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (360 254)  (360 254)  routing T_7_15.sp12_v_t_2 <X> T_7_15.lc_trk_g3_5
 (8 15)  (350 255)  (350 255)  routing T_7_15.sp4_h_r_10 <X> T_7_15.sp4_v_t_47
 (9 15)  (351 255)  (351 255)  routing T_7_15.sp4_h_r_10 <X> T_7_15.sp4_v_t_47
 (15 15)  (357 255)  (357 255)  routing T_7_15.rgt_op_4 <X> T_7_15.lc_trk_g3_4
 (17 15)  (359 255)  (359 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (360 255)  (360 255)  routing T_7_15.sp12_v_t_2 <X> T_7_15.lc_trk_g3_5


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 242)  (396 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 243)  (410 243)  routing T_8_15.sp4_r_v_b_28 <X> T_8_15.lc_trk_g0_4
 (17 3)  (413 243)  (413 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (6 7)  (402 247)  (402 247)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_h_l_38
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (28 8)  (424 248)  (424 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 248)  (426 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (10 9)  (406 249)  (406 249)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_b_7
 (8 11)  (404 251)  (404 251)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_v_t_42
 (9 11)  (405 251)  (405 251)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_v_t_42
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (3 14)  (399 254)  (399 254)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_t_22
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g0_4 <X> T_8_15.wire_bram/ram/RE
 (3 15)  (399 255)  (399 255)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_t_22
 (17 15)  (413 255)  (413 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_9_15

 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (9 1)  (447 241)  (447 241)  routing T_9_15.sp4_v_t_40 <X> T_9_15.sp4_v_b_1
 (10 1)  (448 241)  (448 241)  routing T_9_15.sp4_v_t_40 <X> T_9_15.sp4_v_b_1
 (18 1)  (456 241)  (456 241)  routing T_9_15.sp4_r_v_b_34 <X> T_9_15.lc_trk_g0_1
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 241)  (461 241)  routing T_9_15.sp12_h_r_10 <X> T_9_15.lc_trk_g0_2
 (13 2)  (451 242)  (451 242)  routing T_9_15.sp4_h_r_2 <X> T_9_15.sp4_v_t_39
 (26 2)  (464 242)  (464 242)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 242)  (472 242)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (41 2)  (479 242)  (479 242)  LC_1 Logic Functioning bit
 (43 2)  (481 242)  (481 242)  LC_1 Logic Functioning bit
 (12 3)  (450 243)  (450 243)  routing T_9_15.sp4_h_r_2 <X> T_9_15.sp4_v_t_39
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (2 4)  (440 244)  (440 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (449 244)  (449 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (13 4)  (451 244)  (451 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (16 5)  (454 245)  (454 245)  routing T_9_15.sp12_h_r_8 <X> T_9_15.lc_trk_g1_0
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (3 6)  (441 246)  (441 246)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (25 6)  (463 246)  (463 246)  routing T_9_15.sp4_v_t_3 <X> T_9_15.lc_trk_g1_6
 (3 7)  (441 247)  (441 247)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (22 7)  (460 247)  (460 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 247)  (461 247)  routing T_9_15.sp4_v_t_3 <X> T_9_15.lc_trk_g1_6
 (25 7)  (463 247)  (463 247)  routing T_9_15.sp4_v_t_3 <X> T_9_15.lc_trk_g1_6
 (4 8)  (442 248)  (442 248)  routing T_9_15.sp4_v_t_43 <X> T_9_15.sp4_v_b_6
 (14 8)  (452 248)  (452 248)  routing T_9_15.sp4_v_b_24 <X> T_9_15.lc_trk_g2_0
 (16 9)  (454 249)  (454 249)  routing T_9_15.sp4_v_b_24 <X> T_9_15.lc_trk_g2_0
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 250)  (461 250)  routing T_9_15.sp4_v_b_47 <X> T_9_15.lc_trk_g2_7
 (24 10)  (462 250)  (462 250)  routing T_9_15.sp4_v_b_47 <X> T_9_15.lc_trk_g2_7
 (28 10)  (466 250)  (466 250)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 250)  (473 250)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.input_2_5
 (39 10)  (477 250)  (477 250)  LC_5 Logic Functioning bit
 (18 11)  (456 251)  (456 251)  routing T_9_15.sp4_r_v_b_37 <X> T_9_15.lc_trk_g2_5
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 251)  (470 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (472 251)  (472 251)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.input_2_5
 (35 11)  (473 251)  (473 251)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.input_2_5
 (51 11)  (489 251)  (489 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g3_1
 (28 12)  (466 252)  (466 252)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 252)  (468 252)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (38 12)  (476 252)  (476 252)  LC_6 Logic Functioning bit
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (464 253)  (464 253)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 253)  (468 253)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (37 13)  (475 253)  (475 253)  LC_6 Logic Functioning bit
 (38 13)  (476 253)  (476 253)  LC_6 Logic Functioning bit
 (39 13)  (477 253)  (477 253)  LC_6 Logic Functioning bit
 (41 13)  (479 253)  (479 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit
 (16 14)  (454 254)  (454 254)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 254)  (456 254)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (22 14)  (460 254)  (460 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 254)  (471 254)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 254)  (472 254)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (39 14)  (477 254)  (477 254)  LC_7 Logic Functioning bit
 (43 14)  (481 254)  (481 254)  LC_7 Logic Functioning bit
 (50 14)  (488 254)  (488 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (456 255)  (456 255)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (27 15)  (465 255)  (465 255)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit
 (38 15)  (476 255)  (476 255)  LC_7 Logic Functioning bit
 (42 15)  (480 255)  (480 255)  LC_7 Logic Functioning bit
 (46 15)  (484 255)  (484 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_15

 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 241)  (517 241)  routing T_10_15.sp4_r_v_b_33 <X> T_10_15.lc_trk_g0_2
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 242)  (515 242)  routing T_10_15.sp4_v_b_23 <X> T_10_15.lc_trk_g0_7
 (24 2)  (516 242)  (516 242)  routing T_10_15.sp4_v_b_23 <X> T_10_15.lc_trk_g0_7
 (4 6)  (496 246)  (496 246)  routing T_10_15.sp4_h_r_9 <X> T_10_15.sp4_v_t_38
 (6 6)  (498 246)  (498 246)  routing T_10_15.sp4_h_r_9 <X> T_10_15.sp4_v_t_38
 (13 6)  (505 246)  (505 246)  routing T_10_15.sp4_h_r_5 <X> T_10_15.sp4_v_t_40
 (5 7)  (497 247)  (497 247)  routing T_10_15.sp4_h_r_9 <X> T_10_15.sp4_v_t_38
 (12 7)  (504 247)  (504 247)  routing T_10_15.sp4_h_r_5 <X> T_10_15.sp4_v_t_40
 (14 9)  (506 249)  (506 249)  routing T_10_15.sp12_v_b_16 <X> T_10_15.lc_trk_g2_0
 (16 9)  (508 249)  (508 249)  routing T_10_15.sp12_v_b_16 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 250)  (527 250)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_5
 (46 10)  (538 250)  (538 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (518 251)  (518 251)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 251)  (519 251)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 251)  (522 251)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 251)  (524 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 251)  (527 251)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_5
 (42 11)  (534 251)  (534 251)  LC_5 Logic Functioning bit
 (10 13)  (502 253)  (502 253)  routing T_10_15.sp4_h_r_5 <X> T_10_15.sp4_v_b_10
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (13 14)  (505 254)  (505 254)  routing T_10_15.sp4_h_r_11 <X> T_10_15.sp4_v_t_46
 (19 14)  (511 254)  (511 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (12 15)  (504 255)  (504 255)  routing T_10_15.sp4_h_r_11 <X> T_10_15.sp4_v_t_46


LogicTile_11_15

 (13 2)  (559 242)  (559 242)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_v_t_39
 (6 3)  (552 243)  (552 243)  routing T_11_15.sp4_h_r_0 <X> T_11_15.sp4_h_l_37
 (12 3)  (558 243)  (558 243)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_v_t_39
 (4 10)  (550 250)  (550 250)  routing T_11_15.sp4_h_r_0 <X> T_11_15.sp4_v_t_43
 (6 10)  (552 250)  (552 250)  routing T_11_15.sp4_h_r_0 <X> T_11_15.sp4_v_t_43
 (5 11)  (551 251)  (551 251)  routing T_11_15.sp4_h_r_0 <X> T_11_15.sp4_v_t_43
 (8 14)  (554 254)  (554 254)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_h_l_47
 (10 14)  (556 254)  (556 254)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_h_l_47


LogicTile_12_15

 (4 6)  (604 246)  (604 246)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_38
 (5 7)  (605 247)  (605 247)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_38


LogicTile_13_15

 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (44 0)  (698 240)  (698 240)  LC_0 Logic Functioning bit
 (47 0)  (701 240)  (701 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (706 240)  (706 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp4_r_v_b_32 <X> T_13_15.lc_trk_g0_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (44 2)  (698 242)  (698 242)  LC_1 Logic Functioning bit
 (47 2)  (701 242)  (701 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 242)  (706 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (34 3)  (688 243)  (688 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (19 4)  (673 244)  (673 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (44 4)  (698 244)  (698 244)  LC_2 Logic Functioning bit
 (52 4)  (706 244)  (706 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (668 245)  (668 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (15 5)  (669 245)  (669 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 245)  (687 245)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.input_2_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (15 6)  (669 246)  (669 246)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (44 6)  (698 246)  (698 246)  LC_3 Logic Functioning bit
 (52 6)  (706 246)  (706 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (672 247)  (672 247)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (34 7)  (688 247)  (688 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (35 7)  (689 247)  (689 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g2_0
 (25 8)  (679 248)  (679 248)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (44 8)  (698 248)  (698 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (46 8)  (700 248)  (700 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (701 248)  (701 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (702 248)  (702 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (706 248)  (706 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (25 9)  (679 249)  (679 249)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (47 9)  (701 249)  (701 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (25 10)  (679 250)  (679 250)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g2_6
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (44 10)  (698 250)  (698 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (46 10)  (700 250)  (700 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (701 250)  (701 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (702 250)  (702 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_v_t_33 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_v_t_33 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g2_6
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (46 11)  (700 251)  (700 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (705 251)  (705 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g3_2
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_6
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (44 12)  (698 252)  (698 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (48 12)  (702 252)  (702 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (669 253)  (669 253)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 253)  (672 253)  routing T_13_15.sp4_r_v_b_41 <X> T_13_15.lc_trk_g3_1
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g3_2
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (47 13)  (701 253)  (701 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (668 254)  (668 254)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (48 14)  (702 254)  (702 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (668 255)  (668 255)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (16 15)  (670 255)  (670 255)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_r_v_b_47 <X> T_13_15.lc_trk_g3_7
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 255)  (677 255)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.sp4_v_b_46 <X> T_13_15.lc_trk_g3_6
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit
 (46 15)  (700 255)  (700 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (701 255)  (701 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_14_15

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_0
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g1_1
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (25 6)  (733 246)  (733 246)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g1_6
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (52 6)  (760 246)  (760 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (711 247)  (711 247)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (47 7)  (755 247)  (755 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (47 8)  (755 248)  (755 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (760 248)  (760 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (722 249)  (722 249)  routing T_14_15.sp4_r_v_b_32 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (53 9)  (761 249)  (761 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (716 250)  (716 250)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_h_l_42
 (9 10)  (717 250)  (717 250)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_h_l_42
 (10 10)  (718 250)  (718 250)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_h_l_42
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (47 10)  (755 250)  (755 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (759 250)  (759 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (760 250)  (760 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (15 12)  (723 252)  (723 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (47 12)  (755 252)  (755 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (760 252)  (760 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (53 13)  (761 253)  (761 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (21 14)  (729 254)  (729 254)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (733 254)  (733 254)  routing T_14_15.rgt_op_6 <X> T_14_15.lc_trk_g3_6
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (44 14)  (752 254)  (752 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (47 14)  (755 254)  (755 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (760 254)  (760 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 255)  (732 255)  routing T_14_15.rgt_op_6 <X> T_14_15.lc_trk_g3_6
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 255)  (748 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (53 15)  (761 255)  (761 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_15

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (19 3)  (781 243)  (781 243)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (5 7)  (767 247)  (767 247)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_v_t_38
 (12 10)  (774 250)  (774 250)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_l_45
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (11 11)  (773 251)  (773 251)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_l_45
 (13 11)  (775 251)  (775 251)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_l_45
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (40 12)  (802 252)  (802 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (3 13)  (819 253)  (819 253)  routing T_16_15.sp12_h_l_22 <X> T_16_15.sp12_h_r_1


LogicTile_17_15

 (6 6)  (880 246)  (880 246)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_t_38
 (3 7)  (877 247)  (877 247)  routing T_17_15.sp12_h_l_23 <X> T_17_15.sp12_v_t_23
 (8 7)  (882 247)  (882 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_41
 (9 7)  (883 247)  (883 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_41


LogicTile_19_15

 (3 10)  (985 250)  (985 250)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_h_l_22
 (3 11)  (985 251)  (985 251)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_h_l_22


LogicTile_21_15

 (9 6)  (1099 246)  (1099 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (10 6)  (1100 246)  (1100 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (2 8)  (1092 248)  (1092 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_15

 (3 15)  (1201 255)  (1201 255)  routing T_23_15.sp12_h_l_22 <X> T_23_15.sp12_v_t_22


LogicTile_24_15

 (16 0)  (1268 240)  (1268 240)  routing T_24_15.sp12_h_l_14 <X> T_24_15.lc_trk_g0_1
 (17 0)  (1269 240)  (1269 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (1278 240)  (1278 240)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 240)  (1279 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 240)  (1280 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 240)  (1282 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 240)  (1283 240)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 240)  (1285 240)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (18 1)  (1270 241)  (1270 241)  routing T_24_15.sp12_h_l_14 <X> T_24_15.lc_trk_g0_1
 (27 1)  (1279 241)  (1279 241)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 241)  (1280 241)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 241)  (1283 241)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 241)  (1284 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1285 241)  (1285 241)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_0
 (34 1)  (1286 241)  (1286 241)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_0
 (35 1)  (1287 241)  (1287 241)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_0
 (53 1)  (1305 241)  (1305 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (26 2)  (1278 242)  (1278 242)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 242)  (1279 242)  routing T_24_15.lc_trk_g1_1 <X> T_24_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 242)  (1281 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 242)  (1283 242)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 242)  (1284 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 242)  (1286 242)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 242)  (1288 242)  LC_1 Logic Functioning bit
 (37 2)  (1289 242)  (1289 242)  LC_1 Logic Functioning bit
 (38 2)  (1290 242)  (1290 242)  LC_1 Logic Functioning bit
 (39 2)  (1291 242)  (1291 242)  LC_1 Logic Functioning bit
 (41 2)  (1293 242)  (1293 242)  LC_1 Logic Functioning bit
 (43 2)  (1295 242)  (1295 242)  LC_1 Logic Functioning bit
 (47 2)  (1299 242)  (1299 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (1280 243)  (1280 243)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 243)  (1281 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (1289 243)  (1289 243)  LC_1 Logic Functioning bit
 (39 3)  (1291 243)  (1291 243)  LC_1 Logic Functioning bit
 (16 4)  (1268 244)  (1268 244)  routing T_24_15.sp12_h_l_14 <X> T_24_15.lc_trk_g1_1
 (17 4)  (1269 244)  (1269 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (1278 244)  (1278 244)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1281 244)  (1281 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 244)  (1286 244)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 244)  (1288 244)  LC_2 Logic Functioning bit
 (37 4)  (1289 244)  (1289 244)  LC_2 Logic Functioning bit
 (38 4)  (1290 244)  (1290 244)  LC_2 Logic Functioning bit
 (39 4)  (1291 244)  (1291 244)  LC_2 Logic Functioning bit
 (41 4)  (1293 244)  (1293 244)  LC_2 Logic Functioning bit
 (43 4)  (1295 244)  (1295 244)  LC_2 Logic Functioning bit
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (1270 245)  (1270 245)  routing T_24_15.sp12_h_l_14 <X> T_24_15.lc_trk_g1_1
 (28 5)  (1280 245)  (1280 245)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1289 245)  (1289 245)  LC_2 Logic Functioning bit
 (39 5)  (1291 245)  (1291 245)  LC_2 Logic Functioning bit
 (47 5)  (1299 245)  (1299 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (1269 246)  (1269 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1255 247)  (1255 247)  routing T_24_15.sp12_h_l_23 <X> T_24_15.sp12_v_t_23
 (3 9)  (1255 249)  (1255 249)  routing T_24_15.sp12_h_l_22 <X> T_24_15.sp12_v_b_1
 (14 10)  (1266 250)  (1266 250)  routing T_24_15.rgt_op_4 <X> T_24_15.lc_trk_g2_4
 (17 10)  (1269 250)  (1269 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1274 250)  (1274 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1275 250)  (1275 250)  routing T_24_15.sp4_v_b_47 <X> T_24_15.lc_trk_g2_7
 (24 10)  (1276 250)  (1276 250)  routing T_24_15.sp4_v_b_47 <X> T_24_15.lc_trk_g2_7
 (15 11)  (1267 251)  (1267 251)  routing T_24_15.rgt_op_4 <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (1270 251)  (1270 251)  routing T_24_15.sp4_r_v_b_37 <X> T_24_15.lc_trk_g2_5
 (22 12)  (1274 252)  (1274 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 252)  (1275 252)  routing T_24_15.sp12_v_b_11 <X> T_24_15.lc_trk_g3_3
 (26 12)  (1278 252)  (1278 252)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 252)  (1279 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 252)  (1280 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 252)  (1282 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 252)  (1283 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 252)  (1285 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (27 13)  (1279 253)  (1279 253)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 253)  (1280 253)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 253)  (1283 253)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 253)  (1284 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1285 253)  (1285 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_6
 (34 13)  (1286 253)  (1286 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_6
 (35 13)  (1287 253)  (1287 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.input_2_6
 (48 13)  (1300 253)  (1300 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (1305 253)  (1305 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (1267 254)  (1267 254)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5
 (16 14)  (1268 254)  (1268 254)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1270 254)  (1270 254)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5
 (5 15)  (1257 255)  (1257 255)  routing T_24_15.sp4_h_l_44 <X> T_24_15.sp4_v_t_44
 (16 15)  (1268 255)  (1268 255)  routing T_24_15.sp12_v_b_12 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (1270 255)  (1270 255)  routing T_24_15.sp4_h_r_45 <X> T_24_15.lc_trk_g3_5


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 242)  (1321 242)  routing T_25_15.sp4_v_t_8 <X> T_25_15.lc_trk_g0_5
 (16 2)  (1322 242)  (1322 242)  routing T_25_15.sp4_v_t_8 <X> T_25_15.lc_trk_g0_5
 (17 2)  (1323 242)  (1323 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (4 4)  (1310 244)  (1310 244)  routing T_25_15.sp4_v_t_38 <X> T_25_15.sp4_v_b_3
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 248)  (1336 248)  routing T_25_15.lc_trk_g0_5 <X> T_25_15.wire_bram/ram/WDATA_11
 (12 10)  (1318 250)  (1318 250)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_l_45
 (11 11)  (1317 251)  (1317 251)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_l_45
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 254)  (1322 254)  routing T_25_15.sp4_v_b_29 <X> T_25_15.lc_trk_g3_5
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 254)  (1324 254)  routing T_25_15.sp4_v_b_29 <X> T_25_15.lc_trk_g3_5
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (3 15)  (1309 255)  (1309 255)  routing T_25_15.sp12_h_l_22 <X> T_25_15.sp12_v_t_22


LogicTile_1_14

 (9 13)  (27 237)  (27 237)  routing T_1_14.sp4_v_t_39 <X> T_1_14.sp4_v_b_10
 (10 13)  (28 237)  (28 237)  routing T_1_14.sp4_v_t_39 <X> T_1_14.sp4_v_b_10


LogicTile_7_14

 (9 3)  (351 227)  (351 227)  routing T_7_14.sp4_v_b_5 <X> T_7_14.sp4_v_t_36
 (10 3)  (352 227)  (352 227)  routing T_7_14.sp4_v_b_5 <X> T_7_14.sp4_v_t_36
 (4 6)  (346 230)  (346 230)  routing T_7_14.sp4_v_b_7 <X> T_7_14.sp4_v_t_38
 (6 6)  (348 230)  (348 230)  routing T_7_14.sp4_v_b_7 <X> T_7_14.sp4_v_t_38


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 228)  (396 228)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.wire_bram/ram/WCLKE
 (1 4)  (397 228)  (397 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (396 229)  (396 229)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.wire_bram/ram/WCLKE
 (1 5)  (397 229)  (397 229)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.wire_bram/ram/WCLKE
 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (11 6)  (407 230)  (407 230)  routing T_8_14.sp4_v_b_2 <X> T_8_14.sp4_v_t_40
 (25 6)  (421 230)  (421 230)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (12 7)  (408 231)  (408 231)  routing T_8_14.sp4_v_b_2 <X> T_8_14.sp4_v_t_40
 (22 7)  (418 231)  (418 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (419 231)  (419 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (24 7)  (420 231)  (420 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (25 7)  (421 231)  (421 231)  routing T_8_14.sp4_h_r_22 <X> T_8_14.lc_trk_g1_6
 (27 8)  (423 232)  (423 232)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.wire_bram/ram/WDATA_3
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 232)  (426 232)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.wire_bram/ram/WDATA_3
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.wire_bram/ram/WDATA_3
 (14 11)  (410 235)  (410 235)  routing T_8_14.sp4_r_v_b_36 <X> T_8_14.lc_trk_g2_4
 (17 11)  (413 235)  (413 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (418 236)  (418 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE


LogicTile_11_14

 (12 14)  (558 238)  (558 238)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_h_l_46
 (11 15)  (557 239)  (557 239)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_h_l_46
 (13 15)  (559 239)  (559 239)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_h_l_46


LogicTile_23_14

 (11 4)  (1209 228)  (1209 228)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_v_b_5
 (12 5)  (1210 229)  (1210 229)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_v_b_5
 (19 10)  (1217 234)  (1217 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 224)  (1325 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (21 4)  (1327 228)  (1327 228)  routing T_25_14.sp4_v_b_11 <X> T_25_14.lc_trk_g1_3
 (22 4)  (1328 228)  (1328 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 228)  (1329 228)  routing T_25_14.sp4_v_b_11 <X> T_25_14.lc_trk_g1_3
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (21 5)  (1327 229)  (1327 229)  routing T_25_14.sp4_v_b_11 <X> T_25_14.lc_trk_g1_3
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 232)  (1336 232)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.wire_bram/ram/WDATA_3
 (17 10)  (1323 234)  (1323 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1324 235)  (1324 235)  routing T_25_14.sp4_r_v_b_37 <X> T_25_14.lc_trk_g2_5
 (11 12)  (1317 236)  (1317 236)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_v_b_11
 (12 13)  (1318 237)  (1318 237)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_v_b_11
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 238)  (1322 238)  routing T_25_14.sp4_v_b_37 <X> T_25_14.lc_trk_g3_5
 (17 14)  (1323 238)  (1323 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 238)  (1324 238)  routing T_25_14.sp4_v_b_37 <X> T_25_14.lc_trk_g3_5
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (18 15)  (1324 239)  (1324 239)  routing T_25_14.sp4_v_b_37 <X> T_25_14.lc_trk_g3_5


LogicTile_7_13

 (26 0)  (368 208)  (368 208)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 208)  (370 208)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 208)  (371 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 208)  (372 208)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 208)  (373 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 208)  (374 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 208)  (375 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 208)  (376 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 208)  (378 208)  LC_0 Logic Functioning bit
 (37 0)  (379 208)  (379 208)  LC_0 Logic Functioning bit
 (38 0)  (380 208)  (380 208)  LC_0 Logic Functioning bit
 (39 0)  (381 208)  (381 208)  LC_0 Logic Functioning bit
 (41 0)  (383 208)  (383 208)  LC_0 Logic Functioning bit
 (43 0)  (385 208)  (385 208)  LC_0 Logic Functioning bit
 (27 1)  (369 209)  (369 209)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 209)  (370 209)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 209)  (371 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (379 209)  (379 209)  LC_0 Logic Functioning bit
 (39 1)  (381 209)  (381 209)  LC_0 Logic Functioning bit
 (31 2)  (373 210)  (373 210)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 210)  (374 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 210)  (375 210)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 210)  (378 210)  LC_1 Logic Functioning bit
 (37 2)  (379 210)  (379 210)  LC_1 Logic Functioning bit
 (41 2)  (383 210)  (383 210)  LC_1 Logic Functioning bit
 (43 2)  (385 210)  (385 210)  LC_1 Logic Functioning bit
 (50 2)  (392 210)  (392 210)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (369 211)  (369 211)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 211)  (370 211)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 211)  (371 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 211)  (378 211)  LC_1 Logic Functioning bit
 (37 3)  (379 211)  (379 211)  LC_1 Logic Functioning bit
 (40 3)  (382 211)  (382 211)  LC_1 Logic Functioning bit
 (42 3)  (384 211)  (384 211)  LC_1 Logic Functioning bit
 (51 3)  (393 211)  (393 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 10)  (358 218)  (358 218)  routing T_7_13.sp4_v_t_16 <X> T_7_13.lc_trk_g2_5
 (17 10)  (359 218)  (359 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 218)  (360 218)  routing T_7_13.sp4_v_t_16 <X> T_7_13.lc_trk_g2_5
 (14 11)  (356 219)  (356 219)  routing T_7_13.sp4_h_l_17 <X> T_7_13.lc_trk_g2_4
 (15 11)  (357 219)  (357 219)  routing T_7_13.sp4_h_l_17 <X> T_7_13.lc_trk_g2_4
 (16 11)  (358 219)  (358 219)  routing T_7_13.sp4_h_l_17 <X> T_7_13.lc_trk_g2_4
 (17 11)  (359 219)  (359 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (16 13)  (358 221)  (358 221)  routing T_7_13.sp12_v_b_8 <X> T_7_13.lc_trk_g3_0
 (17 13)  (359 221)  (359 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (17 14)  (359 222)  (359 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (357 223)  (357 223)  routing T_7_13.tnr_op_4 <X> T_7_13.lc_trk_g3_4
 (17 15)  (359 223)  (359 223)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (360 223)  (360 223)  routing T_7_13.sp4_r_v_b_45 <X> T_7_13.lc_trk_g3_5


RAM_Tile_8_13

 (22 0)  (418 208)  (418 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 208)  (419 208)  routing T_8_13.sp12_h_l_16 <X> T_8_13.lc_trk_g0_3
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 209)  (417 209)  routing T_8_13.sp12_h_l_16 <X> T_8_13.lc_trk_g0_3
 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 2)  (415 210)  (415 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.wire_bram/ram/WDATA_11
 (14 10)  (410 218)  (410 218)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g2_4
 (15 11)  (411 219)  (411 219)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g2_4
 (16 11)  (412 219)  (412 219)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g2_4
 (17 11)  (413 219)  (413 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE


LogicTile_9_13

 (9 2)  (447 210)  (447 210)  routing T_9_13.sp4_v_b_1 <X> T_9_13.sp4_h_l_36
 (14 2)  (452 210)  (452 210)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (9 3)  (447 211)  (447 211)  routing T_9_13.sp4_v_b_1 <X> T_9_13.sp4_v_t_36
 (15 3)  (453 211)  (453 211)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (14 4)  (452 212)  (452 212)  routing T_9_13.sp4_h_r_8 <X> T_9_13.lc_trk_g1_0
 (15 5)  (453 213)  (453 213)  routing T_9_13.sp4_h_r_8 <X> T_9_13.lc_trk_g1_0
 (16 5)  (454 213)  (454 213)  routing T_9_13.sp4_h_r_8 <X> T_9_13.lc_trk_g1_0
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (3 6)  (441 214)  (441 214)  routing T_9_13.sp12_h_r_0 <X> T_9_13.sp12_v_t_23
 (8 6)  (446 214)  (446 214)  routing T_9_13.sp4_h_r_8 <X> T_9_13.sp4_h_l_41
 (10 6)  (448 214)  (448 214)  routing T_9_13.sp4_h_r_8 <X> T_9_13.sp4_h_l_41
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 214)  (466 214)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 214)  (469 214)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (41 6)  (479 214)  (479 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (3 7)  (441 215)  (441 215)  routing T_9_13.sp12_h_r_0 <X> T_9_13.sp12_v_t_23
 (9 7)  (447 215)  (447 215)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_v_t_41
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 215)  (468 215)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (27 8)  (465 216)  (465 216)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 216)  (466 216)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 216)  (472 216)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (37 8)  (475 216)  (475 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (43 8)  (481 216)  (481 216)  LC_4 Logic Functioning bit
 (47 8)  (485 216)  (485 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (488 216)  (488 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 217)  (463 217)  routing T_9_13.sp4_r_v_b_34 <X> T_9_13.lc_trk_g2_2
 (30 9)  (468 217)  (468 217)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (41 9)  (479 217)  (479 217)  LC_4 Logic Functioning bit
 (43 9)  (481 217)  (481 217)  LC_4 Logic Functioning bit
 (16 10)  (454 218)  (454 218)  routing T_9_13.sp4_v_t_16 <X> T_9_13.lc_trk_g2_5
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (456 218)  (456 218)  routing T_9_13.sp4_v_t_16 <X> T_9_13.lc_trk_g2_5
 (25 12)  (463 220)  (463 220)  routing T_9_13.sp12_v_t_1 <X> T_9_13.lc_trk_g3_2
 (9 13)  (447 221)  (447 221)  routing T_9_13.sp4_v_t_39 <X> T_9_13.sp4_v_b_10
 (10 13)  (448 221)  (448 221)  routing T_9_13.sp4_v_t_39 <X> T_9_13.sp4_v_b_10
 (22 13)  (460 221)  (460 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (462 221)  (462 221)  routing T_9_13.sp12_v_t_1 <X> T_9_13.lc_trk_g3_2
 (25 13)  (463 221)  (463 221)  routing T_9_13.sp12_v_t_1 <X> T_9_13.lc_trk_g3_2


LogicTile_11_13

 (3 0)  (549 208)  (549 208)  routing T_11_13.sp12_v_t_23 <X> T_11_13.sp12_v_b_0
 (3 2)  (549 210)  (549 210)  routing T_11_13.sp12_v_t_23 <X> T_11_13.sp12_h_l_23
 (8 11)  (554 219)  (554 219)  routing T_11_13.sp4_h_r_7 <X> T_11_13.sp4_v_t_42
 (9 11)  (555 219)  (555 219)  routing T_11_13.sp4_h_r_7 <X> T_11_13.sp4_v_t_42


LogicTile_12_13

 (2 4)  (602 212)  (602 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_13

 (12 10)  (666 218)  (666 218)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_45
 (11 11)  (665 219)  (665 219)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_45
 (13 11)  (667 219)  (667 219)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_45


LogicTile_17_13

 (6 10)  (880 218)  (880 218)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_v_t_43
 (5 11)  (879 219)  (879 219)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_v_t_43


LogicTile_18_13

 (3 2)  (931 210)  (931 210)  routing T_18_13.sp12_h_r_0 <X> T_18_13.sp12_h_l_23
 (3 3)  (931 211)  (931 211)  routing T_18_13.sp12_h_r_0 <X> T_18_13.sp12_h_l_23


LogicTile_24_13

 (26 4)  (1278 212)  (1278 212)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 212)  (1280 212)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 212)  (1281 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 212)  (1282 212)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 212)  (1283 212)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 212)  (1284 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 212)  (1285 212)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 212)  (1286 212)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 212)  (1288 212)  LC_2 Logic Functioning bit
 (38 4)  (1290 212)  (1290 212)  LC_2 Logic Functioning bit
 (47 4)  (1299 212)  (1299 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (1279 213)  (1279 213)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 213)  (1280 213)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 213)  (1281 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 213)  (1288 213)  LC_2 Logic Functioning bit
 (37 5)  (1289 213)  (1289 213)  LC_2 Logic Functioning bit
 (38 5)  (1290 213)  (1290 213)  LC_2 Logic Functioning bit
 (39 5)  (1291 213)  (1291 213)  LC_2 Logic Functioning bit
 (41 5)  (1293 213)  (1293 213)  LC_2 Logic Functioning bit
 (43 5)  (1295 213)  (1295 213)  LC_2 Logic Functioning bit
 (26 6)  (1278 214)  (1278 214)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 214)  (1279 214)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 214)  (1280 214)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 214)  (1282 214)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 214)  (1283 214)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 214)  (1285 214)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (38 6)  (1290 214)  (1290 214)  LC_3 Logic Functioning bit
 (51 6)  (1303 214)  (1303 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (1269 215)  (1269 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (1279 215)  (1279 215)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (1288 215)  (1288 215)  LC_3 Logic Functioning bit
 (37 7)  (1289 215)  (1289 215)  LC_3 Logic Functioning bit
 (38 7)  (1290 215)  (1290 215)  LC_3 Logic Functioning bit
 (39 7)  (1291 215)  (1291 215)  LC_3 Logic Functioning bit
 (40 7)  (1292 215)  (1292 215)  LC_3 Logic Functioning bit
 (42 7)  (1294 215)  (1294 215)  LC_3 Logic Functioning bit
 (14 10)  (1266 218)  (1266 218)  routing T_24_13.rgt_op_4 <X> T_24_13.lc_trk_g2_4
 (17 10)  (1269 218)  (1269 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (1267 219)  (1267 219)  routing T_24_13.rgt_op_4 <X> T_24_13.lc_trk_g2_4
 (17 11)  (1269 219)  (1269 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (15 14)  (1267 222)  (1267 222)  routing T_24_13.sp12_v_t_2 <X> T_24_13.lc_trk_g3_5
 (17 14)  (1269 222)  (1269 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1270 222)  (1270 222)  routing T_24_13.sp12_v_t_2 <X> T_24_13.lc_trk_g3_5
 (15 15)  (1267 223)  (1267 223)  routing T_24_13.tnr_op_4 <X> T_24_13.lc_trk_g3_4
 (17 15)  (1269 223)  (1269 223)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1270 223)  (1270 223)  routing T_24_13.sp12_v_t_2 <X> T_24_13.lc_trk_g3_5


RAM_Tile_25_13

 (19 0)  (1325 208)  (1325 208)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (13 1)  (1319 209)  (1319 209)  routing T_25_13.sp4_v_t_44 <X> T_25_13.sp4_h_r_2
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 210)  (1310 210)  routing T_25_13.sp4_v_b_0 <X> T_25_13.sp4_v_t_37
 (13 6)  (1319 214)  (1319 214)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_40
 (16 6)  (1322 214)  (1322 214)  routing T_25_13.sp4_v_b_5 <X> T_25_13.lc_trk_g1_5
 (17 6)  (1323 214)  (1323 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 214)  (1324 214)  routing T_25_13.sp4_v_b_5 <X> T_25_13.lc_trk_g1_5
 (21 8)  (1327 216)  (1327 216)  routing T_25_13.sp4_v_b_27 <X> T_25_13.lc_trk_g2_3
 (22 8)  (1328 216)  (1328 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 216)  (1329 216)  routing T_25_13.sp4_v_b_27 <X> T_25_13.lc_trk_g2_3
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (10 9)  (1316 217)  (1316 217)  routing T_25_13.sp4_h_r_2 <X> T_25_13.sp4_v_b_7
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE


LogicTile_26_13

 (6 4)  (1354 212)  (1354 212)  routing T_26_13.sp4_v_t_37 <X> T_26_13.sp4_v_b_3
 (5 5)  (1353 213)  (1353 213)  routing T_26_13.sp4_v_t_37 <X> T_26_13.sp4_v_b_3


LogicTile_7_12

 (8 7)  (350 199)  (350 199)  routing T_7_12.sp4_v_b_1 <X> T_7_12.sp4_v_t_41
 (10 7)  (352 199)  (352 199)  routing T_7_12.sp4_v_b_1 <X> T_7_12.sp4_v_t_41


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 196)  (396 196)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_bram/ram/WCLKE
 (1 4)  (397 196)  (397 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 197)  (397 197)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_bram/ram/WCLKE
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_bram/ram/WDATA_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (22 9)  (418 201)  (418 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 201)  (419 201)  routing T_8_12.sp4_v_t_31 <X> T_8_12.lc_trk_g2_2
 (24 9)  (420 201)  (420 201)  routing T_8_12.sp4_v_t_31 <X> T_8_12.lc_trk_g2_2
 (17 11)  (413 203)  (413 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (16 13)  (412 205)  (412 205)  routing T_8_12.sp12_v_t_7 <X> T_8_12.lc_trk_g3_0
 (17 13)  (413 205)  (413 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (11 4)  (449 196)  (449 196)  routing T_9_12.sp4_v_t_44 <X> T_9_12.sp4_v_b_5
 (13 4)  (451 196)  (451 196)  routing T_9_12.sp4_v_t_44 <X> T_9_12.sp4_v_b_5


LogicTile_10_12

 (8 11)  (500 203)  (500 203)  routing T_10_12.sp4_h_r_7 <X> T_10_12.sp4_v_t_42
 (9 11)  (501 203)  (501 203)  routing T_10_12.sp4_h_r_7 <X> T_10_12.sp4_v_t_42


LogicTile_11_12

 (2 4)  (548 196)  (548 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_17_12

 (3 2)  (877 194)  (877 194)  routing T_17_12.sp12_h_r_0 <X> T_17_12.sp12_h_l_23
 (3 3)  (877 195)  (877 195)  routing T_17_12.sp12_h_r_0 <X> T_17_12.sp12_h_l_23


LogicTile_23_12

 (5 4)  (1203 196)  (1203 196)  routing T_23_12.sp4_v_t_38 <X> T_23_12.sp4_h_r_3


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (19 4)  (1325 196)  (1325 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (9 5)  (1315 197)  (1315 197)  routing T_25_12.sp4_v_t_45 <X> T_25_12.sp4_v_b_4
 (10 5)  (1316 197)  (1316 197)  routing T_25_12.sp4_v_t_45 <X> T_25_12.sp4_v_b_4
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (16 6)  (1322 198)  (1322 198)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (17 6)  (1323 198)  (1323 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 198)  (1324 198)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (1324 199)  (1324 199)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (22 8)  (1328 200)  (1328 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 200)  (1329 200)  routing T_25_12.sp4_h_r_27 <X> T_25_12.lc_trk_g2_3
 (24 8)  (1330 200)  (1330 200)  routing T_25_12.sp4_h_r_27 <X> T_25_12.lc_trk_g2_3
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 201)  (1327 201)  routing T_25_12.sp4_h_r_27 <X> T_25_12.lc_trk_g2_3
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (38 9)  (1344 201)  (1344 201)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (6 10)  (1312 202)  (1312 202)  routing T_25_12.sp4_v_b_3 <X> T_25_12.sp4_v_t_43
 (5 11)  (1311 203)  (1311 203)  routing T_25_12.sp4_v_b_3 <X> T_25_12.sp4_v_t_43
 (21 12)  (1327 204)  (1327 204)  routing T_25_12.sp4_v_t_22 <X> T_25_12.lc_trk_g3_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 204)  (1329 204)  routing T_25_12.sp4_v_t_22 <X> T_25_12.lc_trk_g3_3
 (21 13)  (1327 205)  (1327 205)  routing T_25_12.sp4_v_t_22 <X> T_25_12.lc_trk_g3_3
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE


LogicTile_7_11

 (21 2)  (363 178)  (363 178)  routing T_7_11.sp4_h_l_10 <X> T_7_11.lc_trk_g0_7
 (22 2)  (364 178)  (364 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (365 178)  (365 178)  routing T_7_11.sp4_h_l_10 <X> T_7_11.lc_trk_g0_7
 (24 2)  (366 178)  (366 178)  routing T_7_11.sp4_h_l_10 <X> T_7_11.lc_trk_g0_7
 (21 3)  (363 179)  (363 179)  routing T_7_11.sp4_h_l_10 <X> T_7_11.lc_trk_g0_7
 (17 6)  (359 182)  (359 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (360 183)  (360 183)  routing T_7_11.sp4_r_v_b_29 <X> T_7_11.lc_trk_g1_5
 (11 8)  (353 184)  (353 184)  routing T_7_11.sp4_v_t_40 <X> T_7_11.sp4_v_b_8
 (26 8)  (368 184)  (368 184)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 184)  (371 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 184)  (372 184)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 184)  (373 184)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 184)  (374 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 184)  (375 184)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 184)  (376 184)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 184)  (378 184)  LC_4 Logic Functioning bit
 (38 8)  (380 184)  (380 184)  LC_4 Logic Functioning bit
 (51 8)  (393 184)  (393 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (354 185)  (354 185)  routing T_7_11.sp4_v_t_40 <X> T_7_11.sp4_v_b_8
 (27 9)  (369 185)  (369 185)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 185)  (371 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 185)  (372 185)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 185)  (378 185)  LC_4 Logic Functioning bit
 (37 9)  (379 185)  (379 185)  LC_4 Logic Functioning bit
 (38 9)  (380 185)  (380 185)  LC_4 Logic Functioning bit
 (39 9)  (381 185)  (381 185)  LC_4 Logic Functioning bit
 (40 9)  (382 185)  (382 185)  LC_4 Logic Functioning bit
 (42 9)  (384 185)  (384 185)  LC_4 Logic Functioning bit
 (14 10)  (356 186)  (356 186)  routing T_7_11.rgt_op_4 <X> T_7_11.lc_trk_g2_4
 (26 10)  (368 186)  (368 186)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 186)  (370 186)  routing T_7_11.lc_trk_g2_4 <X> T_7_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 186)  (371 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 186)  (372 186)  routing T_7_11.lc_trk_g2_4 <X> T_7_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 186)  (373 186)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 186)  (374 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 186)  (375 186)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 186)  (376 186)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 186)  (378 186)  LC_5 Logic Functioning bit
 (37 10)  (379 186)  (379 186)  LC_5 Logic Functioning bit
 (38 10)  (380 186)  (380 186)  LC_5 Logic Functioning bit
 (39 10)  (381 186)  (381 186)  LC_5 Logic Functioning bit
 (41 10)  (383 186)  (383 186)  LC_5 Logic Functioning bit
 (43 10)  (385 186)  (385 186)  LC_5 Logic Functioning bit
 (51 10)  (393 186)  (393 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (357 187)  (357 187)  routing T_7_11.rgt_op_4 <X> T_7_11.lc_trk_g2_4
 (17 11)  (359 187)  (359 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (368 187)  (368 187)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 187)  (371 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 187)  (378 187)  LC_5 Logic Functioning bit
 (38 11)  (380 187)  (380 187)  LC_5 Logic Functioning bit
 (17 14)  (359 190)  (359 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (15 15)  (357 191)  (357 191)  routing T_7_11.tnr_op_4 <X> T_7_11.lc_trk_g3_4
 (17 15)  (359 191)  (359 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


RAM_Tile_8_11

 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 179)  (410 179)  routing T_8_11.sp4_r_v_b_28 <X> T_8_11.lc_trk_g0_4
 (17 3)  (413 179)  (413 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (10 5)  (406 181)  (406 181)  routing T_8_11.sp4_h_r_11 <X> T_8_11.sp4_v_b_4
 (22 8)  (418 184)  (418 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (419 184)  (419 184)  routing T_8_11.sp12_v_b_19 <X> T_8_11.lc_trk_g2_3
 (28 8)  (424 184)  (424 184)  routing T_8_11.lc_trk_g2_3 <X> T_8_11.wire_bram/ram/WDATA_11
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (9 9)  (405 185)  (405 185)  routing T_8_11.sp4_v_t_42 <X> T_8_11.sp4_v_b_7
 (21 9)  (417 185)  (417 185)  routing T_8_11.sp12_v_b_19 <X> T_8_11.lc_trk_g2_3
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g2_3 <X> T_8_11.wire_bram/ram/WDATA_11
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (2 12)  (440 188)  (440 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (442 188)  (442 188)  routing T_9_11.sp4_v_t_36 <X> T_9_11.sp4_v_b_9
 (6 12)  (444 188)  (444 188)  routing T_9_11.sp4_v_t_36 <X> T_9_11.sp4_v_b_9


LogicTile_10_11

 (8 14)  (500 190)  (500 190)  routing T_10_11.sp4_v_t_47 <X> T_10_11.sp4_h_l_47
 (9 14)  (501 190)  (501 190)  routing T_10_11.sp4_v_t_47 <X> T_10_11.sp4_h_l_47


LogicTile_11_11

 (3 2)  (549 178)  (549 178)  routing T_11_11.sp12_v_t_23 <X> T_11_11.sp12_h_l_23


LogicTile_17_11

 (3 6)  (877 182)  (877 182)  routing T_17_11.sp12_h_r_0 <X> T_17_11.sp12_v_t_23
 (3 7)  (877 183)  (877 183)  routing T_17_11.sp12_h_r_0 <X> T_17_11.sp12_v_t_23


LogicTile_23_11

 (4 5)  (1202 181)  (1202 181)  routing T_23_11.sp4_v_t_47 <X> T_23_11.sp4_h_r_3


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (1319 182)  (1319 182)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_40
 (6 8)  (1312 184)  (1312 184)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_v_b_6
 (22 8)  (1328 184)  (1328 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (1329 184)  (1329 184)  routing T_25_11.sp4_h_l_14 <X> T_25_11.lc_trk_g2_3
 (24 8)  (1330 184)  (1330 184)  routing T_25_11.sp4_h_l_14 <X> T_25_11.lc_trk_g2_3
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (5 9)  (1311 185)  (1311 185)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_v_b_6
 (21 9)  (1327 185)  (1327 185)  routing T_25_11.sp4_h_l_14 <X> T_25_11.lc_trk_g2_3
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.wire_bram/ram/WDATA_11
 (38 9)  (1344 185)  (1344 185)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp4_v_b_29 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 190)  (1324 190)  routing T_25_11.sp4_v_b_29 <X> T_25_11.lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE


LogicTile_1_10

 (8 1)  (26 161)  (26 161)  routing T_1_10.sp4_v_t_47 <X> T_1_10.sp4_v_b_1
 (10 1)  (28 161)  (28 161)  routing T_1_10.sp4_v_t_47 <X> T_1_10.sp4_v_b_1


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 161)  (418 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (419 161)  (419 161)  routing T_8_10.sp4_v_t_7 <X> T_8_10.lc_trk_g0_2
 (24 1)  (420 161)  (420 161)  routing T_8_10.sp4_v_t_7 <X> T_8_10.lc_trk_g0_2
 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (397 164)  (397 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 165)  (397 165)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.wire_bram/ram/WCLKE
 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 168)  (423 168)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_bram/ram/WDATA_3
 (28 8)  (424 168)  (424 168)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_bram/ram/WDATA_3
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_bram/ram/WDATA_3
 (14 11)  (410 171)  (410 171)  routing T_8_10.sp4_r_v_b_36 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (17 15)  (413 175)  (413 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_10

 (19 10)  (565 170)  (565 170)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_10

 (3 6)  (877 166)  (877 166)  routing T_17_10.sp12_h_r_0 <X> T_17_10.sp12_v_t_23
 (3 7)  (877 167)  (877 167)  routing T_17_10.sp12_h_r_0 <X> T_17_10.sp12_v_t_23


LogicTile_23_10

 (11 8)  (1209 168)  (1209 168)  routing T_23_10.sp4_v_t_40 <X> T_23_10.sp4_v_b_8
 (12 9)  (1210 169)  (1210 169)  routing T_23_10.sp4_v_t_40 <X> T_23_10.sp4_v_b_8


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (21 8)  (1327 168)  (1327 168)  routing T_25_10.sp4_v_t_14 <X> T_25_10.lc_trk_g2_3
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1329 168)  (1329 168)  routing T_25_10.sp4_v_t_14 <X> T_25_10.lc_trk_g2_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (24 9)  (1330 169)  (1330 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (38 9)  (1344 169)  (1344 169)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 174)  (1324 174)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (26 4)  (368 148)  (368 148)  routing T_7_9.lc_trk_g1_5 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 148)  (369 148)  routing T_7_9.lc_trk_g3_0 <X> T_7_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 148)  (370 148)  routing T_7_9.lc_trk_g3_0 <X> T_7_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 148)  (371 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 148)  (373 148)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 148)  (374 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 148)  (375 148)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 148)  (376 148)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 148)  (378 148)  LC_2 Logic Functioning bit
 (38 4)  (380 148)  (380 148)  LC_2 Logic Functioning bit
 (27 5)  (369 149)  (369 149)  routing T_7_9.lc_trk_g1_5 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 149)  (371 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 149)  (378 149)  LC_2 Logic Functioning bit
 (37 5)  (379 149)  (379 149)  LC_2 Logic Functioning bit
 (38 5)  (380 149)  (380 149)  LC_2 Logic Functioning bit
 (39 5)  (381 149)  (381 149)  LC_2 Logic Functioning bit
 (40 5)  (382 149)  (382 149)  LC_2 Logic Functioning bit
 (42 5)  (384 149)  (384 149)  LC_2 Logic Functioning bit
 (51 5)  (393 149)  (393 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (359 150)  (359 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (360 151)  (360 151)  routing T_7_9.sp4_r_v_b_29 <X> T_7_9.lc_trk_g1_5
 (14 10)  (356 154)  (356 154)  routing T_7_9.rgt_op_4 <X> T_7_9.lc_trk_g2_4
 (15 11)  (357 155)  (357 155)  routing T_7_9.rgt_op_4 <X> T_7_9.lc_trk_g2_4
 (17 11)  (359 155)  (359 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (356 156)  (356 156)  routing T_7_9.sp4_v_t_21 <X> T_7_9.lc_trk_g3_0
 (14 13)  (356 157)  (356 157)  routing T_7_9.sp4_v_t_21 <X> T_7_9.lc_trk_g3_0
 (16 13)  (358 157)  (358 157)  routing T_7_9.sp4_v_t_21 <X> T_7_9.lc_trk_g3_0
 (17 13)  (359 157)  (359 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (17 14)  (359 158)  (359 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (369 158)  (369 158)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 158)  (370 158)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 158)  (371 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 158)  (372 158)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 158)  (373 158)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 158)  (374 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 158)  (375 158)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 158)  (378 158)  LC_7 Logic Functioning bit
 (38 14)  (380 158)  (380 158)  LC_7 Logic Functioning bit
 (52 14)  (394 158)  (394 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (357 159)  (357 159)  routing T_7_9.tnr_op_4 <X> T_7_9.lc_trk_g3_4
 (17 15)  (359 159)  (359 159)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (369 159)  (369 159)  routing T_7_9.lc_trk_g3_0 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 159)  (370 159)  routing T_7_9.lc_trk_g3_0 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 159)  (371 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 159)  (378 159)  LC_7 Logic Functioning bit
 (37 15)  (379 159)  (379 159)  LC_7 Logic Functioning bit
 (38 15)  (380 159)  (380 159)  LC_7 Logic Functioning bit
 (39 15)  (381 159)  (381 159)  LC_7 Logic Functioning bit
 (41 15)  (383 159)  (383 159)  LC_7 Logic Functioning bit
 (43 15)  (385 159)  (385 159)  LC_7 Logic Functioning bit


RAM_Tile_8_9

 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (409 150)  (409 150)  routing T_8_9.sp4_v_b_5 <X> T_8_9.sp4_v_t_40
 (27 8)  (423 152)  (423 152)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_bram/ram/WDATA_11
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (14 10)  (410 154)  (410 154)  routing T_8_9.sp4_h_r_44 <X> T_8_9.lc_trk_g2_4
 (14 11)  (410 155)  (410 155)  routing T_8_9.sp4_h_r_44 <X> T_8_9.lc_trk_g2_4
 (15 11)  (411 155)  (411 155)  routing T_8_9.sp4_h_r_44 <X> T_8_9.lc_trk_g2_4
 (16 11)  (412 155)  (412 155)  routing T_8_9.sp4_h_r_44 <X> T_8_9.lc_trk_g2_4
 (17 11)  (413 155)  (413 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 13)  (410 157)  (410 157)  routing T_8_9.sp4_r_v_b_40 <X> T_8_9.lc_trk_g3_0
 (17 13)  (413 157)  (413 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_9

 (9 3)  (447 147)  (447 147)  routing T_9_9.sp4_v_b_1 <X> T_9_9.sp4_v_t_36
 (9 7)  (447 151)  (447 151)  routing T_9_9.sp4_v_b_4 <X> T_9_9.sp4_v_t_41
 (4 8)  (442 152)  (442 152)  routing T_9_9.sp4_v_t_47 <X> T_9_9.sp4_v_b_6
 (6 8)  (444 152)  (444 152)  routing T_9_9.sp4_v_t_47 <X> T_9_9.sp4_v_b_6
 (4 15)  (442 159)  (442 159)  routing T_9_9.sp4_v_b_4 <X> T_9_9.sp4_h_l_44


LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (6 6)  (880 150)  (880 150)  routing T_17_9.sp4_v_b_0 <X> T_17_9.sp4_v_t_38
 (3 7)  (877 151)  (877 151)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (5 7)  (879 151)  (879 151)  routing T_17_9.sp4_v_b_0 <X> T_17_9.sp4_v_t_38


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 146)  (1310 146)  routing T_25_9.sp4_v_b_0 <X> T_25_9.sp4_v_t_37
 (14 2)  (1320 146)  (1320 146)  routing T_25_9.sp4_v_b_4 <X> T_25_9.lc_trk_g0_4
 (16 3)  (1322 147)  (1322 147)  routing T_25_9.sp4_v_b_4 <X> T_25_9.lc_trk_g0_4
 (17 3)  (1323 147)  (1323 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (12 7)  (1318 151)  (1318 151)  routing T_25_9.sp4_h_l_40 <X> T_25_9.sp4_v_t_40
 (13 7)  (1319 151)  (1319 151)  routing T_25_9.sp4_v_b_0 <X> T_25_9.sp4_h_l_40
 (15 8)  (1321 152)  (1321 152)  routing T_25_9.sp4_v_b_41 <X> T_25_9.lc_trk_g2_1
 (16 8)  (1322 152)  (1322 152)  routing T_25_9.sp4_v_b_41 <X> T_25_9.lc_trk_g2_1
 (17 8)  (1323 152)  (1323 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_1 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (9 9)  (1315 153)  (1315 153)  routing T_25_9.sp4_v_t_42 <X> T_25_9.sp4_v_b_7
 (38 9)  (1344 153)  (1344 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g0_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9

 (11 12)  (1359 156)  (1359 156)  routing T_26_9.sp4_v_t_38 <X> T_26_9.sp4_v_b_11
 (13 12)  (1361 156)  (1361 156)  routing T_26_9.sp4_v_t_38 <X> T_26_9.sp4_v_b_11


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (3 0)  (399 128)  (399 128)  routing T_8_8.sp12_v_t_23 <X> T_8_8.sp12_v_b_0
 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 132)  (396 132)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.wire_bram/ram/WCLKE
 (1 4)  (397 132)  (397 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (397 133)  (397 133)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.wire_bram/ram/WCLKE
 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (15 8)  (411 136)  (411 136)  routing T_8_8.sp4_v_b_41 <X> T_8_8.lc_trk_g2_1
 (16 8)  (412 136)  (412 136)  routing T_8_8.sp4_v_b_41 <X> T_8_8.lc_trk_g2_1
 (17 8)  (413 136)  (413 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g2_1 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (22 9)  (418 137)  (418 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 137)  (419 137)  routing T_8_8.sp4_v_t_31 <X> T_8_8.lc_trk_g2_2
 (24 9)  (420 137)  (420 137)  routing T_8_8.sp4_v_t_31 <X> T_8_8.lc_trk_g2_2
 (11 10)  (407 138)  (407 138)  routing T_8_8.sp4_v_b_5 <X> T_8_8.sp4_v_t_45
 (12 11)  (408 139)  (408 139)  routing T_8_8.sp4_v_b_5 <X> T_8_8.sp4_v_t_45
 (17 11)  (413 139)  (413 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 142)  (396 142)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (7 15)  (403 143)  (403 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_9_8

 (11 8)  (449 136)  (449 136)  routing T_9_8.sp4_v_t_40 <X> T_9_8.sp4_v_b_8
 (12 9)  (450 137)  (450 137)  routing T_9_8.sp4_v_t_40 <X> T_9_8.sp4_v_b_8


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (3 6)  (657 134)  (657 134)  routing T_13_8.sp12_h_r_0 <X> T_13_8.sp12_v_t_23
 (3 7)  (657 135)  (657 135)  routing T_13_8.sp12_h_r_0 <X> T_13_8.sp12_v_t_23


LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (19 0)  (893 128)  (893 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (8 12)  (1098 140)  (1098 140)  routing T_21_8.sp4_v_b_4 <X> T_21_8.sp4_h_r_10
 (9 12)  (1099 140)  (1099 140)  routing T_21_8.sp4_v_b_4 <X> T_21_8.sp4_h_r_10
 (10 12)  (1100 140)  (1100 140)  routing T_21_8.sp4_v_b_4 <X> T_21_8.sp4_h_r_10


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 129)  (1328 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 129)  (1329 129)  routing T_25_8.sp4_v_t_7 <X> T_25_8.lc_trk_g0_2
 (24 1)  (1330 129)  (1330 129)  routing T_25_8.sp4_v_t_7 <X> T_25_8.lc_trk_g0_2
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 130)  (1309 130)  routing T_25_8.sp12_h_r_0 <X> T_25_8.sp12_h_l_23
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (3 3)  (1309 131)  (1309 131)  routing T_25_8.sp12_h_r_0 <X> T_25_8.sp12_h_l_23
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g0_2 <X> T_25_8.wire_bram/ram/WCLKE
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (9 5)  (1315 133)  (1315 133)  routing T_25_8.sp4_v_t_41 <X> T_25_8.sp4_v_b_4
 (6 6)  (1312 134)  (1312 134)  routing T_25_8.sp4_h_l_47 <X> T_25_8.sp4_v_t_38
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (16 6)  (1322 134)  (1322 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (17 6)  (1323 134)  (1323 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 134)  (1324 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (1324 135)  (1324 135)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (37 8)  (1343 136)  (1343 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (22 15)  (1328 143)  (1328 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_7_7

 (22 0)  (364 112)  (364 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (363 113)  (363 113)  routing T_7_7.sp4_r_v_b_32 <X> T_7_7.lc_trk_g0_3
 (16 3)  (358 115)  (358 115)  routing T_7_7.sp12_h_r_12 <X> T_7_7.lc_trk_g0_4
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 4)  (368 116)  (368 116)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 116)  (371 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 116)  (373 116)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 116)  (374 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 116)  (375 116)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 116)  (376 116)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 116)  (378 116)  LC_2 Logic Functioning bit
 (38 4)  (380 116)  (380 116)  LC_2 Logic Functioning bit
 (52 4)  (394 116)  (394 116)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (371 117)  (371 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 117)  (372 117)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 117)  (378 117)  LC_2 Logic Functioning bit
 (37 5)  (379 117)  (379 117)  LC_2 Logic Functioning bit
 (38 5)  (380 117)  (380 117)  LC_2 Logic Functioning bit
 (39 5)  (381 117)  (381 117)  LC_2 Logic Functioning bit
 (41 5)  (383 117)  (383 117)  LC_2 Logic Functioning bit
 (43 5)  (385 117)  (385 117)  LC_2 Logic Functioning bit
 (15 15)  (357 127)  (357 127)  routing T_7_7.tnr_op_4 <X> T_7_7.lc_trk_g3_4
 (17 15)  (359 127)  (359 127)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 114)  (396 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (417 114)  (417 114)  routing T_8_7.sp4_h_r_23 <X> T_8_7.lc_trk_g0_7
 (22 2)  (418 114)  (418 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (419 114)  (419 114)  routing T_8_7.sp4_h_r_23 <X> T_8_7.lc_trk_g0_7
 (24 2)  (420 114)  (420 114)  routing T_8_7.sp4_h_r_23 <X> T_8_7.lc_trk_g0_7
 (14 3)  (410 115)  (410 115)  routing T_8_7.sp4_r_v_b_28 <X> T_8_7.lc_trk_g0_4
 (17 3)  (413 115)  (413 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (417 115)  (417 115)  routing T_8_7.sp4_h_r_23 <X> T_8_7.lc_trk_g0_7
 (9 5)  (405 117)  (405 117)  routing T_8_7.sp4_v_t_41 <X> T_8_7.sp4_v_b_4
 (13 6)  (409 118)  (409 118)  routing T_8_7.sp4_v_b_5 <X> T_8_7.sp4_v_t_40
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 120)  (426 120)  routing T_8_7.lc_trk_g0_7 <X> T_8_7.wire_bram/ram/WDATA_11
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g0_7 <X> T_8_7.wire_bram/ram/WDATA_11
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g0_4 <X> T_8_7.wire_bram/ram/RE


LogicTile_9_7

 (14 2)  (452 114)  (452 114)  routing T_9_7.lft_op_4 <X> T_9_7.lc_trk_g0_4
 (15 3)  (453 115)  (453 115)  routing T_9_7.lft_op_4 <X> T_9_7.lc_trk_g0_4
 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (11 4)  (449 116)  (449 116)  routing T_9_7.sp4_v_t_44 <X> T_9_7.sp4_v_b_5
 (13 4)  (451 116)  (451 116)  routing T_9_7.sp4_v_t_44 <X> T_9_7.sp4_v_b_5
 (14 5)  (452 117)  (452 117)  routing T_9_7.sp12_h_r_16 <X> T_9_7.lc_trk_g1_0
 (16 5)  (454 117)  (454 117)  routing T_9_7.sp12_h_r_16 <X> T_9_7.lc_trk_g1_0
 (17 5)  (455 117)  (455 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (16 6)  (454 118)  (454 118)  routing T_9_7.sp4_v_b_13 <X> T_9_7.lc_trk_g1_5
 (17 6)  (455 118)  (455 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 118)  (456 118)  routing T_9_7.sp4_v_b_13 <X> T_9_7.lc_trk_g1_5
 (18 7)  (456 119)  (456 119)  routing T_9_7.sp4_v_b_13 <X> T_9_7.lc_trk_g1_5
 (27 14)  (465 126)  (465 126)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 126)  (467 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 126)  (468 126)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 126)  (469 126)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 126)  (470 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 126)  (474 126)  LC_7 Logic Functioning bit
 (38 14)  (476 126)  (476 126)  LC_7 Logic Functioning bit
 (52 14)  (490 126)  (490 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (465 127)  (465 127)  routing T_9_7.lc_trk_g1_0 <X> T_9_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 127)  (467 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 127)  (474 127)  LC_7 Logic Functioning bit
 (37 15)  (475 127)  (475 127)  LC_7 Logic Functioning bit
 (38 15)  (476 127)  (476 127)  LC_7 Logic Functioning bit
 (39 15)  (477 127)  (477 127)  LC_7 Logic Functioning bit
 (41 15)  (479 127)  (479 127)  LC_7 Logic Functioning bit
 (43 15)  (481 127)  (481 127)  LC_7 Logic Functioning bit


LogicTile_11_7

 (8 14)  (554 126)  (554 126)  routing T_11_7.sp4_v_t_47 <X> T_11_7.sp4_h_l_47
 (9 14)  (555 126)  (555 126)  routing T_11_7.sp4_v_t_47 <X> T_11_7.sp4_h_l_47


LogicTile_13_7

 (3 2)  (657 114)  (657 114)  routing T_13_7.sp12_v_t_23 <X> T_13_7.sp12_h_l_23


LogicTile_17_7

 (3 6)  (877 118)  (877 118)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_v_t_23
 (3 7)  (877 119)  (877 119)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_v_t_23


RAM_Tile_25_7

 (21 0)  (1327 112)  (1327 112)  routing T_25_7.sp4_h_r_11 <X> T_25_7.lc_trk_g0_3
 (22 0)  (1328 112)  (1328 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1329 112)  (1329 112)  routing T_25_7.sp4_h_r_11 <X> T_25_7.lc_trk_g0_3
 (24 0)  (1330 112)  (1330 112)  routing T_25_7.sp4_h_r_11 <X> T_25_7.lc_trk_g0_3
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (1319 118)  (1319 118)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_40
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g0_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (38 9)  (1344 121)  (1344 121)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (12 13)  (1318 125)  (1318 125)  routing T_25_7.sp4_h_r_11 <X> T_25_7.sp4_v_b_11
 (13 13)  (1319 125)  (1319 125)  routing T_25_7.sp4_v_t_43 <X> T_25_7.sp4_h_r_11
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (4 4)  (13 100)  (13 100)  routing T_0_6.span4_horz_36 <X> T_0_6.lc_trk_g0_4
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_36 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_36 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (6 11)  (11 107)  (11 107)  routing T_0_6.span12_horz_10 <X> T_0_6.lc_trk_g1_2
 (7 11)  (10 107)  (10 107)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (6 14)  (11 110)  (11 110)  routing T_0_6.span12_horz_23 <X> T_0_6.lc_trk_g1_7
 (7 14)  (10 110)  (10 110)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_23 lc_trk_g1_7
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit
 (8 15)  (9 111)  (9 111)  routing T_0_6.span12_horz_23 <X> T_0_6.lc_trk_g1_7


LogicTile_1_6

 (3 2)  (21 98)  (21 98)  routing T_1_6.sp12_v_t_23 <X> T_1_6.sp12_h_l_23
 (8 2)  (26 98)  (26 98)  routing T_1_6.sp4_v_t_36 <X> T_1_6.sp4_h_l_36
 (9 2)  (27 98)  (27 98)  routing T_1_6.sp4_v_t_36 <X> T_1_6.sp4_h_l_36


LogicTile_7_6

 (3 10)  (345 106)  (345 106)  routing T_7_6.sp12_v_t_22 <X> T_7_6.sp12_h_l_22


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (1 2)  (397 98)  (397 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 100)  (396 100)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (1 4)  (397 100)  (397 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (396 101)  (396 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (1 5)  (397 101)  (397 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 104)  (423 104)  routing T_8_6.lc_trk_g3_4 <X> T_8_6.wire_bram/ram/WDATA_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g3_4 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 104)  (426 104)  routing T_8_6.lc_trk_g3_4 <X> T_8_6.wire_bram/ram/WDATA_3
 (39 8)  (435 104)  (435 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (11 10)  (407 106)  (407 106)  routing T_8_6.sp4_v_b_5 <X> T_8_6.sp4_v_t_45
 (12 11)  (408 107)  (408 107)  routing T_8_6.sp4_v_b_5 <X> T_8_6.sp4_v_t_45
 (14 11)  (410 107)  (410 107)  routing T_8_6.sp4_r_v_b_36 <X> T_8_6.lc_trk_g2_4
 (17 11)  (413 107)  (413 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (418 108)  (418 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (417 109)  (417 109)  routing T_8_6.sp4_r_v_b_43 <X> T_8_6.lc_trk_g3_3
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE
 (14 15)  (410 111)  (410 111)  routing T_8_6.sp12_v_t_19 <X> T_8_6.lc_trk_g3_4
 (16 15)  (412 111)  (412 111)  routing T_8_6.sp12_v_t_19 <X> T_8_6.lc_trk_g3_4
 (17 15)  (413 111)  (413 111)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_19 lc_trk_g3_4


LogicTile_16_6

 (3 12)  (819 108)  (819 108)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_h_r_1


LogicTile_17_6

 (3 6)  (877 102)  (877 102)  routing T_17_6.sp12_h_r_0 <X> T_17_6.sp12_v_t_23
 (3 7)  (877 103)  (877 103)  routing T_17_6.sp12_h_r_0 <X> T_17_6.sp12_v_t_23


LogicTile_22_6

 (3 6)  (1147 102)  (1147 102)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23
 (3 7)  (1147 103)  (1147 103)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23


LogicTile_23_6

 (10 0)  (1208 96)  (1208 96)  routing T_23_6.sp4_v_t_45 <X> T_23_6.sp4_h_r_1
 (8 4)  (1206 100)  (1206 100)  routing T_23_6.sp4_v_b_10 <X> T_23_6.sp4_h_r_4
 (9 4)  (1207 100)  (1207 100)  routing T_23_6.sp4_v_b_10 <X> T_23_6.sp4_h_r_4
 (10 4)  (1208 100)  (1208 100)  routing T_23_6.sp4_v_b_10 <X> T_23_6.sp4_h_r_4


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 100)  (1306 100)  routing T_25_6.lc_trk_g2_2 <X> T_25_6.wire_bram/ram/WCLKE
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g2_2 <X> T_25_6.wire_bram/ram/WCLKE
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (15 8)  (1321 104)  (1321 104)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g2_1
 (16 8)  (1322 104)  (1322 104)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g2_1
 (17 8)  (1323 104)  (1323 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_1 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (18 9)  (1324 105)  (1324 105)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g2_1
 (22 9)  (1328 105)  (1328 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 105)  (1329 105)  routing T_25_6.sp4_v_t_31 <X> T_25_6.lc_trk_g2_2
 (24 9)  (1330 105)  (1330 105)  routing T_25_6.sp4_v_t_31 <X> T_25_6.lc_trk_g2_2
 (38 9)  (1344 105)  (1344 105)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 11)  (1320 107)  (1320 107)  routing T_25_6.sp4_h_l_17 <X> T_25_6.lc_trk_g2_4
 (15 11)  (1321 107)  (1321 107)  routing T_25_6.sp4_h_l_17 <X> T_25_6.lc_trk_g2_4
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_h_l_17 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_26_6

 (8 13)  (1356 109)  (1356 109)  routing T_26_6.sp4_h_r_10 <X> T_26_6.sp4_v_b_10


LogicTile_27_6

 (2 14)  (1404 110)  (1404 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit


RAM_Tile_8_5

 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 82)  (396 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (1 2)  (397 82)  (397 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 6)  (411 86)  (411 86)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g1_5
 (16 6)  (412 86)  (412 86)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g1_5
 (17 6)  (413 86)  (413 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (414 86)  (414 86)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g1_5
 (18 7)  (414 87)  (414 87)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g1_5
 (28 8)  (424 88)  (424 88)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_bram/ram/WDATA_11
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 88)  (426 88)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_bram/ram/WDATA_11
 (39 8)  (435 88)  (435 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (426 89)  (426 89)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_bram/ram/WDATA_11
 (11 10)  (407 90)  (407 90)  routing T_8_5.sp4_v_b_5 <X> T_8_5.sp4_v_t_45
 (21 10)  (417 90)  (417 90)  routing T_8_5.sp12_v_t_4 <X> T_8_5.lc_trk_g2_7
 (22 10)  (418 90)  (418 90)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_4 lc_trk_g2_7
 (24 10)  (420 90)  (420 90)  routing T_8_5.sp12_v_t_4 <X> T_8_5.lc_trk_g2_7
 (12 11)  (408 91)  (408 91)  routing T_8_5.sp4_v_b_5 <X> T_8_5.sp4_v_t_45
 (21 11)  (417 91)  (417 91)  routing T_8_5.sp12_v_t_4 <X> T_8_5.lc_trk_g2_7
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE


LogicTile_9_5

 (8 1)  (446 81)  (446 81)  routing T_9_5.sp4_h_r_1 <X> T_9_5.sp4_v_b_1
 (8 3)  (446 83)  (446 83)  routing T_9_5.sp4_h_r_1 <X> T_9_5.sp4_v_t_36
 (9 3)  (447 83)  (447 83)  routing T_9_5.sp4_h_r_1 <X> T_9_5.sp4_v_t_36
 (8 5)  (446 85)  (446 85)  routing T_9_5.sp4_v_t_36 <X> T_9_5.sp4_v_b_4
 (10 5)  (448 85)  (448 85)  routing T_9_5.sp4_v_t_36 <X> T_9_5.sp4_v_b_4
 (8 7)  (446 87)  (446 87)  routing T_9_5.sp4_v_b_1 <X> T_9_5.sp4_v_t_41
 (10 7)  (448 87)  (448 87)  routing T_9_5.sp4_v_b_1 <X> T_9_5.sp4_v_t_41
 (4 8)  (442 88)  (442 88)  routing T_9_5.sp4_v_t_43 <X> T_9_5.sp4_v_b_6


LogicTile_11_5

 (3 4)  (549 84)  (549 84)  routing T_11_5.sp12_v_t_23 <X> T_11_5.sp12_h_r_0
 (11 11)  (557 91)  (557 91)  routing T_11_5.sp4_h_r_0 <X> T_11_5.sp4_h_l_45
 (13 11)  (559 91)  (559 91)  routing T_11_5.sp4_h_r_0 <X> T_11_5.sp4_h_l_45


LogicTile_13_5

 (9 2)  (663 82)  (663 82)  routing T_13_5.sp4_h_r_10 <X> T_13_5.sp4_h_l_36
 (10 2)  (664 82)  (664 82)  routing T_13_5.sp4_h_r_10 <X> T_13_5.sp4_h_l_36


LogicTile_15_5

 (6 3)  (768 83)  (768 83)  routing T_15_5.sp4_h_r_0 <X> T_15_5.sp4_h_l_37
 (3 14)  (765 94)  (765 94)  routing T_15_5.sp12_h_r_1 <X> T_15_5.sp12_v_t_22
 (3 15)  (765 95)  (765 95)  routing T_15_5.sp12_h_r_1 <X> T_15_5.sp12_v_t_22


LogicTile_16_5

 (19 12)  (835 92)  (835 92)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23
 (3 7)  (877 87)  (877 87)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23
 (9 14)  (883 94)  (883 94)  routing T_17_5.sp4_h_r_7 <X> T_17_5.sp4_h_l_47
 (10 14)  (884 94)  (884 94)  routing T_17_5.sp4_h_r_7 <X> T_17_5.sp4_h_l_47


LogicTile_21_5

 (8 10)  (1098 90)  (1098 90)  routing T_21_5.sp4_h_r_11 <X> T_21_5.sp4_h_l_42
 (10 10)  (1100 90)  (1100 90)  routing T_21_5.sp4_h_r_11 <X> T_21_5.sp4_h_l_42


LogicTile_22_5

 (36 6)  (1180 86)  (1180 86)  LC_3 Logic Functioning bit
 (37 6)  (1181 86)  (1181 86)  LC_3 Logic Functioning bit
 (38 6)  (1182 86)  (1182 86)  LC_3 Logic Functioning bit
 (39 6)  (1183 86)  (1183 86)  LC_3 Logic Functioning bit
 (40 6)  (1184 86)  (1184 86)  LC_3 Logic Functioning bit
 (41 6)  (1185 86)  (1185 86)  LC_3 Logic Functioning bit
 (42 6)  (1186 86)  (1186 86)  LC_3 Logic Functioning bit
 (43 6)  (1187 86)  (1187 86)  LC_3 Logic Functioning bit
 (46 6)  (1190 86)  (1190 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1191 86)  (1191 86)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (1197 86)  (1197 86)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (1180 87)  (1180 87)  LC_3 Logic Functioning bit
 (37 7)  (1181 87)  (1181 87)  LC_3 Logic Functioning bit
 (38 7)  (1182 87)  (1182 87)  LC_3 Logic Functioning bit
 (39 7)  (1183 87)  (1183 87)  LC_3 Logic Functioning bit
 (40 7)  (1184 87)  (1184 87)  LC_3 Logic Functioning bit
 (41 7)  (1185 87)  (1185 87)  LC_3 Logic Functioning bit
 (42 7)  (1186 87)  (1186 87)  LC_3 Logic Functioning bit
 (43 7)  (1187 87)  (1187 87)  LC_3 Logic Functioning bit


LogicTile_23_5

 (3 5)  (1201 85)  (1201 85)  routing T_23_5.sp12_h_l_23 <X> T_23_5.sp12_h_r_0


RAM_Tile_25_5

 (4 0)  (1310 80)  (1310 80)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_0
 (6 0)  (1312 80)  (1312 80)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_0
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 82)  (1310 82)  routing T_25_5.sp4_v_b_4 <X> T_25_5.sp4_v_t_37
 (6 2)  (1312 82)  (1312 82)  routing T_25_5.sp4_v_b_4 <X> T_25_5.sp4_v_t_37
 (9 5)  (1315 85)  (1315 85)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_4
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_v_t_23
 (14 6)  (1320 86)  (1320 86)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g1_4
 (16 6)  (1322 86)  (1322 86)  routing T_25_5.sp12_h_r_21 <X> T_25_5.lc_trk_g1_5
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (10 7)  (1316 87)  (1316 87)  routing T_25_5.sp4_h_l_46 <X> T_25_5.sp4_v_t_41
 (14 7)  (1320 87)  (1320 87)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g1_4
 (15 7)  (1321 87)  (1321 87)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g1_4
 (17 7)  (1323 87)  (1323 87)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (1324 87)  (1324 87)  routing T_25_5.sp12_h_r_21 <X> T_25_5.lc_trk_g1_5
 (27 8)  (1333 88)  (1333 88)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (38 9)  (1344 89)  (1344 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE


LogicTile_26_5

 (9 9)  (1357 89)  (1357 89)  routing T_26_5.sp4_v_t_46 <X> T_26_5.sp4_v_b_7
 (10 9)  (1358 89)  (1358 89)  routing T_26_5.sp4_v_t_46 <X> T_26_5.sp4_v_b_7


IO_Tile_0_4

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (1 2)  (397 66)  (397 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 68)  (396 68)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (1 4)  (397 68)  (397 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (396 69)  (396 69)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (1 5)  (397 69)  (397 69)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0
 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23
 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.wire_bram/ram/WDATA_3
 (28 8)  (424 72)  (424 72)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (435 72)  (435 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (17 11)  (413 75)  (413 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (418 76)  (418 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (410 77)  (410 77)  routing T_8_4.sp4_r_v_b_40 <X> T_8_4.lc_trk_g3_0
 (17 13)  (413 77)  (413 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (396 78)  (396 78)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE


LogicTile_9_4

 (4 2)  (442 66)  (442 66)  routing T_9_4.sp4_v_b_4 <X> T_9_4.sp4_v_t_37
 (6 2)  (444 66)  (444 66)  routing T_9_4.sp4_v_b_4 <X> T_9_4.sp4_v_t_37
 (11 12)  (449 76)  (449 76)  routing T_9_4.sp4_v_t_45 <X> T_9_4.sp4_v_b_11
 (12 13)  (450 77)  (450 77)  routing T_9_4.sp4_v_t_45 <X> T_9_4.sp4_v_b_11


LogicTile_18_4

 (2 12)  (930 76)  (930 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_4

 (3 5)  (1039 69)  (1039 69)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_h_r_0
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_v_t_23


LogicTile_21_4

 (10 7)  (1100 71)  (1100 71)  routing T_21_4.sp4_h_l_46 <X> T_21_4.sp4_v_t_41


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 64)  (1328 64)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 64)  (1329 64)  routing T_25_4.sp12_h_r_11 <X> T_25_4.lc_trk_g0_3
 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (9 5)  (1315 69)  (1315 69)  routing T_25_4.sp4_v_t_41 <X> T_25_4.sp4_v_b_4
 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (16 6)  (1322 70)  (1322 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (17 6)  (1323 70)  (1323 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 70)  (1324 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (1324 71)  (1324 71)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 72)  (1345 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (1328 73)  (1328 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 73)  (1331 73)  routing T_25_4.sp4_r_v_b_34 <X> T_25_4.lc_trk_g2_2
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g0_3 <X> T_25_4.wire_bram/ram/WDATA_3
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.wire_bram/ram/WE


RAM_Tile_8_3

 (4 0)  (400 48)  (400 48)  routing T_8_3.sp4_v_t_41 <X> T_8_3.sp4_v_b_0
 (6 0)  (402 48)  (402 48)  routing T_8_3.sp4_v_t_41 <X> T_8_3.sp4_v_b_0
 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 50)  (396 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (1 2)  (397 50)  (397 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 51)  (410 51)  routing T_8_3.sp4_r_v_b_28 <X> T_8_3.lc_trk_g0_4
 (17 3)  (413 51)  (413 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_bram/ram/WDATA_11
 (28 8)  (424 56)  (424 56)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_bram/ram/WDATA_11
 (39 8)  (435 56)  (435 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (426 57)  (426 57)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_bram/ram/WDATA_11
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g0_4 <X> T_8_3.wire_bram/ram/RE
 (22 15)  (418 63)  (418 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_25_3

 (15 0)  (1321 48)  (1321 48)  routing T_25_3.sp4_v_t_4 <X> T_25_3.lc_trk_g0_1
 (16 0)  (1322 48)  (1322 48)  routing T_25_3.sp4_v_t_4 <X> T_25_3.lc_trk_g0_1
 (17 0)  (1323 48)  (1323 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_t_4 lc_trk_g0_1
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 54)  (1309 54)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_v_t_23
 (3 7)  (1309 55)  (1309 55)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_v_t_23
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (37 8)  (1343 56)  (1343 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (14 10)  (1320 58)  (1320 58)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (16 11)  (1322 59)  (1322 59)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (17 11)  (1323 59)  (1323 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (13 12)  (1319 60)  (1319 60)  routing T_25_3.sp4_v_t_46 <X> T_25_3.sp4_v_b_11
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_bram/ram/WCLK
 (1 2)  (397 34)  (397 34)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (412 34)  (412 34)  routing T_8_2.sp4_v_b_13 <X> T_8_2.lc_trk_g0_5
 (17 2)  (413 34)  (413 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (414 34)  (414 34)  routing T_8_2.sp4_v_b_13 <X> T_8_2.lc_trk_g0_5
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 35)  (414 35)  routing T_8_2.sp4_v_b_13 <X> T_8_2.lc_trk_g0_5
 (0 4)  (396 36)  (396 36)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (1 4)  (397 36)  (397 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (396 37)  (396 37)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (1 5)  (397 37)  (397 37)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_bram/ram/WDATA_3
 (39 8)  (435 40)  (435 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 11)  (410 43)  (410 43)  routing T_8_2.sp4_r_v_b_36 <X> T_8_2.lc_trk_g2_4
 (17 11)  (413 43)  (413 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (418 44)  (418 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (417 45)  (417 45)  routing T_8_2.sp4_r_v_b_43 <X> T_8_2.lc_trk_g3_3
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 36)  (1306 36)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.wire_bram/ram/WCLKE
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (3 6)  (1309 38)  (1309 38)  routing T_25_2.sp12_h_r_0 <X> T_25_2.sp12_v_t_23
 (3 7)  (1309 39)  (1309 39)  routing T_25_2.sp12_h_r_0 <X> T_25_2.sp12_v_t_23
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.wire_bram/ram/WDATA_3
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (37 8)  (1343 40)  (1343 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (1328 41)  (1328 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.wire_bram/ram/WDATA_3
 (22 13)  (1328 45)  (1328 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1331 45)  (1331 45)  routing T_25_2.sp4_r_v_b_42 <X> T_25_2.lc_trk_g3_2
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 46)  (1324 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (18 15)  (1324 47)  (1324 47)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5


LogicTile_26_2

 (9 13)  (1357 45)  (1357 45)  routing T_26_2.sp4_v_t_47 <X> T_26_2.sp4_v_b_10


RAM_Tile_8_1

 (22 0)  (418 16)  (418 16)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 16)  (419 16)  routing T_8_1.sp12_h_l_16 <X> T_8_1.lc_trk_g0_3
 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 17)  (417 17)  routing T_8_1.sp12_h_l_16 <X> T_8_1.lc_trk_g0_3
 (0 2)  (396 18)  (396 18)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_bram/ram/RCLK
 (1 2)  (397 18)  (397 18)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_bram/ram/RCLK
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (41 8)  (437 24)  (437 24)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 25)  (426 25)  routing T_8_1.lc_trk_g0_3 <X> T_8_1.wire_bram/ram/WDATA_11
 (14 10)  (410 26)  (410 26)  routing T_8_1.sp4_h_r_36 <X> T_8_1.lc_trk_g2_4
 (15 11)  (411 27)  (411 27)  routing T_8_1.sp4_h_r_36 <X> T_8_1.lc_trk_g2_4
 (16 11)  (412 27)  (412 27)  routing T_8_1.sp4_h_r_36 <X> T_8_1.lc_trk_g2_4
 (17 11)  (413 27)  (413 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 30)  (396 30)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.wire_bram/ram/RE
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.wire_bram/ram/RE


LogicTile_9_1

 (8 2)  (446 18)  (446 18)  routing T_9_1.sp4_v_t_36 <X> T_9_1.sp4_h_l_36
 (9 2)  (447 18)  (447 18)  routing T_9_1.sp4_v_t_36 <X> T_9_1.sp4_h_l_36


LogicTile_11_1

 (3 2)  (549 18)  (549 18)  routing T_11_1.sp12_v_t_23 <X> T_11_1.sp12_h_l_23


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 5)  (1319 21)  (1319 21)  routing T_25_1.sp4_v_t_37 <X> T_25_1.sp4_h_r_5
 (15 6)  (1321 22)  (1321 22)  routing T_25_1.sp4_h_r_5 <X> T_25_1.lc_trk_g1_5
 (16 6)  (1322 22)  (1322 22)  routing T_25_1.sp4_h_r_5 <X> T_25_1.lc_trk_g1_5
 (17 6)  (1323 22)  (1323 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1324 23)  (1324 23)  routing T_25_1.sp4_h_r_5 <X> T_25_1.lc_trk_g1_5
 (21 8)  (1327 24)  (1327 24)  routing T_25_1.sp4_v_b_35 <X> T_25_1.lc_trk_g2_3
 (22 8)  (1328 24)  (1328 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 24)  (1329 24)  routing T_25_1.sp4_v_b_35 <X> T_25_1.lc_trk_g2_3
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (1327 25)  (1327 25)  routing T_25_1.sp4_v_b_35 <X> T_25_1.lc_trk_g2_3
 (30 9)  (1336 25)  (1336 25)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.wire_bram/ram/WDATA_11
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


