Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ca960a0462f142f79fd6ebf44e8582af --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_fc_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_fc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_fc_time_synth.sdf", for root module "tb_fc/u_fc_controller".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_fc_time_synth.sdf", for root module "tb_fc/u_fc_controller".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.bram_32x16_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.bram_32x16_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.bram_32x16_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.bram_32x16_blk_mem_gen_top
Compiling module xil_defaultlib.bram_32x16_blk_mem_gen_v8_4_3_sy...
Compiling module xil_defaultlib.bram_32x16_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.bram_32x16
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.fc_controller
Compiling module xil_defaultlib.tb_fc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_time_synth
