

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'
================================================================
* Date:           Tue Oct 26 13:19:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.424 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     2048|   102400| 20.480 us | 1.024 ms |  2048|  102400|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2047|   102399|  2 ~ 100 |          -|          -|  1024|    no    |
        | + ReuseLoop                      |       97|       97|         3|          1|          1|    96|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1612|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     55|    -|
|Memory           |        0|      -|      13|     20|    -|
|Multiplexer      |        -|      -|       -|   1686|    -|
|Register         |        -|      -|    1175|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1188|   3373|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+--------------------------+---------+-------+---+----+-----+
    |myproject_mux_325_14_1_1_U3  |myproject_mux_325_14_1_1  |        0|      0|  0|  55|    0|
    +-----------------------------+--------------------------+---------+-------+---+----+-----+
    |Total                        |                          |        0|      0|  0|  55|    0|
    +-----------------------------+--------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx7_U  |conv_2d_cl_array_array_ap_fixed_32u_config2_s_outidx7  |        0|  5|   8|    0|    96|    5|     1|          480|
    |w2_V_U     |conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V     |        0|  8|  12|    0|    96|    8|     1|          768|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                       |        0| 13|  20|    0|   192|   13|     2|         1248|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |r_V_2_fu_4626_p2            |     *    |      0|  0|  41|           8|           8|
    |acc_0_V_fu_4734_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln367_fu_7497_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln369_fu_7508_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_4550_p2         |     +    |      0|  0|  14|          10|           1|
    |in_index_fu_4642_p2         |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_4562_p2          |     +    |      0|  0|  15|           1|           7|
    |and_ln341_fu_4544_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6             |    and   |      0|  0|   2|           1|           1|
    |ap_condition_451            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op47    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op548   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_5632_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_11_fu_5717_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_12_fu_5802_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_13_fu_5887_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_14_fu_5972_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_15_fu_6057_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_16_fu_6142_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_17_fu_6227_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_18_fu_6312_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_19_fu_6397_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_1_fu_4867_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_20_fu_6482_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_21_fu_6567_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_22_fu_6652_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_23_fu_6737_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_24_fu_6822_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_25_fu_6907_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_26_fu_6992_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_27_fu_7077_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_28_fu_7162_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_29_fu_7247_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_2_fu_4952_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_30_fu_7332_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_31_fu_7417_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_3_fu_5037_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_4_fu_5122_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_5_fu_5207_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_6_fu_5292_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_7_fu_5377_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_8_fu_5462_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_9_fu_5547_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_fu_4782_p2      |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln341_fu_4520_p2       |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln362_fu_7492_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln389_fu_4568_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln406_fu_4648_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln785_10_fu_5674_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_11_fu_5759_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_12_fu_5844_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_13_fu_5929_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_14_fu_6014_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_15_fu_6099_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_16_fu_6184_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_17_fu_6269_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_18_fu_6354_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_19_fu_6439_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_1_fu_4909_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_20_fu_6524_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_21_fu_6609_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_22_fu_6694_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_23_fu_6779_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_24_fu_6864_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_25_fu_6949_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_26_fu_7034_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_27_fu_7119_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_28_fu_7204_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_29_fu_7289_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_2_fu_4994_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_30_fu_7374_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_31_fu_7459_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_3_fu_5079_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_4_fu_5164_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_5_fu_5249_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_6_fu_5334_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_7_fu_5419_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_8_fu_5504_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_9_fu_5589_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_fu_4824_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln78_fu_7533_p2        |   icmp   |      0|  0|  13|          10|           2|
    |icmp_ln7_1_fu_4604_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_4590_p2         |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_10_fu_5680_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_11_fu_5765_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_12_fu_5850_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_13_fu_5935_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_14_fu_6020_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_15_fu_6105_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_16_fu_6190_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_17_fu_6275_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_18_fu_6360_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_19_fu_6445_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_4915_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_20_fu_6530_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_21_fu_6615_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_22_fu_6700_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_23_fu_6785_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_24_fu_6870_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_25_fu_6955_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_26_fu_7040_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_27_fu_7125_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_28_fu_7210_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_29_fu_7295_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_5000_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_30_fu_7380_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_31_fu_7465_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_5085_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_5170_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_5255_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_5340_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_5425_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_5510_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_5595_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_4830_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln369_fu_7513_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln406_fu_4654_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln785_10_fu_5686_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_11_fu_5771_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_12_fu_5856_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_13_fu_5941_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_14_fu_6026_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_15_fu_6111_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_16_fu_6196_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_17_fu_6281_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_18_fu_6366_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_19_fu_6451_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_1_fu_4921_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_20_fu_6536_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_21_fu_6621_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_22_fu_6706_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_23_fu_6791_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_24_fu_6876_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_25_fu_6961_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_26_fu_7046_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_27_fu_7131_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_28_fu_7216_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_29_fu_7301_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_2_fu_5006_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_30_fu_7386_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_31_fu_7471_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_3_fu_5091_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_4_fu_5176_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_5_fu_5261_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_6_fu_5346_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_7_fu_5431_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_8_fu_5516_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_9_fu_5601_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_fu_4836_p3     |  select  |      0|  0|   7|           1|           2|
    |select_ln7_1_fu_4610_p3     |  select  |      0|  0|   8|           1|           8|
    |select_ln7_fu_4596_p3       |  select  |      0|  0|   8|           1|           8|
    |tmp_data_0_V_5_fu_4844_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_10_V_fu_5694_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_11_V_fu_5779_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_12_V_fu_5864_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_13_V_fu_5949_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_14_V_fu_6034_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_15_V_fu_6119_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_16_V_fu_6204_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_17_V_fu_6289_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_18_V_fu_6374_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_19_V_fu_6459_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_1_V_5_fu_4929_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_20_V_fu_6544_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_21_V_fu_6629_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_22_V_fu_6714_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_23_V_fu_6799_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_24_V_fu_6884_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_25_V_fu_6969_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_26_V_fu_7054_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_27_V_fu_7139_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_28_V_fu_7224_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_29_V_fu_7309_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_2_V_5_fu_5014_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_30_V_fu_7394_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_31_V_fu_7479_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_3_V_fu_5099_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_4_V_fu_5184_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_5_V_fu_5269_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_6_V_fu_5354_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_7_V_fu_5439_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_8_V_fu_5524_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_9_V_fu_5609_p3     |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln341_fu_4538_p2        |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1612|         738|         464|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  27|          5|    1|          5|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                        |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i82_phi_fu_853_p4  |   9|          2|   32|         64|
    |ap_phi_mux_p_Val2_47_phi_fu_4378_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_48_phi_fu_4276_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_49_phi_fu_4174_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_50_phi_fu_4072_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_51_phi_fu_3970_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_52_phi_fu_3868_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_53_phi_fu_3766_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_54_phi_fu_3664_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_55_phi_fu_3562_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_56_phi_fu_3460_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_57_phi_fu_3358_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_58_phi_fu_3256_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_59_phi_fu_3154_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_60_phi_fu_3052_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_61_phi_fu_2950_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_62_phi_fu_2848_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_63_phi_fu_2746_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_64_phi_fu_2644_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_65_phi_fu_2542_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_66_phi_fu_2440_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_67_phi_fu_2338_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_68_phi_fu_2236_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_69_phi_fu_2134_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_70_phi_fu_2032_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_71_phi_fu_1930_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_72_phi_fu_1828_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_73_phi_fu_1726_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_74_phi_fu_1624_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_75_phi_fu_1522_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_76_phi_fu_1420_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_77_phi_fu_1318_p64           |  15|          3|   14|         42|
    |ap_phi_mux_p_Val2_78_phi_fu_1216_p64           |  15|          3|   14|         42|
    |ap_phi_mux_storemerge_i_i_phi_fu_4479_p4       |  15|          3|   32|         96|
    |ap_phi_mux_w_index83_phi_fu_842_p4             |   9|          2|    7|         14|
    |data_V_data_0_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |data_V_data_1_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |data_V_data_2_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |in_index_0_i_i_i_i82_reg_849                   |   9|          2|   32|         64|
    |indvar_flatten84_reg_826                       |   9|          2|   10|         20|
    |pX_4                                           |   9|          2|   32|         64|
    |p_Val2_1179_reg_871                            |   9|          2|   14|         28|
    |p_Val2_1277_reg_882                            |   9|          2|   14|         28|
    |p_Val2_1375_reg_893                            |   9|          2|   14|         28|
    |p_Val2_1473_reg_904                            |   9|          2|   14|         28|
    |p_Val2_1571_reg_915                            |   9|          2|   14|         28|
    |p_Val2_1669_reg_926                            |   9|          2|   14|         28|
    |p_Val2_1767_reg_937                            |   9|          2|   14|         28|
    |p_Val2_1865_reg_948                            |   9|          2|   14|         28|
    |p_Val2_1963_reg_959                            |   9|          2|   14|         28|
    |p_Val2_2061_reg_970                            |   9|          2|   14|         28|
    |p_Val2_2159_reg_981                            |   9|          2|   14|         28|
    |p_Val2_2257_reg_992                            |   9|          2|   14|         28|
    |p_Val2_2355_reg_1003                           |   9|          2|   14|         28|
    |p_Val2_2453_reg_1014                           |   9|          2|   14|         28|
    |p_Val2_2551_reg_1025                           |   9|          2|   14|         28|
    |p_Val2_2649_reg_1036                           |   9|          2|   14|         28|
    |p_Val2_2747_reg_1047                           |   9|          2|   14|         28|
    |p_Val2_2845_reg_1058                           |   9|          2|   14|         28|
    |p_Val2_2943_reg_1069                           |   9|          2|   14|         28|
    |p_Val2_3041_reg_1080                           |   9|          2|   14|         28|
    |p_Val2_3139_reg_1091                           |   9|          2|   14|         28|
    |p_Val2_3237_reg_1102                           |   9|          2|   14|         28|
    |p_Val2_3335_reg_1113                           |   9|          2|   14|         28|
    |p_Val2_3433_reg_1124                           |   9|          2|   14|         28|
    |p_Val2_3531_reg_1135                           |   9|          2|   14|         28|
    |p_Val2_3629_reg_1146                           |   9|          2|   14|         28|
    |p_Val2_3727_reg_1157                           |   9|          2|   14|         28|
    |p_Val2_3825_reg_1168                           |   9|          2|   14|         28|
    |p_Val2_3923_reg_1179                           |   9|          2|   14|         28|
    |p_Val2_4021_reg_1190                           |   9|          2|   14|         28|
    |p_Val2_4119_reg_1201                           |   9|          2|   14|         28|
    |p_Val2_47_reg_4374                             |  15|          3|   14|         42|
    |p_Val2_48_reg_4272                             |  15|          3|   14|         42|
    |p_Val2_49_reg_4170                             |  15|          3|   14|         42|
    |p_Val2_50_reg_4068                             |  15|          3|   14|         42|
    |p_Val2_51_reg_3966                             |  15|          3|   14|         42|
    |p_Val2_52_reg_3864                             |  15|          3|   14|         42|
    |p_Val2_53_reg_3762                             |  15|          3|   14|         42|
    |p_Val2_54_reg_3660                             |  15|          3|   14|         42|
    |p_Val2_55_reg_3558                             |  15|          3|   14|         42|
    |p_Val2_56_reg_3456                             |  15|          3|   14|         42|
    |p_Val2_57_reg_3354                             |  15|          3|   14|         42|
    |p_Val2_58_reg_3252                             |  15|          3|   14|         42|
    |p_Val2_59_reg_3150                             |  15|          3|   14|         42|
    |p_Val2_60_reg_3048                             |  15|          3|   14|         42|
    |p_Val2_61_reg_2946                             |  15|          3|   14|         42|
    |p_Val2_62_reg_2844                             |  15|          3|   14|         42|
    |p_Val2_63_reg_2742                             |  15|          3|   14|         42|
    |p_Val2_64_reg_2640                             |  15|          3|   14|         42|
    |p_Val2_65_reg_2538                             |  15|          3|   14|         42|
    |p_Val2_66_reg_2436                             |  15|          3|   14|         42|
    |p_Val2_67_reg_2334                             |  15|          3|   14|         42|
    |p_Val2_68_reg_2232                             |  15|          3|   14|         42|
    |p_Val2_69_reg_2130                             |  15|          3|   14|         42|
    |p_Val2_70_reg_2028                             |  15|          3|   14|         42|
    |p_Val2_71_reg_1926                             |  15|          3|   14|         42|
    |p_Val2_72_reg_1824                             |  15|          3|   14|         42|
    |p_Val2_73_reg_1722                             |  15|          3|   14|         42|
    |p_Val2_74_reg_1620                             |  15|          3|   14|         42|
    |p_Val2_75_reg_1518                             |  15|          3|   14|         42|
    |p_Val2_76_reg_1416                             |  15|          3|   14|         42|
    |p_Val2_77_reg_1314                             |  15|          3|   14|         42|
    |p_Val2_78_reg_1212                             |  15|          3|   14|         42|
    |p_Val2_81_reg_860                              |   9|          2|   14|         28|
    |real_start                                     |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_16_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_17_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_18_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_19_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_20_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_21_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_22_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_23_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_24_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_25_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_26_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_27_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_28_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_29_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_30_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_31_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                           |   9|          2|    1|          2|
    |w_index83_reg_838                              |   9|          2|    7|         14|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |1686|        352| 1535|       4001|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln78_reg_7559                  |  10|   0|   10|          0|
    |and_ln341_reg_7555                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |icmp_ln341_reg_7544                |   1|   0|    1|          0|
    |icmp_ln389_reg_7579                |   1|   0|    1|          0|
    |icmp_ln389_reg_7579_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_index_0_i_i_i_i82_reg_849       |  32|   0|   32|          0|
    |indvar_flatten84_reg_826           |  10|   0|   10|          0|
    |kernel_data_V_0                    |   8|   0|    8|          0|
    |kernel_data_V_1239                 |   8|   0|    8|          0|
    |kernel_data_V_2240                 |   8|   0|    8|          0|
    |out_index_reg_7583                 |   5|   0|    5|          0|
    |pX_4                               |  32|   0|   32|          0|
    |pX_4_load_reg_7549                 |  32|   0|   32|          0|
    |p_Val2_1179_reg_871                |  14|   0|   14|          0|
    |p_Val2_1277_reg_882                |  14|   0|   14|          0|
    |p_Val2_1375_reg_893                |  14|   0|   14|          0|
    |p_Val2_1473_reg_904                |  14|   0|   14|          0|
    |p_Val2_1571_reg_915                |  14|   0|   14|          0|
    |p_Val2_1669_reg_926                |  14|   0|   14|          0|
    |p_Val2_1767_reg_937                |  14|   0|   14|          0|
    |p_Val2_1865_reg_948                |  14|   0|   14|          0|
    |p_Val2_1963_reg_959                |  14|   0|   14|          0|
    |p_Val2_2061_reg_970                |  14|   0|   14|          0|
    |p_Val2_2159_reg_981                |  14|   0|   14|          0|
    |p_Val2_2257_reg_992                |  14|   0|   14|          0|
    |p_Val2_2355_reg_1003               |  14|   0|   14|          0|
    |p_Val2_2453_reg_1014               |  14|   0|   14|          0|
    |p_Val2_2551_reg_1025               |  14|   0|   14|          0|
    |p_Val2_2649_reg_1036               |  14|   0|   14|          0|
    |p_Val2_2747_reg_1047               |  14|   0|   14|          0|
    |p_Val2_2845_reg_1058               |  14|   0|   14|          0|
    |p_Val2_2943_reg_1069               |  14|   0|   14|          0|
    |p_Val2_3041_reg_1080               |  14|   0|   14|          0|
    |p_Val2_3139_reg_1091               |  14|   0|   14|          0|
    |p_Val2_3237_reg_1102               |  14|   0|   14|          0|
    |p_Val2_3335_reg_1113               |  14|   0|   14|          0|
    |p_Val2_3433_reg_1124               |  14|   0|   14|          0|
    |p_Val2_3531_reg_1135               |  14|   0|   14|          0|
    |p_Val2_3629_reg_1146               |  14|   0|   14|          0|
    |p_Val2_3727_reg_1157               |  14|   0|   14|          0|
    |p_Val2_3825_reg_1168               |  14|   0|   14|          0|
    |p_Val2_3923_reg_1179               |  14|   0|   14|          0|
    |p_Val2_4021_reg_1190               |  14|   0|   14|          0|
    |p_Val2_4119_reg_1201               |  14|   0|   14|          0|
    |p_Val2_47_reg_4374                 |  14|   0|   14|          0|
    |p_Val2_48_reg_4272                 |  14|   0|   14|          0|
    |p_Val2_49_reg_4170                 |  14|   0|   14|          0|
    |p_Val2_50_reg_4068                 |  14|   0|   14|          0|
    |p_Val2_51_reg_3966                 |  14|   0|   14|          0|
    |p_Val2_52_reg_3864                 |  14|   0|   14|          0|
    |p_Val2_53_reg_3762                 |  14|   0|   14|          0|
    |p_Val2_54_reg_3660                 |  14|   0|   14|          0|
    |p_Val2_55_reg_3558                 |  14|   0|   14|          0|
    |p_Val2_56_reg_3456                 |  14|   0|   14|          0|
    |p_Val2_57_reg_3354                 |  14|   0|   14|          0|
    |p_Val2_58_reg_3252                 |  14|   0|   14|          0|
    |p_Val2_59_reg_3150                 |  14|   0|   14|          0|
    |p_Val2_60_reg_3048                 |  14|   0|   14|          0|
    |p_Val2_61_reg_2946                 |  14|   0|   14|          0|
    |p_Val2_62_reg_2844                 |  14|   0|   14|          0|
    |p_Val2_63_reg_2742                 |  14|   0|   14|          0|
    |p_Val2_64_reg_2640                 |  14|   0|   14|          0|
    |p_Val2_65_reg_2538                 |  14|   0|   14|          0|
    |p_Val2_66_reg_2436                 |  14|   0|   14|          0|
    |p_Val2_67_reg_2334                 |  14|   0|   14|          0|
    |p_Val2_68_reg_2232                 |  14|   0|   14|          0|
    |p_Val2_69_reg_2130                 |  14|   0|   14|          0|
    |p_Val2_70_reg_2028                 |  14|   0|   14|          0|
    |p_Val2_71_reg_1926                 |  14|   0|   14|          0|
    |p_Val2_72_reg_1824                 |  14|   0|   14|          0|
    |p_Val2_73_reg_1722                 |  14|   0|   14|          0|
    |p_Val2_74_reg_1620                 |  14|   0|   14|          0|
    |p_Val2_75_reg_1518                 |  14|   0|   14|          0|
    |p_Val2_76_reg_1416                 |  14|   0|   14|          0|
    |p_Val2_77_reg_1314                 |  14|   0|   14|          0|
    |p_Val2_78_reg_1212                 |  14|   0|   14|          0|
    |p_Val2_81_reg_860                  |  14|   0|   14|          0|
    |sX_4                               |  32|   0|   32|          0|
    |sX_4_load_reg_7539                 |  32|   0|   32|          0|
    |select_ln406_reg_7593              |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |trunc_ln708_1_reg_7588             |  11|   0|   11|          0|
    |w_index83_reg_838                  |   7|   0|    7|          0|
    |w_index_reg_7574                   |   7|   0|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1175|   0| 1175|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config2> | return value |
|data_V_data_0_V_TDATA   |  in |    8|    axis    |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_TVALID  |  in |    1|    axis    |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_TREADY  | out |    1|    axis    |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_TDATA   |  in |    8|    axis    |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_TVALID  |  in |    1|    axis    |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_TREADY  | out |    1|    axis    |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_TDATA   |  in |    8|    axis    |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_TVALID  |  in |    1|    axis    |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_TREADY  | out |    1|    axis    |                data_V_data_2_V                |    pointer   |
|res_V_data_0_V_din      | out |    8|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din      | out |    8|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din      | out |    8|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din      | out |    8|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din      | out |    8|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din      | out |    8|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din      | out |    8|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din      | out |    8|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din      | out |    8|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din      | out |    8|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din     | out |    8|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din     | out |    8|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din     | out |    8|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din     | out |    8|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din     | out |    8|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din     | out |    8|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_16_V_din     | out |    8|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_write   | out |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_17_V_din     | out |    8|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_write   | out |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_18_V_din     | out |    8|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_write   | out |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_19_V_din     | out |    8|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_write   | out |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_20_V_din     | out |    8|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_write   | out |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_21_V_din     | out |    8|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_write   | out |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_22_V_din     | out |    8|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_write   | out |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_23_V_din     | out |    8|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_write   | out |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_24_V_din     | out |    8|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_write   | out |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_25_V_din     | out |    8|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_write   | out |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_26_V_din     | out |    8|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_write   | out |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_27_V_din     | out |    8|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_write   | out |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_28_V_din     | out |    8|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_write   | out |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_29_V_din     | out |    8|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_write   | out |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_30_V_din     | out |    8|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_write   | out |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_31_V_din     | out |    8|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_write   | out |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

