<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: a64fx.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_6c2c5bdcc18a259193cde7c69e772aae.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">a64fx.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::arm::a64fx{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> a64fx : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        SW_INCR = 0x0000, <span class="comment">// This event counts on writes to the PMSWINC register.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        L1I_CACHE_REFILL = 0x0001, <span class="comment">// This event counts operations that cause a refill of at least the L1I cache.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        L1I_TLB_REFILL = 0x0002, <span class="comment">// This event counts operations that cause a TLB refill of at least the L1I TLB.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        L1D_CACHE_REFILL = 0x0003, <span class="comment">// This event counts operations that cause a refill of at least the L1D cache.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        L1D_CACHE = 0x0004, <span class="comment">// This event counts operations that cause a cache access to at least the L1D cache.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        L1D_TLB_REFILL = 0x0005, <span class="comment">// This event counts operations that cause a TLB refill of at least the L1D TLB.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        INST_RETIRED = 0x0008, <span class="comment">// This event counts every architecturally executed instruction.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        EXC_TAKEN = 0x0009, <span class="comment">// This event counts each exception taken.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        EXC_RETURN = 0x000a, <span class="comment">// This event counts each executed exception return instruction.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        CID_WRITE_RETIRED = 0x000b, <span class="comment">// This event counts every write to CONTEXTIDR.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BR_MIS_PRED = 0x0010, <span class="comment">// This event counts each correction to the predicted program flow that occurs because of a misprediction from</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        CPU_CYCLES = 0x0011, <span class="comment">// This event counts every cycle.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        BR_PRED = 0x0012, <span class="comment">// This event counts every branch or other change in the program flow that the branch prediction resources are capable of predicting.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        L1I_CACHE = 0x0014, <span class="comment">// This event counts operations that cause a cache access to at least the L1I cache.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        L1D_CACHE_WB = 0x0015, <span class="comment">// This event counts every write-back of data from the L1D cache.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        L2D_CACHE = 0x0016, <span class="comment">// This event counts operations that cause a cache access to at least the L2 cache.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        L2D_CACHE_REFILL = 0x0017, <span class="comment">// This event counts operations that cause a refill of at least the L2 cache.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        L2D_CACHE_WB = 0x0018, <span class="comment">// This event counts every write-back of data from the L2 cache.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        INST_SPEC = 0x001b, <span class="comment">// This event counts every architecturally executed instruction.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        STALL_FRONTEND = 0x0023, <span class="comment">// This event counts every cycle counted by the CPU_CYCLES event on that no operations are issued because there are no operations available to issue for this PE from the frontend.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        STALL_BACKEND = 0x0024, <span class="comment">// This event counts every cycle counted by the CPU_CYCLES event on that no operations are issued because the backend is unable to accept any operations.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        L2D_TLB_REFILL = 0x002d, <span class="comment">// This event counts operations that cause a TLB refill of at least the L2D TLB.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        L2I_TLB_REFILL = 0x002e, <span class="comment">// This event counts operations that cause a TLB refill of at least the L2I TLB.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        L2D_TLB = 0x002f, <span class="comment">// This event counts operations that cause a TLB access to at least the L2D TLB.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        L2I_TLB = 0x0030, <span class="comment">// This event counts operations that cause a TLB access to at least the L2I TLB.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        L1D_CACHE_REFILL_PRF = 0x0049, <span class="comment">// This event counts L1D_CACHE_REFILL caused by software or hardware prefetch.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        L2D_CACHE_REFILL_PRF = 0x0059, <span class="comment">// This event counts L2D_CACHE_REFILL caused by software or hardware prefetch.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        LDREX_SPEC = 0x006c, <span class="comment">// This event counts architecturally executed load-exclusive instructions.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        STREX_SPEC = 0x006f, <span class="comment">// This event counts architecturally executed store-exclusive instructions.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        LD_SPEC = 0x0070, <span class="comment">// This event counts architecturally executed memory-reading instructions</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        ST_SPEC = 0x0071, <span class="comment">// This event counts architecturally executed memory-writing instructions</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        LDST_SPEC = 0x0072, <span class="comment">// This event counts architecturally executed memory-reading instructions and memory-writing instructions</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        DP_SPEC = 0x0073, <span class="comment">// This event counts architecturally executed integer data-processing instructions.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        ASE_SPEC = 0x0074, <span class="comment">// This event counts architecturally executed Advanced SIMD data-processing instructions.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        VFP_SPEC = 0x0075, <span class="comment">// This event counts architecturally executed floating-point data-processing instructions.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        PC_WRITE_SPEC = 0x0076, <span class="comment">// This event counts only software changes of the PC that defined by the instruction architecturally executed</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        CRYPTO_SPEC = 0x0077, <span class="comment">// This event counts architecturally executed cryptographic instructions</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        BR_IMMED_SPEC = 0x0078, <span class="comment">// This event counts architecturally executed immediate branch instructions.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        BR_RETURN_SPEC = 0x0079, <span class="comment">// This event counts architecturally executed procedure return operations that defined by the BR_RETURN_RETIRED event.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        BR_INDIRECT_SPEC = 0x007a, <span class="comment">// This event counts architecturally executed indirect branch instructions that includes software change of the PC other than exception-generating instructions and immediate branch instructions.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        ISB_SPEC = 0x007c, <span class="comment">// This event counts architecturally executed Instruction Synchronization Barrier instructions.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        DSB_SPEC = 0x007d, <span class="comment">// This event counts architecturally executed Data Synchronization Barrier instructions.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        DMB_SPEC = 0x007e, <span class="comment">// This event counts architecturally executed Data Memory Barrier instructions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        EXC_UNDEF = 0x0081, <span class="comment">// This event counts only other synchronous exceptions that are taken locally.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        EXC_SVC = 0x0082, <span class="comment">// This event counts only Supervisor Call exceptions that are taken locally.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        EXC_PABORT = 0x0083, <span class="comment">// This event counts only Instruction Abort exceptions that are taken locally.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        EXC_DABORT = 0x0084, <span class="comment">// This event counts only Data Abort or SError interrupt exceptions that are taken locally.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        EXC_IRQ = 0x0086, <span class="comment">// This event counts only IRQ exceptions that are taken locally</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        EXC_FIQ = 0x0087, <span class="comment">// This event counts only FIQ exceptions that are taken locally</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        EXC_SMC = 0x0088, <span class="comment">// This event counts only Secure Monitor Call exceptions. The counter does not increment on SMC instructions trapped as a Hyp Trap exception.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        EXC_HVC = 0x008a, <span class="comment">// This event counts for both Hypervisor Call exceptions taken locally in the hypervisor and those taken as an exception from Non-secure EL1.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        DCZVA_SPEC = 0x009f, <span class="comment">// This event counts architecturally executed zero blocking operations due to the &#39;DC ZVA&#39; instruction.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        FP_MV_SPEC = 0x0105, <span class="comment">// This event counts architecturally executed floating-point move operations.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        PRD_SPEC = 0x0108, <span class="comment">// This event counts architecturally executed operations that using predicate register.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        IEL_SPEC = 0x0109, <span class="comment">// This event counts architecturally executed inter-element manipulation operations.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        IREG_SPEC = 0x010a, <span class="comment">// This event counts architecturally executed inter-register manipulation operations.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        FP_LD_SPEC = 0x0112, <span class="comment">// This event counts architecturally executed NOSIMD load operations that using SIMD and FP registers.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        FP_ST_SPEC = 0x0113, <span class="comment">// This event counts architecturally executed NOSIMD store operations that using SIMD and FP registers.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        BC_LD_SPEC = 0x011a, <span class="comment">// This event counts architecturally executed SIMD broadcast floating-point load operations.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        EFFECTIVE_INST_SPEC = 0x0121, <span class="comment">// This event counts architecturally executed instructions</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        PRE_INDEX_SPEC = 0x0123, <span class="comment">// This event counts architecturally executed operations that uses &#39;pre-index&#39; as its addressing mode.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        POST_INDEX_SPEC = 0x0124, <span class="comment">// This event counts architecturally executed operations that uses &#39;post-index&#39; as its addressing mode.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UOP_SPLIT = 0x0139, <span class="comment">// This event counts the occurrence count of the micro-operation split.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        LD_COMP_WAIT_L2_MISS = 0x0180, <span class="comment">// This event counts every cycle that no operation was committed because the oldest and uncommitted load/store operation waits for memory access.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        LD_COMP_WAIT_L2_MISS_EX = 0x0181, <span class="comment">// This event counts every cycle that no instructions are committed because the oldest and uncommitted integer load instruction waits for memory access.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        LD_COMP_WAIT_L1_MISS = 0x0182, <span class="comment">// This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store operation waits for L2 cache access.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        LD_COMP_WAIT_L1_MISS_EX = 0x0183, <span class="comment">// This event counts every cycle that no instructions are committed because the oldest and uncommitted integer load instruction waits for L2 cache access.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        LD_COMP_WAIT = 0x0184, <span class="comment">// This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store operation waits for L1D</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        LD_COMP_WAIT_EX = 0x0185, <span class="comment">// This event counts every cycle that no instructions are committed because the oldest and uncommitted integer load instruction waits for L1D</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        LD_COMP_WAIT_PFP_BUSY = 0x0186, <span class="comment">// This event counts every cycle that no instructions are committed due to the lack of an available prefetch port.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        LD_COMP_WAIT_PFP_BUSY_EX = 0x0187, <span class="comment">// This event counts the LD_COMP_WAIT_PFP_BUSY caused by an integer load operation.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        LD_COMP_WAIT_PFP_BUSY_SWPF = 0x0188, <span class="comment">// This event counts the LD_COMP_WAIT_PFP_BUSY caused by a software prefetch instruction.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        EU_COMP_WAIT = 0x0189, <span class="comment">// This event counts every cycle that no instructions are committed</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        FL_COMP_WAIT = 0x018a, <span class="comment">// This event counts every cycle that no instructions are committed</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        BR_COMP_WAIT = 0x018b, <span class="comment">// This event counts every cycle that no instructions are committed</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        ROB_EMPTY = 0x018c, <span class="comment">// This event counts every cycle that no instructions are committed because the CSE is empty.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        ROB_EMPTY_STQ_BUSY = 0x018d, <span class="comment">// This event counts every cycle that no instructions are committed because the CSE is empty and the all store ports are full.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        WFE_WFI_CYCLE = 0x018e, <span class="comment">// This event counts every cycle that the WFE/WFI instruction brings the instruction unit to a halt.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        _0INST_COMMIT = 0x0190, <span class="comment">// This event counts every cycle that no instructions are committed</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        _1INST_COMMIT = 0x0191, <span class="comment">// This event counts every cycle that one instruction is committed.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        _2INST_COMMIT = 0x0192, <span class="comment">// This event counts every cycle that two instructions are committed.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        _3INST_COMMIT = 0x0193, <span class="comment">// This event counts every cycle that three instructions are committed.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        _4INST_COMMIT = 0x0194, <span class="comment">// This event counts every cycle that four instructions are committed.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UOP_ONLY_COMMIT = 0x0198, <span class="comment">// This event counts every cycle that only any micro-operations are committed.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        SINGLE_MOVPRFX_COMMIT = 0x0199, <span class="comment">// This event counts every cycle that only the MOVPRFX instruction is committed.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        EAGA_VAL = 0x01a0, <span class="comment">// This event counts valid cycles of EAGA pipeline.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        EAGB_VAL = 0x01a1, <span class="comment">// This event counts valid cycles of EAGB pipeline.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        EXA_VAL = 0x01a2, <span class="comment">// This event counts valid cycles of EXA pipeline.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        EXB_VAL = 0x01a3, <span class="comment">// This event counts valid cycles of EXB pipeline.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        FLA_VAL = 0x01a4, <span class="comment">// This event counts valid cycles of FLA pipeline.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        FLB_VAL = 0x01a5, <span class="comment">// This event counts valid cycles of FLB pipeline.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        PRX_VAL = 0x01a6, <span class="comment">// This event counts valid cycles of PRX pipeline.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        FLA_VAL_PRD_CNT = 0x01b4, <span class="comment">// This event counts the number of 1 in the predicate bits of request in FLA pipeline</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        FLB_VAL_PRD_CNT = 0x01b5, <span class="comment">// This event counts the number of 1 in the predicate bits of request in FLB pipeline</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        EA_CORE = 0x01e0, <span class="comment">// This event counts energy consumption per cycle of core.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        L1D_CACHE_REFILL_DM = 0x0200, <span class="comment">// This event counts L1D_CACHE_REFILL caused by demand access.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        L1D_CACHE_REFILL_HWPRF = 0x0202, <span class="comment">// This event counts L1D_CACHE_REFILL caused by hardware prefetch.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        L1_MISS_WAIT = 0x0208, <span class="comment">// This event counts outstanding L1D cache miss requests per cycle.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        L1I_MISS_WAIT = 0x0209, <span class="comment">// This event counts outstanding L1I cache miss requests per cycle.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        L1HWPF_STREAM_PF = 0x0230, <span class="comment">// This event counts streaming prefetch requests to L1D cache generated by hardware prefetcher.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        L1HWPF_INJ_ALLOC_PF = 0x0231, <span class="comment">// This event counts allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        L1HWPF_INJ_NOALLOC_PF = 0x0232, <span class="comment">// This event counts non-allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        L2HWPF_STREAM_PF = 0x0233, <span class="comment">// This event counts streaming prefetch requests to L2 cache generated by hardware prefecher.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        L2HWPF_INJ_ALLOC_PF = 0x0234, <span class="comment">// This event counts allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        L2HWPF_INJ_NOALLOC_PF = 0x0235, <span class="comment">// This event counts non-allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        L2HWPF_OTHER = 0x0236, <span class="comment">// This event counts prefetch requests to L2 cache generated by the other causes.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        L1_PIPE0_VAL = 0x0240, <span class="comment">// This event counts valid cycles of L1D cache pipeline#0.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        L1_PIPE1_VAL = 0x0241, <span class="comment">// This event counts valid cycles of L1D cache pipeline#1.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        L1_PIPE0_VAL_IU_TAG_ADRS_SCE = 0x0250, <span class="comment">// This event counts requests in L1D cache pipeline#0 that its sce bit of tagged address is 1.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        L1_PIPE0_VAL_IU_TAG_ADRS_PFE = 0x0251, <span class="comment">// This event counts requests in L1D cache pipeline#0 that its pfe bit of tagged address is 1.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        L1_PIPE1_VAL_IU_TAG_ADRS_SCE = 0x0252, <span class="comment">// This event counts requests in L1D cache pipeline#1 that its sce bit of tagged address is 1.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        L1_PIPE1_VAL_IU_TAG_ADRS_PFE = 0x0253, <span class="comment">// This event counts requests in L1D cache pipeline#1 that its pfe bit of tagged address is 1.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        L1_PIPE0_COMP = 0x0260, <span class="comment">// This event counts completed requests in L1D cache pipeline#0.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        L1_PIPE1_COMP = 0x0261, <span class="comment">// This event counts completed requests in L1D cache pipeline#1.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        L1I_PIPE_COMP = 0x0268, <span class="comment">// This event counts completed requests in L1I cache pipeline.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        L1I_PIPE_VAL = 0x0269, <span class="comment">// This event counts valid cycles of L1I cache pipeline.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        L1_PIPE_ABORT_STLD_INTLK = 0x0274, <span class="comment">// This event counts aborted requests in L1D pipelines that due to store-load interlock.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        L1_PIPE0_VAL_IU_NOT_SEC0 = 0x02a0, <span class="comment">// This event counts requests in L1D cache pipeline#0 that its sector cache ID is not 0.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        L1_PIPE1_VAL_IU_NOT_SEC0 = 0x02a1, <span class="comment">// This event counts requests in L1D cache pipeline#1 that its sector cache ID is not 0.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        L1_PIPE_COMP_GATHER_2FLOW = 0x02b0, <span class="comment">// This event counts the number of times where 2 elements of the gather instructions became 2flows because 2 elements could not be combined.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        L1_PIPE_COMP_GATHER_1FLOW = 0x02b1, <span class="comment">// This event counts the number of times where 2 elements of the gather instructions became 1flow because 2 elements could be combined.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        L1_PIPE_COMP_GATHER_0FLOW = 0x02b2, <span class="comment">// This event counts the number of times where 2 elements of the gather instructions became 0flow because both predicate values are 0.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        L1_PIPE_COMP_SCATTER_1FLOW = 0x02b3, <span class="comment">// This event counts the number of flows of the scatter instructions.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        L1_PIPE0_COMP_PRD_CNT = 0x02b8, <span class="comment">// This event counts the number of 1 in the predicate bits of request in L1D cache pipeline#0</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        L1_PIPE1_COMP_PRD_CNT = 0x02b9, <span class="comment">// This event counts the number of 1 in the predicate bits of request in L1D cache pipeline#1</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        L2D_CACHE_REFILL_DM = 0x0300, <span class="comment">// This event counts L2D_CACHE_REFILL caused by demand access.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        L2D_CACHE_REFILL_HWPRF = 0x0302, <span class="comment">// This event counts L2D_CACHE_REFILL caused by hardware prefetch.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        L2_MISS_WAIT = 0x0308, <span class="comment">// This event counts outstanding L2 cache miss requests per cycle. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        L2_MISS_COUNT = 0x0309, <span class="comment">// This event counts the number of times of L2 cache miss. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        BUS_READ_TOTAL_CMG0 = 0x0310, <span class="comment">// This event counts read requests from CMG0 to measured CMG</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        BUS_READ_TOTAL_CMG1 = 0x0311, <span class="comment">// This event counts read requests from CMG1 to measured CMG</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        BUS_READ_TOTAL_CMG2 = 0x0312, <span class="comment">// This event counts read requests from CMG2 to measured CMG</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        BUS_READ_TOTAL_CMG3 = 0x0313, <span class="comment">// This event counts read requests from CMG3 to measured CMG</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        BUS_READ_TOTAL_TOFU = 0x0314, <span class="comment">// This event counts read requests from tofu controller to measured CMG. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        BUS_READ_TOTAL_PCI = 0x0315, <span class="comment">// This event counts read requests from PCI controller to measured CMG. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        BUS_READ_TOTAL_MEM = 0x0316, <span class="comment">// This event counts read requests from measured CMG local memory to measured CMG. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        BUS_WRITE_TOTAL_CMG0 = 0x0318, <span class="comment">// This event counts write requests from measured CMG to CMG0</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        BUS_WRITE_TOTAL_CMG1 = 0x0319, <span class="comment">// This event counts write requests from measured CMG to CMG1</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        BUS_WRITE_TOTAL_CMG2 = 0x031a, <span class="comment">// This event counts write requests from measured CMG to CMG2</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        BUS_WRITE_TOTAL_CMG3 = 0x031b, <span class="comment">// This event counts write requests from measured CMG to CMG3</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        BUS_WRITE_TOTAL_TOFU = 0x031c, <span class="comment">// This event counts write requests from measured CMG to tofu controller. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        BUS_WRITE_TOTAL_PCI = 0x031d, <span class="comment">// This event counts write requests from measured CMG to PCI controller. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        BUS_WRITE_TOTAL_MEM = 0x031e, <span class="comment">// This event counts write requests from measured CMG to measured CMG local memory. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        L2D_SWAP_DM = 0x0325, <span class="comment">// This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        L2D_CACHE_MIBMCH_PRF = 0x0326, <span class="comment">// This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        L2_PIPE_VAL = 0x0330, <span class="comment">// This event counts valid cycles of L2 cache pipeline. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        L2_PIPE_COMP_ALL = 0x0350, <span class="comment">// This event counts completed requests in L2 cache pipeline. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        L2_PIPE_COMP_PF_L2MIB_MCH = 0x0370, <span class="comment">// This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        L2D_CACHE_SWAP_LOCAL = 0x0396, <span class="comment">// This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        EA_L2 = 0x03e0, <span class="comment">// This event counts energy consumption per cycle of L2 cache. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        EA_MEMORY = 0x03e8, <span class="comment">// This event counts energy consumption per cycle of CMG local memory. It counts all events caused in measured CMG regardless of measured PE.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        SIMD_INST_RETIRED = 0x8000, <span class="comment">// This event counts architecturally executed SIMD instructions</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        SVE_INST_RETIRED = 0x8002, <span class="comment">// This event counts architecturally executed Advanced SIMD instructions</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UOP_SPEC = 0x8008, <span class="comment">// This event counts all architecturally executed micro-operations.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        SVE_MATH_SPEC = 0x800e, <span class="comment">// This event counts architecturally executed math function operations due to the SVE FTSMUL</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        FP_SPEC = 0x8010, <span class="comment">// This event counts architecturally executed operations due to scalar</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        FP_FMA_SPEC = 0x8028, <span class="comment">// This event counts architecturally executed floating-point fused multiply-add and multiply-subtract operations.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        FP_RECPE_SPEC = 0x8034, <span class="comment">// This event counts architecturally executed floating-point reciprocal estimate operations due to the Advanced SIMD scalar</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        FP_CVT_SPEC = 0x8038, <span class="comment">// This event counts architecturally executed floating-point convert operations due to the scalar</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        ASE_SVE_INT_SPEC = 0x8043, <span class="comment">// This event counts architecturally executed integer arithmetic operations due to Advanced SIMD and SVE data-processing instructions listed in Integer instructions section of SVE Reference Manual.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        SVE_PRED_SPEC = 0x8074, <span class="comment">// This event counts architecturally executed SIMD data-processing and load/store operations due to SVE instructions with a Governing predicate operand that determines the Active elements.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        SVE_MOVPRFX_SPEC = 0x807c, <span class="comment">// This event counts architecturally executed operations due to MOVPRFX instructions</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        SVE_MOVPRFX_U_SPEC = 0x807f, <span class="comment">// This event counts architecturally executed operations due to MOVPRFX instructions that are not fused with the prefixed instruction.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        ASE_SVE_LD_SPEC = 0x8085, <span class="comment">// This event counts architecturally executed operations that read from memory due to SVE and Advanced SIMD load instructions.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        ASE_SVE_ST_SPEC = 0x8086, <span class="comment">// This event counts architecturally executed operations that write to memory due to SVE and Advanced SIMD store instructions.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        PRF_SPEC = 0x8087, <span class="comment">// This event counts architecturally executed prefetch operations due to scalar PRFM and SVE PRF instructions.</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        BASE_LD_REG_SPEC = 0x8089, <span class="comment">// This event counts architecturally executed operations that read from memory due to an instruction that loads a general-purpose register.</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        BASE_ST_REG_SPEC = 0x808a, <span class="comment">// This event counts architecturally executed operations that write to memory due to an instruction that stores a general-purpose register</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        SVE_LDR_REG_SPEC = 0x8091, <span class="comment">// This event counts architecturally executed operations that read from memory due to an SVE LDR instruction.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        SVE_STR_REG_SPEC = 0x8092, <span class="comment">// This event counts architecturally executed operations that write to memory due to an SVE STR instruction.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        SVE_LDR_PREG_SPEC = 0x8095, <span class="comment">// This event counts architecturally executed operations that read from memory due to an SVE LDR (predicate) instruction.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        SVE_STR_PREG_SPEC = 0x8096, <span class="comment">// This event counts architecturally executed operations that write to memory due to an SVE STR (predicate) instruction.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        SVE_PRF_CONTIG_SPEC = 0x809f, <span class="comment">// This event counts architecturally executed operations that prefetch memory due to an SVE predicated single contiguous element prefetch instruction.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        ASE_SVE_LD_MULTI_SPEC = 0x80a5, <span class="comment">// This event counts architecturally executed operations that read from memory due to SVE and Advanced SIMD multiple vector contiguous structure load instructions.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        ASE_SVE_ST_MULTI_SPEC = 0x80a6, <span class="comment">// This event counts architecturally executed operations that write to memory due to SVE and Advanced SIMD multiple vector contiguous structure store instructions.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        SVE_LD_GATHER_SPEC = 0x80ad, <span class="comment">// This event counts architecturally executed operations that read from memory due to SVE noncontiguous gather-load instructions.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        SVE_ST_SCATTER_SPEC = 0x80ae, <span class="comment">// This event counts architecturally executed operations that write to memory due to SVE noncontiguous scatter-store instructions.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        SVE_PRF_GATHER_SPEC = 0x80af, <span class="comment">// This event counts architecturally executed operations that prefetch memory due to SVE noncontiguous gather-prefetch instructions.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        SVE_LDFF_SPEC = 0x80bc, <span class="comment">// This event counts architecturally executed memory read operations due to SVE First-fault and Non-fault load instructions.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        FP_SCALE_OPS_SPEC = 0x80c0, <span class="comment">// This event counts architecturally executed SVE arithmetic operations. This event counter is incremented by (128 / CSIZE) and by twice that amount for operations that would also be counted by SVE_FP_FMA_SPEC.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        FP_FIXED_OPS_SPEC = 0x80c1, <span class="comment">// This event counts architecturally executed v8SIMD and FP arithmetic operations. The event counter is incremented by the specified number of elements for Advanced SIMD operations or by 1 for scalar operations</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        FP_HP_SCALE_OPS_SPEC = 0x80c2, <span class="comment">// This event counts architecturally executed SVE half-precision arithmetic operations. This event counter is incremented by 8</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        FP_HP_FIXED_OPS_SPEC = 0x80c3, <span class="comment">// This event counts architecturally executed v8SIMD and FP half-precision arithmetic operations. This event counter is incremented by the number of 16-bit elements for Advanced SIMD operations</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        FP_SP_SCALE_OPS_SPEC = 0x80c4, <span class="comment">// This event counts architecturally executed SVE single-precision arithmetic operations. This event counter is incremented by 4</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        FP_SP_FIXED_OPS_SPEC = 0x80c5, <span class="comment">// This event counts architecturally executed v8SIMD and FP single-precision arithmetic operations. This event counter is incremented by the number of 32-bit elements for Advanced SIMD operations</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        FP_DP_SCALE_OPS_SPEC = 0x80c6, <span class="comment">// This event counts architecturally executed SVE double-precision arithmetic operations. This event counter is incremented by 2</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        FP_DP_FIXED_OPS_SPEC = 0x80c7, <span class="comment">// This event counts architecturally executed v8SIMD and FP double-precision arithmetic operations. This event counter is incremented by 2 for Advanced SIMD operations</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    };</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;};</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">namespace </span>a64fx = optkit::arm::a64fx;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
