
<html><head><title>SystemVerilog and AMS Extensions</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669031" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog and AMS Extensions" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669031" />
<meta name="NextFile" content="SystemVerilog_Binding_on_SPICE.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- SystemVerilog and AMS Extensions" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports.html" title="Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports">Wreal_Connections_with_Concate ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SystemVerilog_Binding_on_SPICE.html" title="SystemVerilog_Binding_on_SPICE">SystemVerilog_Binding_on_SPICE</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">19</div>
<h1 style="margin: 4px 0 4px;"><span>SystemVerilog and AMS Extensions</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1031602"></span><span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1075123"></span><span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-SystemVerilog"></span>You can simulate designs that contain SystemVerilog modules together with Verilog-AMS and VHDL-AMS modules. The following are the guidelines to follow in mixed-signal designs containing SystemVerilog and AMS modules:</p>
<ul><li>You may use either single-step simulation method to run a design with SystemVerilog and AMS blocks. When you use the<code>&#160;xrun&#160;</code>command, SystemVerilog and AMS parts of the design must be in separate files with appropriate file suffixes indicating design unit syntax (such as&#160;<code>.sv</code>&#160;for SystemVerilog and&#160;<code>.vams&#160;</code>for Verilog-AMS).</li></ul><ul><li>Block Discipline Resolution (BDR) takes place whenever the&#160;<code>-sv</code>&#160;or +<code>sv</code>&#160;option is used on the&#160;<code>xrun</code>&#160;command line for any combination of Verilog, SystemVerilog or pure Verilog net connections.</li></ul><ul><li>The SystemVerilog scope must not contain any explicitly declared electrical nets. However, nets in the SystemVerilog scope may become electrical using discipline resolution if connected to an electrical port.</li></ul><ul><li>Any out-of-module reference (OOMR) to a SystemVerilog item from a Verilog-AMS or VHDL-AMS scope can only reference the types that can be used in hierarchical connections between the two languages.</li></ul><ul><li>SystemVerilog and AMS blocks can be connected using the SystemVerilog real or logic variable data type in the following design configurations:</li></ul><ul><li><strong>SystemVerilog on top instantiating Verilog-AMS</strong>:&#160;In this configuration, a real or logic variable in the SystemVerilog scope can connect to an electrical, wreal port of the Verilog-AMS block below, or a SPICE port. If the electrical or SPICE ports are an output port, it is fully supported. However, if the lower connection is an input port or an inout port, then the simulator generates an error. See the&#160;<a href="#SystemVerilogandAMSExtensions-1075141">SystemVerilog on top instantiating Verilog-AMS: electrical port in Verilog-AMS</a>&#160;and&#160;<a href="#SystemVerilogandAMSExtensions-1075147">SystemVerilog on top instantiating Verilog-AMS: wreal port in Verilog-AMS</a>&#160;figures.</li></ul><div class="pbi_avoid"><span class="content-title" id="Figure-19.1"><strong>Figure 19.1:</strong> SystemVerilog on top instantiating Verilog-AMS: electrical port in Verilog-AMS<span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1075141"></span></span><p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368523/475368528.png" data-linked-resource-container-id="475368523" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="svams.23.1.1.png" data-linked-resource-id="475368528" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368523/475368528.png" width="375" /></span></p>
</div>
<div class="pbi_avoid"><span class="content-title" id="Figure-19.2"><strong>Figure 19.2:</strong> SystemVerilog on top instantiating Verilog-AMS: wreal port in Verilog-AMS<span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1075147"></span></span><p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368523/475368527.png" data-linked-resource-container-id="475368523" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="svams.23.1.2.png" data-linked-resource-id="475368527" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368523/475368527.png" width="375" /></span></p>
</div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Power-smart Interface Elements (IEs) are supported to connect SystemVerilog real variable data type to Verilog or Verilog-AMS logic signal.</p>
</div>
</div>
<ul><li><span style=""><strong>Verilog-AMS on top instantiating SystemVerilog:&#160;</strong></span>In this configuration, an&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code>&#160;port of the Verilog-AMS block can connect to a&#160;<code>real</code>&#160;variable in the SystemVerilog scope. If the port of the Verilog-AMS block is of&#160;<code>wreal</code>&#160;type, a connection is established with the SystemVerilog&#160;<code>real</code>&#160;variable without the need for any connection module (See the&#160;<a href="#SystemVerilogandAMSExtensions-1075161">Verilog-AMS on top instantiating SystemVerilog: wreal port in Verilog-AMS</a>&#160;figure). <br /><br />If the port of the Verilog-AMS block is of<code>&#160;electrical&#160;</code>type, a connection is established with the SystemVerilog&#160;<code>real&#160;</code>variable by including an Electrical-To-Real connect module. (See the&#160;<a href="#SystemVerilogandAMSExtensions-1075167">Verilog-AMS on top instantiating SystemVerilog: electrical port in Verilog-AMS</a>&#160;figure).<br /><br /></li></ul><div class="pbi_avoid"><span class="content-title" id="Figure-19.3"><strong>Figure 19.3:</strong> Verilog-AMS on top instantiating SystemVerilog: wreal port in Verilog-AMS<span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1075161"></span></span><p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368523/475368529.png" data-linked-resource-container-id="475368523" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="svams.23.1.3.png" data-linked-resource-id="475368529" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368523/475368529.png" width="375" /></span></p>
</div>
<div class="pbi_avoid"><span class="content-title" id="Figure-19.4"><strong>Figure 19.4:</strong> Verilog-AMS on top instantiating SystemVerilog: electrical port in Verilog-AMS<span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1075167"></span></span><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368523/475368530.png" data-linked-resource-container-id="475368523" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="svams.23.1.4.png" data-linked-resource-id="475368530" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368523/475368530.png" /></span></p>
</div>
<ul><li>Additionally, those hierarchical connections are allowed between SystemVerilog and Verilog-AMS, which are currently supported by the AMS Designer simulator between existing Verilog-2001 and Verilog-AMS data objects.</li></ul>
<p>The following SPICE units are not recognized by SystemVerilog:</p>
<ul><li>Built-in primitives such as resistor, capacitor, or<a href="Glossary.html#Glossary-1032283">&#160;MOSFET</a></li><li>Primitives brought in through<a href="Glossary.html#Glossary-1034535">&#160;CMI&#160;</a>libraries</li><li>Primitives brought in using the<code>&#160;MODELPATH&#160;</code>option</li></ul>
<p>If the tool encounters such a primitive, it searches for a regular master of the same name; and when the master is not found, the elaboration step exits with an error.</p>
<ul><li>A SPICE subckt can be instantiated in SystemVerilog with restriction if the connection is made using the SystemVerilog real variable. In such a scenario, the direction of each port of the subckt must be clearly specified as either input or output by using any of the following three ways:<ul><li>By using the&#160;<code>reffile</code>&#160;option on the AMS control block<code>&#160;portmap&#160;</code>card. This points back to the original Verilog-AMS file from which the port directions are taken.</li><li>By using an&#160;<code>input</code>&#160;or&#160;<code>output</code>&#160;option on the port in question on the AMS control block&#160;<code>portmap</code>&#160;card.</li><li>By using a&#160;<code>file</code>&#160;option for a port bind file specified on the AMS control block&#160;<code>portmap</code>&#160;card. This port bind file contains explicit instructions for mapping the SPICE ports to the ports in the generated skeleton. These instructions can include port directions. Each port of the subckt must be clearly designated.The reason for this restriction is that the SystemVerilog real variable can only support a single driver, and therefore cannot be connected to bidirectional (inout) ports. If the above conditions are not met, an error will be issued stating that connection of a real variable to the inout port of a SPICE instance is not supported. See the&#160;<a href="#SystemVerilogandAMSExtensions-1075197">SystemVerilog on top, SPICE subckt Underneath</a>&#160;figure.<br /><br /></li></ul></li></ul><div class="pbi_avoid"><span class="content-title" id="Figure-19.5"><strong>Figure 19.5:</strong> SystemVerilog on top, SPICE subckt Underneath<span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1075197"></span></span><p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368523/475368526.png" data-linked-resource-container-id="475368523" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="svams.23.1.5.png" data-linked-resource-id="475368526" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368523/475368526.png" width="375" /></span></p>
</div>
<ul><li>Side-by-side connection between SPICE and SystemVerilog blocks is allowed to occur in Verilog or SystemVerilog scope, regardless of whether the SystemVerilog block or the SPICE block acts as the driver. See the&#160;<a href="#SystemVerilogandAMSExtensions-1075207">Side-by-side connection between SPICE and SystemVerilog blocks</a>&#160;figure.<br /><br /></li></ul><div class="pbi_avoid"><span class="content-title" id="Figure-19.6"><strong>Figure 19.6:</strong> &#160;Side-by-side connection between SPICE and SystemVerilog blocks<span class="confluence-anchor-link" id="SystemVerilogandAMSExtensions-1075207"></span></span><p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368523/475368524.png" data-linked-resource-container-id="475368523" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="svams.23.1.6.png" data-linked-resource-id="475368524" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368523/475368524.png" width="425" /></span></p>
</div>
<h5 id="SystemVerilogandAMSExtensions-RelatedTopics">Related Topics</h5><ul><li><a href="SystemVerilog_Binding_on_SPICE.html">SystemVerilog Binding on SPICE</a></li><li><a href="Wildcard-Named_Port_Connections_in_AMS.html">Wildcard-Named Port Connections in AMS</a></li><li><a href="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html">Connecting SystemVerilog Interface to DMS/Verilog-AMS (Electrical) Signals</a></li><li><a href="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html">Coercion for SystemVerilog Interfaces, Program, or Checker Blocks</a></li><li><a href="Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections.html">Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections</a></li><li><a href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html">Configuring SV-AMS Connect Modules for UDN-UDN, UDN-Logic, and UDN-Real Connections</a></li><li><a href="Using_the_SVAMS_Parser.html">Using the SVAMS Parser</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports.html" id="prev" title="Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports">Wreal_Connections_with_Concate ...</a></em></b><b><em><a href="SystemVerilog_Binding_on_SPICE.html" id="nex" title="SystemVerilog_Binding_on_SPICE">SystemVerilog_Binding_on_SPICE</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>