/*
     Copyright (c) 2018 SMIC             
     Filename:      qspi_addr_fifo_mem_ff_1.32_0.lib
     IP code:       S55NLLG2PH
     Version:       1.1.0
     CreateDate:    Oct 31, 2018        
                    
    Synopsys Technology Library for General 2-PORT SRAM
    SMIC 55nm LL Logic Process

    Configuration: -instname qspi_addr_fifo_mem -rows 32 -bits 32 -mux 1 
    Redundancy: Off
    Bit-Write: Off
*/

/* DISCLAIMER                                                                      */
/*                                                                                 */  
/*   SMIC hereby provides the quality information to you but makes no claims,      */
/* promises or guarantees about the accuracy, completeness, or adequacy of the     */
/* information herein. The information contained herein is provided on an "AS IS"  */
/* basis without any warranty, and SMIC assumes no obligation to provide support   */
/* of any kind or otherwise maintain the information.                              */  
/*   SMIC disclaims any representation that the information does not infringe any  */
/* intellectual property rights or proprietary rights of any third parties. SMIC   */
/* makes no other warranty, whether express, implied or statutory as to any        */
/* matter whatsoever, including but not limited to the accuracy or sufficiency of  */
/* any information or the merchantability and fitness for a particular purpose.    */
/* Neither SMIC nor any of its representatives shall be liable for any cause of    */
/* action incurred to connect to this service.                                     */  
/*                                                                                 */
/* STATEMENT OF USE AND CONFIDENTIALITY                                            */  
/*                                                                                 */  
/*   The following/attached material contains confidential and proprietary         */  
/* information of SMIC. This material is based upon information which SMIC         */  
/* considers reliable, but SMIC neither represents nor warrants that such          */
/* information is accurate or complete, and it must not be relied upon as such.    */
/* This information was prepared for informational purposes and is for the use     */
/* by SMIC's customer only. SMIC reserves the right to make changes in the         */  
/* information at any time without notice.                                         */  
/*   No part of this information may be reproduced, transmitted, transcribed,      */  
/* stored in a retrieval system, or translated into any human or computer          */ 
/* language, in any form or by any means, electronic, mechanical, magnetic,        */  
/* optical, chemical, manual, or otherwise, without the prior written consent of   */
/* SMIC. Any unauthorized use or disclosure of this material is strictly           */  
/* prohibited and may be unlawful. By accepting this material, the receiving       */  
/* party shall be deemed to have acknowledged, accepted, and agreed to be bound    */
/* by the foregoing limitations and restrictions. Thank you.                       */  
/*                                                                                 */  
library(qspi_addr_fifo_mem_ff_1.32_0) {
	delay_model		: table_lookup;
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature         : 0;
	nom_voltage		: 1.32;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	: "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 0.500;

      /* default attributes */
      default_leakage_power_density : 0.0;
      slew_derate_from_library      : 1.000;
      slew_lower_threshold_pct_fall : 10.000;
      slew_upper_threshold_pct_fall : 90.000;
      slew_lower_threshold_pct_rise : 10.000;
      slew_upper_threshold_pct_rise : 90.000;
      input_threshold_pct_fall      : 50.000;
      input_threshold_pct_rise      : 50.000;
      output_threshold_pct_fall     : 50.000;
      output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall                : 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(ff_1.32_0) {
		process	         : 1;
		temperature	 : 0;
		voltage	         : 1.32;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : ff_1.32_0;
	  wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(qspi_addr_fifo_mem_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(qspi_addr_fifo_mem_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(qspi_addr_fifo_mem_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(qspi_addr_fifo_mem_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(qspi_addr_fifo_mem_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(qspi_addr_fifo_mem_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(qspi_addr_fifo_mem_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        
power_lut_template(qspi_addr_fifo_mem_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        
     power_lut_template(qspi_addr_fifo_mem_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
      power_lut_template(qspi_addr_fifo_mem_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
      power_lut_template(qspi_addr_fifo_mem_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
      power_lut_template(qspi_addr_fifo_mem_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (qspi_addr_fifo_mem_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 32;
		bit_from : 31;
		bit_to : 0 ;
		downto : true ;
	}

	type (qspi_addr_fifo_mem_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 5;
		bit_from : 4;
		bit_to : 0 ;
		downto : true ;
	}
        type (qspi_addr_fifo_mem_S) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}


cell(qspi_addr_fifo_mem) {
	area		 : 8074.890;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
      interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 5;
		word_width : 32;
	}
        bus(QA)   {
            bus_type : qspi_addr_fifo_mem_DATA;
		direction : output;
		max_capacitance : 0.400;
                memory_read() {
			address : AA;
		}
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge ;
                        timing_sense : non_unate;
                        
              cell_rise(qspi_addr_fifo_mem_mem_out_delay_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.001, 0.005, 0.010, 0.050, 0.100, 0.200, 0.400");
                        values(\
			"0.286, 0.291, 0.297, 0.330, 0.368, 0.451, 0.609",\
			"0.287, 0.289, 0.296, 0.329, 0.369, 0.447, 0.608",\
			"0.289, 0.295, 0.298, 0.331, 0.371, 0.452, 0.611",\
			"0.287, 0.283, 0.298, 0.327, 0.370, 0.450, 0.603",\
			"0.277, 0.280, 0.286, 0.316, 0.356, 0.437, 0.601",\
			"0.247, 0.232, 0.255, 0.287, 0.311, 0.408, 0.569",\
			"0.201, 0.211, 0.215, 0.233, 0.289, 0.363, 0.530"\
                        );
                        }
                        rise_transition(qspi_addr_fifo_mem_mem_out_slew_template) {
                        index_1("0.001, 0.005, 0.010, 0.050, 0.100, 0.200, 0.400");
			values("0.013, 0.012, 0.028, 0.092, 0.177, 0.357, 0.692");
                        }
                        
               cell_fall(qspi_addr_fifo_mem_mem_out_delay_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.001, 0.005, 0.010, 0.050, 0.100, 0.200, 0.400");
                        values(\
			"0.277, 0.282, 0.288, 0.317, 0.347, 0.415, 0.546",\
			"0.278, 0.281, 0.288, 0.316, 0.348, 0.412, 0.545",\
			"0.281, 0.287, 0.289, 0.317, 0.351, 0.417, 0.547",\
			"0.278, 0.275, 0.289, 0.313, 0.349, 0.414, 0.539",\
			"0.268, 0.272, 0.278, 0.303, 0.336, 0.402, 0.536",\
			"0.238, 0.224, 0.247, 0.274, 0.291, 0.372, 0.505",\
			"0.192, 0.203, 0.207, 0.219, 0.268, 0.328, 0.467"\
                        );
                        }
                        
                        fall_transition(qspi_addr_fifo_mem_mem_out_slew_template) {
                        index_1("0.001, 0.005, 0.010, 0.050, 0.100, 0.200, 0.400");
			values("0.016, 0.015, 0.027, 0.072, 0.135, 0.266, 0.527");
                        }
            }
        }
        pin(CLKA)   {
		direction : input;
		capacitance : 0.015;
                clock : true;
                max_transition : 0.500;
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        rise_constraint(qspi_addr_fifo_mem_clk_setup_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314"\
                        );
                        }
                 }
                min_pulse_width_high  : 0.020 ;
                min_pulse_width_low   : 0.099 ;
                min_period            : 0.314 ;

                internal_power(){
                        when : "(!CENA )";
                        
                        rise_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("4.617, 4.617")
                        }
                        
                        fall_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
                 internal_power(){
                         when : "(CENA)";

                        rise_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.021, 0.021")
                        }

                        fall_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                        }
                }

        pin(CENA)   {
                direction : input;
                capacitance : 0.003;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.161, 0.161, 0.161, 0.164, 0.167, 0.169, 0.167",\
			"0.162, 0.161, 0.161, 0.164, 0.167, 0.168, 0.167",\
			"0.162, 0.162, 0.163, 0.166, 0.169, 0.169, 0.168",\
			"0.162, 0.169, 0.171, 0.172, 0.175, 0.175, 0.174",\
			"0.169, 0.185, 0.187, 0.189, 0.191, 0.192, 0.190",\
			"0.186, 0.224, 0.226, 0.228, 0.230, 0.232, 0.229",\
			"0.223, 0.273, 0.275, 0.277, 0.280, 0.280, 0.277"\
                        );
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.172, 0.172, 0.175, 0.180, 0.189, 0.205, 0.233",\
			"0.260, 0.172, 0.174, 0.180, 0.189, 0.204, 0.233",\
			"0.260, 0.175, 0.177, 0.183, 0.191, 0.207, 0.235",\
			"0.264, 0.183, 0.185, 0.191, 0.200, 0.216, 0.244",\
			"0.272, 0.199, 0.201, 0.205, 0.214, 0.230, 0.258",\
			"0.287, 0.225, 0.227, 0.232, 0.241, 0.256, 0.285",\
			"0.315, 0.249, 0.251, 0.256, 0.264, 0.280, 0.311"\
                        );
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.039, 0.039, 0.037, 0.034, 0.032, 0.031, 0.033",\
			"0.038, 0.039, 0.037, 0.034, 0.032, 0.032, 0.033",\
			"0.038, 0.038, 0.036, 0.033, 0.031, 0.030, 0.032",\
			"0.037, 0.032, 0.030, 0.027, 0.025, 0.025, 0.026",\
			"0.031, 0.015, 0.014, 0.011, 0.009, 0.008, 0.010",\
			"0.015, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000",\
			"0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000"\
                        );
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.028, 0.028, 0.025, 0.020, 0.012, 0.000, 0.000",\
			"0.000, 0.028, 0.025, 0.021, 0.012, 0.000, 0.000",\
			"0.000, 0.025, 0.022, 0.018, 0.009, 0.000, 0.000",\
			"0.000, 0.017, 0.014, 0.009, 0.000, 0.000, 0.000",\
			"0.000, 0.001, 0.000, 0.000, 0.000, 0.000, 0.000",\
			"0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000",\
			"0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000"\
                        );
                        }
               }
        }

        bus(AA)   {
                bus_type : qspi_addr_fifo_mem_ADDRESS;
                direction : input;
                capacitance : 0.002;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.206, 0.208, 0.211, 0.215, 0.220, 0.224, 0.226",\
			"0.207, 0.208, 0.212, 0.216, 0.221, 0.225, 0.227",\
			"0.205, 0.207, 0.206, 0.215, 0.219, 0.222, 0.228",\
			"0.205, 0.207, 0.210, 0.213, 0.218, 0.225, 0.234",\
			"0.217, 0.222, 0.223, 0.219, 0.230, 0.234, 0.238",\
			"0.247, 0.250, 0.254, 0.258, 0.260, 0.265, 0.261",\
			"0.290, 0.289, 0.301, 0.294, 0.303, 0.318, 0.308"\
			);
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.218, 0.220, 0.224, 0.232, 0.244, 0.268, 0.288",\
			"0.218, 0.221, 0.225, 0.234, 0.246, 0.266, 0.289",\
			"0.215, 0.220, 0.223, 0.232, 0.247, 0.266, 0.281",\
			"0.230, 0.220, 0.223, 0.232, 0.250, 0.261, 0.289",\
			"0.229, 0.231, 0.235, 0.244, 0.256, 0.278, 0.299",\
			"0.259, 0.260, 0.263, 0.274, 0.287, 0.308, 0.346",\
			"0.300, 0.304, 0.307, 0.317, 0.330, 0.367, 0.404"\
			);
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.092, 0.091, 0.087, 0.083, 0.079, 0.075, 0.075",\
			"0.093, 0.091, 0.088, 0.084, 0.079, 0.076, 0.076",\
			"0.093, 0.093, 0.088, 0.084, 0.079, 0.076, 0.076",\
			"0.089, 0.089, 0.087, 0.081, 0.076, 0.072, 0.073",\
			"0.081, 0.079, 0.076, 0.078, 0.068, 0.063, 0.062",\
			"0.049, 0.074, 0.074, 0.068, 0.060, 0.074, 0.057",\
			"0.009, 0.074, 0.074, 0.068, 0.060, 0.074, 0.057"\
			);
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.069, 0.067, 0.063, 0.054, 0.041, 0.038, 0.038",\
			"0.070, 0.068, 0.064, 0.056, 0.042, 0.038, 0.038",\
			"0.069, 0.069, 0.063, 0.055, 0.042, 0.038, 0.022",\
			"0.066, 0.065, 0.062, 0.053, 0.038, 0.038, 0.022",\
			"0.057, 0.055, 0.051, 0.044, 0.038, 0.038, 0.022",\
			"0.026, 0.036, 0.036, 0.038, 0.038, 0.035, 0.022",\
			"0.000, 0.036, 0.035, 0.038, 0.038, 0.036, 0.022"\
			);
                        }
               }
                internal_power(){
                        when : "CENA";
                        
                        rise_power(qspi_addr_fifo_mem_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.475, 0.475")
                        }
                        
                        fall_power(qspi_addr_fifo_mem_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.475, 0.475")
                        }
                }
        }
        pin(CLKB)   {
		direction : input;
		capacitance : 0.015;
                clock : true;
                max_transition : 0.500;
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        rise_constraint(qspi_addr_fifo_mem_clk_setup_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314",\
                         "0.314, 0.314, 0.314, 0.314, 0.314, 0.314, 0.314"\
                        );
                        }
                 }
                 min_pulse_width_high : 0.020 ;
                 min_pulse_width_low  : 0.099 ;
                 min_period           : 0.314 ;

                 internal_power(){
                        when : "(!CENB) \
                                 ";
                        rise_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("6.325, 6.325")
                        }
                        
                        fall_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
                internal_power(){
                       when : "(CENB)";
                        
                        rise_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.021, 0.021")
                        }
                        
                        fall_power(qspi_addr_fifo_mem_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
        }
        pin(CENB)   {
                direction : input;
                capacitance : 0.003;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.161, 0.161, 0.161, 0.164, 0.167, 0.169, 0.167",\
			"0.162, 0.161, 0.161, 0.164, 0.167, 0.168, 0.167",\
			"0.162, 0.162, 0.163, 0.166, 0.169, 0.169, 0.168",\
			"0.162, 0.169, 0.171, 0.172, 0.175, 0.175, 0.174",\
			"0.169, 0.185, 0.187, 0.189, 0.191, 0.192, 0.190",\
			"0.186, 0.224, 0.226, 0.228, 0.230, 0.232, 0.229",\
			"0.223, 0.273, 0.275, 0.277, 0.280, 0.280, 0.277"\
                        );
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.172, 0.172, 0.175, 0.180, 0.189, 0.205, 0.233",\
			"0.260, 0.172, 0.174, 0.180, 0.189, 0.204, 0.233",\
			"0.260, 0.175, 0.177, 0.183, 0.191, 0.207, 0.235",\
			"0.264, 0.183, 0.185, 0.191, 0.200, 0.216, 0.244",\
			"0.272, 0.199, 0.201, 0.205, 0.214, 0.230, 0.258",\
			"0.287, 0.225, 0.227, 0.232, 0.241, 0.256, 0.285",\
			"0.315, 0.249, 0.251, 0.256, 0.264, 0.280, 0.311"\
                        );
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.039, 0.039, 0.037, 0.034, 0.032, 0.031, 0.033",\
			"0.038, 0.039, 0.037, 0.034, 0.032, 0.032, 0.033",\
			"0.038, 0.038, 0.036, 0.033, 0.031, 0.030, 0.032",\
			"0.037, 0.032, 0.030, 0.027, 0.025, 0.025, 0.026",\
			"0.031, 0.015, 0.014, 0.011, 0.009, 0.008, 0.010",\
			"0.015, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000",\
			"0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000"\
                        );
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
			"0.028, 0.028, 0.025, 0.020, 0.012, 0.000, 0.000",\
			"0.000, 0.028, 0.025, 0.021, 0.012, 0.000, 0.000",\
			"0.000, 0.025, 0.022, 0.018, 0.009, 0.000, 0.000",\
			"0.000, 0.017, 0.014, 0.009, 0.000, 0.000, 0.000",\
			"0.000, 0.001, 0.000, 0.000, 0.000, 0.000, 0.000",\
			"0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000",\
			"0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000"\
                        );
                        }
               }
        }
        bus(AB)   {
                bus_type : qspi_addr_fifo_mem_ADDRESS;
                direction : input;
                capacitance : 0.002;
               timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.206, 0.208, 0.211, 0.215, 0.220, 0.224, 0.226",\
			"0.207, 0.208, 0.212, 0.216, 0.221, 0.225, 0.227",\
			"0.205, 0.207, 0.206, 0.215, 0.219, 0.222, 0.228",\
			"0.205, 0.207, 0.210, 0.213, 0.218, 0.225, 0.234",\
			"0.217, 0.222, 0.223, 0.219, 0.230, 0.234, 0.238",\
			"0.247, 0.250, 0.254, 0.258, 0.260, 0.265, 0.261",\
			"0.290, 0.289, 0.301, 0.294, 0.303, 0.318, 0.308"\
			);
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.218, 0.220, 0.224, 0.232, 0.244, 0.268, 0.288",\
			"0.218, 0.221, 0.225, 0.234, 0.246, 0.266, 0.289",\
			"0.215, 0.220, 0.223, 0.232, 0.247, 0.266, 0.281",\
			"0.230, 0.220, 0.223, 0.232, 0.250, 0.261, 0.289",\
			"0.229, 0.231, 0.235, 0.244, 0.256, 0.278, 0.299",\
			"0.259, 0.260, 0.263, 0.274, 0.287, 0.308, 0.346",\
			"0.300, 0.304, 0.307, 0.317, 0.330, 0.367, 0.404"\
			);
                        }
                } 
               timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.092, 0.091, 0.087, 0.083, 0.079, 0.075, 0.075",\
			"0.093, 0.091, 0.088, 0.084, 0.079, 0.076, 0.076",\
			"0.093, 0.093, 0.088, 0.084, 0.079, 0.076, 0.076",\
			"0.089, 0.089, 0.087, 0.081, 0.076, 0.072, 0.073",\
			"0.081, 0.079, 0.076, 0.078, 0.068, 0.063, 0.062",\
			"0.049, 0.074, 0.074, 0.068, 0.060, 0.074, 0.057",\
			"0.009, 0.074, 0.074, 0.068, 0.060, 0.074, 0.057"\
			);
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.069, 0.067, 0.063, 0.054, 0.041, 0.038, 0.038",\
			"0.070, 0.068, 0.064, 0.056, 0.042, 0.038, 0.038",\
			"0.069, 0.069, 0.063, 0.055, 0.042, 0.038, 0.022",\
			"0.066, 0.065, 0.062, 0.053, 0.038, 0.038, 0.022",\
			"0.057, 0.055, 0.051, 0.044, 0.038, 0.038, 0.022",\
			"0.026, 0.036, 0.036, 0.038, 0.038, 0.035, 0.022",\
			"0.000, 0.036, 0.035, 0.038, 0.038, 0.036, 0.022"\
			);
                        }
               }
               internal_power(){
                        when : "CENB";
                        
                        rise_power(qspi_addr_fifo_mem_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.475, 0.475")
                        }
                        
                        fall_power(qspi_addr_fifo_mem_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.475, 0.475")
                        }
                }
        }
        bus(DB)   {
                bus_type : qspi_addr_fifo_mem_DATA;
                memory_write() {
                        address : AB;
                        clocked_on : "CLKB";
                }
                direction : input;
                capacitance : 0.002;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.148, 0.150, 0.154, 0.164, 0.182, 0.209, 0.233",\
			"0.148, 0.149, 0.155, 0.165, 0.183, 0.209, 0.234",\
			"0.148, 0.150, 0.154, 0.163, 0.182, 0.208, 0.233",\
			"0.151, 0.153, 0.157, 0.166, 0.184, 0.210, 0.239",\
			"0.161, 0.163, 0.168, 0.176, 0.195, 0.222, 0.246",\
			"0.191, 0.194, 0.198, 0.207, 0.226, 0.252, 0.276",\
			"0.233, 0.238, 0.244, 0.247, 0.267, 0.300, 0.315"\
			);
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.137, 0.139, 0.141, 0.147, 0.161, 0.180, 0.195",\
			"0.137, 0.137, 0.142, 0.148, 0.161, 0.179, 0.196",\
			"0.136, 0.137, 0.140, 0.148, 0.160, 0.180, 0.194",\
			"0.139, 0.140, 0.143, 0.149, 0.163, 0.182, 0.201",\
			"0.149, 0.150, 0.154, 0.159, 0.173, 0.194, 0.210",\
			"0.180, 0.182, 0.183, 0.190, 0.212, 0.238, 0.264",\
			"0.221, 0.222, 0.228, 0.230, 0.268, 0.297, 0.321"\
			);
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.207, 0.205, 0.208, 0.208, 0.208, 0.206, 0.208",\
			"0.208, 0.206, 0.208, 0.208, 0.208, 0.206, 0.206",\
			"0.208, 0.207, 0.208, 0.208, 0.207, 0.206, 0.200",\
			"0.206, 0.207, 0.208, 0.208, 0.208, 0.206, 0.200",\
			"0.200, 0.208, 0.208, 0.208, 0.208, 0.206, 0.200",\
			"0.180, 0.208, 0.208, 0.208, 0.206, 0.207, 0.200",\
			"0.150, 0.208, 0.207, 0.208, 0.206, 0.208, 0.200"\
			);
                        }
                        
                        fall_constraint(qspi_addr_fifo_mem_constraint_template) {
                        index_1("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        index_2("0.010, 0.020, 0.040, 0.080, 0.160, 0.320, 0.500");
                        values(\
                        "0.209, 0.208, 0.210, 0.210, 0.211, 0.210, 0.211",\
			"0.210, 0.209, 0.210, 0.211, 0.211, 0.210, 0.210",\
			"0.211, 0.210, 0.210, 0.211, 0.209, 0.210, 0.203",\
			"0.210, 0.209, 0.210, 0.211, 0.210, 0.210, 0.203",\
			"0.203, 0.210, 0.210, 0.211, 0.211, 0.210, 0.203",\
			"0.183, 0.210, 0.210, 0.211, 0.210, 0.209, 0.203",\
			"0.153, 0.210, 0.209, 0.211, 0.210, 0.210, 0.203"\
			);
                        }
               }
        }

        cell_leakage_power : 0.003153;
}
}