 
****************************************
Report : area
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:43:52 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        33015
Number of nets:                        286665
Number of cells:                       235678
Number of combinational cells:         180252
Number of sequential cells:             55239
Number of macros/black boxes:               0
Number of buf/inv:                      33021
Number of references:                      13

Combinational area:              89973.102792
Buf/Inv area:                     7912.545641
Noncombinational area:           97795.027915
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                187768.130707
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area             Local cell area
                                  --------------------  ------------------------------ 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-   Black-
                                  Total        Total    national    national    boxes   Design
--------------------------------  -----------  -------  ----------  ----------  ------  ---------------------------------------------------------------------------------------------------------
fft                               187768.1307    100.0      0.0000      0.0000  0.0000  fft
M0_0                               10649.5654      5.7   1324.9056   2207.2944  0.0000  step0_0
M0_0/COUNTER_16                       18.3744      0.0      4.1760     12.6672  0.0000  step0_num_counter_NUM16
M0_0/COUNTER_16/clk_gate_cnt_reg       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_num_counter_NUM16
M0_0/SR_IM                          3555.0983      1.9      0.1392   3554.9591  0.0000  shift_reg_N256_FIX9_0
M0_0/SR_RE                          3540.8303      1.9      0.1392   3540.6911  0.0000  shift_reg_N256_FIX9_1
M0_0/clk_gate_bfly00_re_n_reg_0_       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_0_0
M0_0/clk_gate_i_reg                    1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_0_1
M0_1                               24265.5523     12.9   8807.2536   2842.1855  0.0000  step0_1
M0_1/COUNTER_8                        20.7408      0.0      4.8024     14.4072  0.0000  step_num_counter_NUM8
M0_1/COUNTER_8/clk_gate_cnt_reg        1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step_num_counter_NUM8_0
M0_1/SR128_IM                       2220.4487      1.2      0.1392   2220.3095  0.0000  shift_reg_N128_FIX10_0
M0_1/SR128_RE                       2218.4999      1.2      0.1392   2218.3607  0.0000  shift_reg_N128_FIX10_1
M0_1/SR256_IM                       4076.1935      2.2      0.1392   4076.0543  0.0000  shift_reg_N256_FIX10_0
M0_1/SR256_RE                       4077.1679      2.2      0.1392   4077.0287  0.0000  shift_reg_N256_FIX10_1
M0_1/clk_gate_add_step01_re_pp_np_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_1_1
M0_1/clk_gate_bfly01_im_p_reg_0_       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_1_0
M0_2                               43586.1640     23.2  29709.1076   4664.1743  0.0000  step0_2
M0_2/COUNTER_4                        15.9384      0.0      3.8280     12.1104  0.0000  step_num_counter_NUM4
M0_2/SR128_IM                       2629.6271      1.4      0.1392   2629.4879  0.0000  shift_reg_N128_FIX12_0
M0_2/SR128_RE                       2629.6271      1.4      0.1392   2629.4879  0.0000  shift_reg_N128_FIX12_1
M0_2/SR64_IM                        1413.8544      0.8      0.1392   1413.7152  0.0000  shift_reg_N64_FIX12_0
M0_2/SR64_RE                        1416.6384      0.8      0.1392   1416.4992  0.0000  shift_reg_N64_FIX12_1
M0_2/TWF512                         1105.6656      0.6    220.2840    883.8504  0.0000  twf512
M0_2/TWF512/clk_gate_twf_i_add_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_twf512
M0_2/clk_gate_add_step02_re_pp_np_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step0_2
M0_CBFP                            20376.7916     10.9    250.9776     28.5360  0.0000  module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64
M0_CBFP/cal_n                       1327.9680      0.7   1290.8712     35.5656  0.0000  fft_cbfp_cal_zero_cnt_size5_array_size16_array_num4_din_size23_buffer_depth64_0
M0_CBFP/cal_n/clk_gate_cal_cnt_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_cal_zero_cnt_size5_array_size16_array_num4_din_size23_buffer_depth64_0_0
M0_CBFP/cal_p                       1314.8136      0.7   1279.5960     33.6864  0.0000  fft_cbfp_cal_zero_cnt_size5_array_size16_array_num4_din_size23_buffer_depth64_1
M0_CBFP/cal_p/clk_gate_cal_cnt_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_cal_zero_cnt_size5_array_size16_array_num4_din_size23_buffer_depth64_0_1
M0_CBFP/clk_gate_cnt_reg               1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64
M0_CBFP/im_output_n                 1184.1048      0.6    788.7768    395.3280  0.0000  fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_0
M0_CBFP/im_output_p                 1104.8304      0.6    798.5904    306.2400  0.0000  fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_1
M0_CBFP/im_output_sr_n              1106.9184      0.6      0.0000   1106.9184  0.0000  cbfp_sr_output_array_size16_din_size11_buffer_depth64_0
M0_CBFP/im_sr_n                     2642.1551      1.4      0.1392   2640.4847  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0
M0_CBFP/im_sr_n/clk_gate_dout_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0_0
M0_CBFP/im_sr_p                     2641.6679      1.4      0.1392   2639.9975  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_1
M0_CBFP/im_sr_p/clk_gate_dout_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0_1
M0_CBFP/min_out                      101.7552      0.1     16.9128     78.7176  0.0000  min_val
M0_CBFP/min_out/clk_gate_min_val0_reg_1_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_min_val_7
M0_CBFP/min_out/clk_gate_min_val0_reg_3_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_min_val_5
M0_CBFP/min_out/clk_gate_min_val0_reg_5_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_min_val_3
M0_CBFP/min_out/clk_gate_min_val0_reg_7_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_min_val_1
M0_CBFP/re_output_n                 1224.4032      0.7    820.1664    404.2368  0.0000  fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_2
M0_CBFP/re_output_p                 1114.5744      0.6    808.3344    306.2400  0.0000  fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_3
M0_CBFP/re_output_sr_n              1114.7136      0.6      0.0000   1114.7136  0.0000  cbfp_sr_output_array_size16_din_size11_buffer_depth64_1
M0_CBFP/re_sr_n                     2616.2639      1.4      0.1392   2614.5935  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_2
M0_CBFP/re_sr_n/clk_gate_dout_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0_2
M0_CBFP/re_sr_p                     2601.5783      1.4      0.1392   2599.9079  0.0000  cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3
M0_CBFP/re_sr_p/clk_gate_dout_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0_3
M1_0                                5413.2096      2.9   1548.3216   2726.7192  0.0000  step1_0
M1_0/COUNTER_2                         7.8648      0.0      1.8792      5.9856  0.0000  step10_num_counter_NUM2
M1_0/SR_IM                           563.6208      0.3      0.1392    563.4816  0.0000  shift_reg_N32_FIX11_0
M1_0/SR_RE                           563.6208      0.3      0.1392    563.4816  0.0000  shift_reg_N32_FIX11_1
M1_0/clk_gate_add_step10_re_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step1_0_1
M1_0/clk_gate_index_cnt_reg            1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step1_0_0
M1_1                               12324.6983      6.6   6635.4552   3292.4279  0.0000  step1_1
M1_1/COUNTER_1                        10.5096      0.0      2.2272      8.2824  0.0000  step_num_counter_NUM1
M1_1/SR16_IM                         378.7632      0.2      0.1392    378.6240  0.0000  shift11_reg_FIX12_0
M1_1/SR16_RE                         397.6944      0.2      0.1392    397.5552  0.0000  shift11_reg_FIX12_1
M1_1/SR32_IM                         801.7224      0.4      0.1392    801.5832  0.0000  shift_reg_N32_FIX12_0
M1_1/SR32_RE                         805.0632      0.4      0.1392    804.9240  0.0000  shift_reg_N32_FIX12_1
M1_1/clk_gate_add_step11_re_pp_np_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step1_1_1
M1_1/clk_gate_bfly11_im_p_reg_0_       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step1_1_0
M1_2                               16427.6182      8.7  12851.5703   3540.1343  0.0000  step1_2
M1_2/TWF64                            31.3200      0.0      4.8720     24.9168  0.0000  twf64
M1_2/TWF64/clk_gate_twf_r_reg_0_       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_twf64
M1_2/clk_gate_add_sub_step12_re_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step1_2_2
M1_2/clk_gate_bfly12_im_reg_0_         1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step1_2_0
M1_2/clk_gate_bfly12_re_n_16_reg_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step1_2_1
M1_CBFP                             5298.3000      2.8      8.5608   1470.0216  0.0000  module1_cbfp_cnt_size5_array_size16_array_num4_din_size25_dout_size12_buffer_depth64
M1_CBFP/cal_n                        704.2824      0.4    691.6848     11.0664  0.0000  fft_cbfp_cal_zero_m1_cnt_size5_array_size8_din_size25_0
M1_CBFP/cal_n/clk_gate_cal_cnt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_cal_zero_m1_cnt_size5_array_size8_din_size25_0_0
M1_CBFP/cal_p                        704.8392      0.4    692.6592     10.6488  0.0000  fft_cbfp_cal_zero_m1_cnt_size5_array_size8_din_size25_1
M1_CBFP/cal_p/clk_gate_cal_cnt_reg
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_cal_zero_m1_cnt_size5_array_size8_din_size25_0_1
M1_CBFP/clk_gate_valid_reg             1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_module1_cbfp_cnt_size5_array_size16_array_num4_din_size25_dout_size12_buffer_depth64
M1_CBFP/output_np                   1206.9336      0.6    826.7784    378.6240  0.0000  fft_output_shift_m1_cnt_size5_din_size25_dout_size12_array_size8_0
M1_CBFP/output_np/clk_gate_dout_im_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_output_shift_m1_cnt_size5_din_size25_dout_size12_array_size8_0_0
M1_CBFP/output_pp                   1202.1312      0.6    823.6464    376.9536  0.0000  fft_output_shift_m1_cnt_size5_din_size25_dout_size12_array_size8_1
M1_CBFP/output_pp/clk_gate_dout_im_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_output_shift_m1_cnt_size5_din_size25_dout_size12_array_size8_0_1
M2_0                                2133.4488      1.1    654.0312   1476.3552  0.0000  step2_0
M2_0/clk_gate_add_sub_step20_re_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step2_0_1
M2_0/clk_gate_bfly20_re_reg_0_         1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step2_0_0
M2_1                                3256.0272      1.7   1523.0568   1729.9080  0.0000  step2_1
M2_1/clk_gate_add_sub_step21_im_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step2_1_0
M2_1/clk_gate_bfly21_re_reg_0_         1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step2_1_1
M2_2                                3906.3000      2.1   2236.8744   1667.8944  0.0000  step2_2
M2_2/clk_gate_step22_add_sub_re_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_step2_2
REORDER                            39096.8954     20.8  15067.9825  23930.9161  0.0000  index_reorder
REORDER/clk_gate_not_reordered_im_reg_448_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_64
REORDER/clk_gate_not_reordered_im_reg_449_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_63
REORDER/clk_gate_not_reordered_im_reg_450_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_62
REORDER/clk_gate_not_reordered_im_reg_451_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_61
REORDER/clk_gate_not_reordered_im_reg_452_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_60
REORDER/clk_gate_not_reordered_im_reg_453_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_59
REORDER/clk_gate_not_reordered_im_reg_454_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_58
REORDER/clk_gate_not_reordered_im_reg_455_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_57
REORDER/clk_gate_not_reordered_im_reg_456_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_56
REORDER/clk_gate_not_reordered_im_reg_457_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_55
REORDER/clk_gate_not_reordered_im_reg_458_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_54
REORDER/clk_gate_not_reordered_im_reg_459_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_53
REORDER/clk_gate_not_reordered_im_reg_460_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_52
REORDER/clk_gate_not_reordered_im_reg_461_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_51
REORDER/clk_gate_not_reordered_im_reg_462_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_50
REORDER/clk_gate_not_reordered_im_reg_463_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_49
REORDER/clk_gate_not_reordered_im_reg_464_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_48
REORDER/clk_gate_not_reordered_im_reg_465_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_47
REORDER/clk_gate_not_reordered_im_reg_466_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_46
REORDER/clk_gate_not_reordered_im_reg_467_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_45
REORDER/clk_gate_not_reordered_im_reg_468_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_44
REORDER/clk_gate_not_reordered_im_reg_469_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_43
REORDER/clk_gate_not_reordered_im_reg_470_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_42
REORDER/clk_gate_not_reordered_im_reg_471_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_41
REORDER/clk_gate_not_reordered_im_reg_472_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_40
REORDER/clk_gate_not_reordered_im_reg_473_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_39
REORDER/clk_gate_not_reordered_im_reg_474_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_38
REORDER/clk_gate_not_reordered_im_reg_475_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_37
REORDER/clk_gate_not_reordered_im_reg_476_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_36
REORDER/clk_gate_not_reordered_im_reg_477_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_35
REORDER/clk_gate_not_reordered_im_reg_478_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_34
REORDER/clk_gate_not_reordered_im_reg_479_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_33
REORDER/clk_gate_not_reordered_im_reg_480_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_32
REORDER/clk_gate_not_reordered_im_reg_481_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_31
REORDER/clk_gate_not_reordered_im_reg_482_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_30
REORDER/clk_gate_not_reordered_im_reg_483_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_29
REORDER/clk_gate_not_reordered_im_reg_484_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_28
REORDER/clk_gate_not_reordered_im_reg_485_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_27
REORDER/clk_gate_not_reordered_im_reg_486_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_26
REORDER/clk_gate_not_reordered_im_reg_487_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_25
REORDER/clk_gate_not_reordered_im_reg_488_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_24
REORDER/clk_gate_not_reordered_im_reg_489_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_23
REORDER/clk_gate_not_reordered_im_reg_490_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_22
REORDER/clk_gate_not_reordered_im_reg_491_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_21
REORDER/clk_gate_not_reordered_im_reg_492_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_20
REORDER/clk_gate_not_reordered_im_reg_493_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_19
REORDER/clk_gate_not_reordered_im_reg_494_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_18
REORDER/clk_gate_not_reordered_im_reg_495_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_17
REORDER/clk_gate_not_reordered_im_reg_496_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_16
REORDER/clk_gate_not_reordered_im_reg_497_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_15
REORDER/clk_gate_not_reordered_im_reg_498_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_14
REORDER/clk_gate_not_reordered_im_reg_499_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_13
REORDER/clk_gate_not_reordered_im_reg_500_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_12
REORDER/clk_gate_not_reordered_im_reg_501_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_11
REORDER/clk_gate_not_reordered_im_reg_502_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_10
REORDER/clk_gate_not_reordered_im_reg_503_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_9
REORDER/clk_gate_not_reordered_im_reg_504_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_8
REORDER/clk_gate_not_reordered_im_reg_505_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_7
REORDER/clk_gate_not_reordered_im_reg_506_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_6
REORDER/clk_gate_not_reordered_im_reg_507_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_5
REORDER/clk_gate_not_reordered_im_reg_508_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_4
REORDER/clk_gate_not_reordered_im_reg_509_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_3
REORDER/clk_gate_not_reordered_im_reg_510_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_2
REORDER/clk_gate_not_reordered_im_reg_511_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_reorder_1
dut_idx                             1033.5600      0.6    272.1360    710.8944  0.0000  index_sum
dut_idx/clk_gate_cbfp_indexsum_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_32
dut_idx/clk_gate_cbfp_indexsum_reg_10_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_27
dut_idx/clk_gate_cbfp_indexsum_reg_12_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_26
dut_idx/clk_gate_cbfp_indexsum_reg_14_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_25
dut_idx/clk_gate_cbfp_indexsum_reg_16_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_24
dut_idx/clk_gate_cbfp_indexsum_reg_18_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_23
dut_idx/clk_gate_cbfp_indexsum_reg_20_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_22
dut_idx/clk_gate_cbfp_indexsum_reg_22_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_21
dut_idx/clk_gate_cbfp_indexsum_reg_24_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_20
dut_idx/clk_gate_cbfp_indexsum_reg_26_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_19
dut_idx/clk_gate_cbfp_indexsum_reg_28_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_18
dut_idx/clk_gate_cbfp_indexsum_reg_2_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_31
dut_idx/clk_gate_cbfp_indexsum_reg_30_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_17
dut_idx/clk_gate_cbfp_indexsum_reg_32_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_16
dut_idx/clk_gate_cbfp_indexsum_reg_34_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_15
dut_idx/clk_gate_cbfp_indexsum_reg_36_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_14
dut_idx/clk_gate_cbfp_indexsum_reg_38_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_13
dut_idx/clk_gate_cbfp_indexsum_reg_40_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_12
dut_idx/clk_gate_cbfp_indexsum_reg_42_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_11
dut_idx/clk_gate_cbfp_indexsum_reg_44_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_10
dut_idx/clk_gate_cbfp_indexsum_reg_46_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_9
dut_idx/clk_gate_cbfp_indexsum_reg_48_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_8
dut_idx/clk_gate_cbfp_indexsum_reg_4_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_30
dut_idx/clk_gate_cbfp_indexsum_reg_50_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_7
dut_idx/clk_gate_cbfp_indexsum_reg_52_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_6
dut_idx/clk_gate_cbfp_indexsum_reg_54_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_5
dut_idx/clk_gate_cbfp_indexsum_reg_56_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_4
dut_idx/clk_gate_cbfp_indexsum_reg_58_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_3
dut_idx/clk_gate_cbfp_indexsum_reg_60_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_2
dut_idx/clk_gate_cbfp_indexsum_reg_62_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_1
dut_idx/clk_gate_cbfp_indexsum_reg_6_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_29
dut_idx/clk_gate_cbfp_indexsum_reg_8_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_28
dut_idx/clk_gate_cbfp_min_var_reg_0_
                                       1.5312      0.0      0.0000      1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_index_sum_0
--------------------------------  -----------  -------  ----------  ----------  ------  ---------------------------------------------------------------------------------------------------------
Total                                                   89973.1028  97795.0279  0.0000

1
 
****************************************
Report : qor
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:43:54 2025
****************************************


  Timing Path Group 'fft_clk'
  -----------------------------------
  Levels of Logic:              63.00
  Critical Path Length:       1294.60
  Critical Path Slack:           0.14
  Critical Path Clk Period:   1400.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -24.61
  Total Hold Violation:    -134305.66
  No. of Hold Violations:    19798.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        187
  Hierarchical Port Count:      32308
  Leaf Cell Count:             235491
  Buf/Inv Cell Count:           33021
  Buf Cell Count:                1671
  Inv Cell Count:               31350
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    180252
  Sequential Cell Count:        55239
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    89973.102792
  Noncombinational Area: 97795.027915
  Buf/Inv Area:           7912.545641
  Total Buffer Area:           846.61
  Total Inverter Area:        7065.93
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            187768.130707
  Design Area:          187768.130707


  Design Rules
  -----------------------------------
  Total Number of Nets:        254954
  Nets With Violations:        253068
  Max Trans Violations:        253067
  Max Cap Violations:               0
  Max Fanout Violations:          176
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  897.00
  Logic Optimization:                615.32
  Mapping Optimization:             1439.96
  -----------------------------------------
  Overall Compile Time:             4123.88
  Overall Compile Wall Clock Time:  3107.69

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 24.61  TNS: 134305.66  Number of Violating Paths: 19798

  --------------------------------------------------------------------


1
 
****************************************
Report : resources
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:43:54 2025
****************************************


No resource sharing information to report.

No implementations to report
 
****************************************
Design : index_reorder
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_641 (module2.sv:641)   |
| add_x_2        | DW01_add       | width=3    | add_645_3 (module2.sv:645) |
| add_x_3        | DW01_add       | width=4    | add_645_5 (module2.sv:645) |
| add_x_11       | DW01_add       | width=3    | add_645_3_I2 (module2.sv:645) |
| add_x_12       | DW01_add       | width=4    | add_645_5_I2 (module2.sv:645) |
| add_x_21       | DW01_add       | width=3    | add_645_3_I3 (module2.sv:645) |
| add_x_22       | DW01_add       | width=4    | add_645_5_I3 (module2.sv:645) |
| add_x_31       | DW01_add       | width=3    | add_645_3_I4 (module2.sv:645) |
| add_x_32       | DW01_add       | width=4    | add_645_5_I4 (module2.sv:645) |
| add_x_42       | DW01_add       | width=3    | add_645_3_I5 (module2.sv:645) |
| add_x_43       | DW01_add       | width=4    | add_645_5_I5 (module2.sv:645) |
| add_x_52       | DW01_add       | width=3    | add_645_3_I6 (module2.sv:645) |
| add_x_53       | DW01_add       | width=4    | add_645_5_I6 (module2.sv:645) |
| add_x_63       | DW01_add       | width=3    | add_645_3_I7 (module2.sv:645) |
| add_x_64       | DW01_add       | width=4    | add_645_5_I7 (module2.sv:645) |
| add_x_74       | DW01_add       | width=3    | add_645_3_I8 (module2.sv:645) |
| add_x_75       | DW01_add       | width=4    | add_645_5_I8 (module2.sv:645) |
| add_x_86       | DW01_add       | width=3    | add_645_3_I9 (module2.sv:645) |
| add_x_87       | DW01_add       | width=4    | add_645_5_I9 (module2.sv:645) |
| add_x_96       | DW01_add       | width=3    | add_645_3_I10 (module2.sv:645) |
| add_x_97       | DW01_add       | width=4    | add_645_5_I10 (module2.sv:645) |
| add_x_107      | DW01_add       | width=3    | add_645_3_I11 (module2.sv:645) |
| add_x_108      | DW01_add       | width=4    | add_645_5_I11 (module2.sv:645) |
| add_x_118      | DW01_add       | width=3    | add_645_3_I12 (module2.sv:645) |
| add_x_119      | DW01_add       | width=4    | add_645_5_I12 (module2.sv:645) |
| add_x_130      | DW01_add       | width=3    | add_645_3_I13 (module2.sv:645) |
| add_x_131      | DW01_add       | width=4    | add_645_5_I13 (module2.sv:645) |
| add_x_141      | DW01_add       | width=3    | add_645_3_I14 (module2.sv:645) |
| add_x_142      | DW01_add       | width=4    | add_645_5_I14 (module2.sv:645) |
| add_x_153      | DW01_add       | width=3    | add_645_3_I15 (module2.sv:645) |
| add_x_154      | DW01_add       | width=4    | add_645_5_I15 (module2.sv:645) |
| add_x_165      | DW01_add       | width=3    | add_645_3_I16 (module2.sv:645) |
| add_x_166      | DW01_add       | width=4    | add_645_5_I16 (module2.sv:645) |
| add_x_173      | DW01_inc       | width=5    | add_670 (module2.sv:670)   |
| add_x_174      | DW01_inc       | width=5    | add_685 (module2.sv:685)   |
=============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'add_645_5 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I2 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I2 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I2 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I2 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I2 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I2 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I2 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I2 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_17_I2 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I2 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I3 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I3 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I3 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I3 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I3 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I3 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I3 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I3 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_15_I3 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I3 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I4 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I4 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I4 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I4 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I4 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I4 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I4 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I4 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_15_I4 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I4 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I5 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I5 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I5 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I5 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I5 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I5 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I5 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I5 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_13_I5 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I5 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I6 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I6 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I6 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I6 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I6 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I6 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I6 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I6 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_13_I6 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I6 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I7 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I7 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I7 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I7 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I7 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I7 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I7 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I7 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_13_I7 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I7 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I8 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I8 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I8 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I8 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I8 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I8 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I8 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I8 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_13_I8 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I8 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I9 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I9 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I9 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I9 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I9 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I9 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I9 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I9 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I9 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I9 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I10 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I10 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I10 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I10 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I10 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I10 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I10 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I10 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I10 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I10 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I11 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I11 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I11 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I11 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I11 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I11 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I11 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I11 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I11 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I11 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I12 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I12 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I12 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I12 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I12 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I12 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I12 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I12 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I12 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I12 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I13 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I13 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I13 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I13 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I13 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I13 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I13 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I13 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I13 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I13 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I14 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I14 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I14 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I14 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I14 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I14 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I14 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I14 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I14 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I14 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I15 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I15 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I15 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I15 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I15 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I15 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I15 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I15 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I15 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I15 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_3_I16 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_I16 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_5_I16 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_3_I16 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_7_I16 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_5_I16 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_9_I16 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_7_I16 (module2.sv:645)'.  (HDL-120)

Information: Operator associated with resources 'add_645_11_I16 (module2.sv:645)' in design 'index_reorder' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_645_9_I16 (module2.sv:645)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| add_x_74           | DW01_add         | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| add_x_86           | DW01_add         | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| add_x_96           | DW01_add         | apparch (area)     |                |
| add_x_97           | DW01_add         | apparch (area)     |                |
| add_x_107          | DW01_add         | apparch (area)     |                |
| add_x_108          | DW01_add         | apparch (area)     |                |
| add_x_118          | DW01_add         | apparch (area)     |                |
| add_x_119          | DW01_add         | apparch (area)     |                |
| add_x_130          | DW01_add         | apparch (area)     |                |
| add_x_131          | DW01_add         | apparch (area)     |                |
| add_x_141          | DW01_add         | apparch (area)     |                |
| add_x_142          | DW01_add         | apparch (area)     |                |
| add_x_153          | DW01_add         | apparch (area)     |                |
| add_x_154          | DW01_add         | apparch (area)     |                |
| add_x_165          | DW01_add         | apparch (area)     |                |
| add_x_166          | DW01_add         | apparch (area)     |                |
| add_x_173          | DW01_inc         | apparch (area)     |                |
| add_x_174          | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step2_2
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=16   | add_531_6 (module2.sv:531) |
| sub_x_2        | DW01_sub       | width=16   | sub_536_3 (module2.sv:536) |
| add_x_3        | DW01_add       | width=16   | add_541_6 (module2.sv:541) |
| sub_x_4        | DW01_sub       | width=16   | sub_546_3 (module2.sv:546) |
| add_x_5        | DW01_add       | width=16   | add_531_6_I2 (module2.sv:531) |
| sub_x_6        | DW01_sub       | width=16   | sub_536_3_I2 (module2.sv:536) |
| add_x_7        | DW01_add       | width=16   | add_541_6_I2 (module2.sv:541) |
| sub_x_8        | DW01_sub       | width=16   | sub_546_3_I2 (module2.sv:546) |
| add_x_9        | DW01_add       | width=16   | add_531_6_I3 (module2.sv:531) |
| sub_x_10       | DW01_sub       | width=16   | sub_536_3_I3 (module2.sv:536) |
| add_x_11       | DW01_add       | width=16   | add_541_6_I3 (module2.sv:541) |
| sub_x_12       | DW01_sub       | width=16   | sub_546_3_I3 (module2.sv:546) |
| add_x_13       | DW01_add       | width=16   | add_531_6_I4 (module2.sv:531) |
| sub_x_14       | DW01_sub       | width=16   | sub_536_3_I4 (module2.sv:536) |
| add_x_15       | DW01_add       | width=16   | add_541_6_I4 (module2.sv:541) |
| sub_x_16       | DW01_sub       | width=16   | sub_546_3_I4 (module2.sv:546) |
| add_x_17       | DW01_add       | width=16   | add_531_6_I5 (module2.sv:531) |
| sub_x_18       | DW01_sub       | width=16   | sub_536_3_I5 (module2.sv:536) |
| add_x_19       | DW01_add       | width=16   | add_541_6_I5 (module2.sv:541) |
| sub_x_20       | DW01_sub       | width=16   | sub_546_3_I5 (module2.sv:546) |
| add_x_21       | DW01_add       | width=16   | add_531_6_I6 (module2.sv:531) |
| sub_x_22       | DW01_sub       | width=16   | sub_536_3_I6 (module2.sv:536) |
| add_x_23       | DW01_add       | width=16   | add_541_6_I6 (module2.sv:541) |
| sub_x_24       | DW01_sub       | width=16   | sub_546_3_I6 (module2.sv:546) |
| add_x_25       | DW01_add       | width=16   | add_531_6_I7 (module2.sv:531) |
| sub_x_26       | DW01_sub       | width=16   | sub_536_3_I7 (module2.sv:536) |
| add_x_27       | DW01_add       | width=16   | add_541_6_I7 (module2.sv:541) |
| sub_x_28       | DW01_sub       | width=16   | sub_546_3_I7 (module2.sv:546) |
| add_x_29       | DW01_add       | width=16   | add_531_6_I8 (module2.sv:531) |
| sub_x_30       | DW01_sub       | width=16   | sub_536_3_I8 (module2.sv:536) |
| add_x_31       | DW01_add       | width=16   | add_541_6_I8 (module2.sv:541) |
| sub_x_32       | DW01_sub       | width=16   | sub_546_3_I8 (module2.sv:546) |
| gt_x_33        | DW_cmp         | width=6    | gt_560 (module2.sv:560)    |
| gt_x_34        | DW_cmp         | width=6    | gt_563 (module2.sv:563)    |
| ashr_36        | DW_rightsh     | A_width=16 | sra_564 (module2.sv:564)   |
|                |                | SH_width=32 |                           |
| ashr_37        | DW_rightsh     | A_width=16 | sra_565 (module2.sv:565)   |
|                |                | SH_width=32 |                           |
| sub_x_38       | DW01_sub       | width=7    | sub_567 (module2.sv:567)   |
| ash_39         | DW_leftsh      | A_width=13 | sla_567 (module2.sv:567)   |
|                |                | SH_width=32 |                           |
| sub_x_40       | DW01_sub       | width=7    | sub_568 (module2.sv:568)   |
| ash_41         | DW_leftsh      | A_width=13 | sla_568 (module2.sv:568)   |
|                |                | SH_width=32 |                           |
| ashr_42        | DW_rightsh     | A_width=16 | sra_564_I2 (module2.sv:564) |
                |                | SH_width=32 |                           |
| ashr_43        | DW_rightsh     | A_width=16 | sra_565_I2 (module2.sv:565) |
                |                | SH_width=32 |                           |
| ash_44         | DW_leftsh      | A_width=13 | sla_567_I2 (module2.sv:567) |
                |                | SH_width=32 |                           |
| ash_45         | DW_leftsh      | A_width=13 | sla_568_I2 (module2.sv:568) |
                |                | SH_width=32 |                           |
| ashr_46        | DW_rightsh     | A_width=16 | sra_564_I3 (module2.sv:564) |
                |                | SH_width=32 |                           |
| ashr_47        | DW_rightsh     | A_width=16 | sra_565_I3 (module2.sv:565) |
                |                | SH_width=32 |                           |
| ash_48         | DW_leftsh      | A_width=13 | sla_567_I3 (module2.sv:567) |
                |                | SH_width=32 |                           |
| ash_49         | DW_leftsh      | A_width=13 | sla_568_I3 (module2.sv:568) |
                |                | SH_width=32 |                           |
| ashr_50        | DW_rightsh     | A_width=16 | sra_564_I4 (module2.sv:564) |
                |                | SH_width=32 |                           |
| ashr_51        | DW_rightsh     | A_width=16 | sra_565_I4 (module2.sv:565) |
                |                | SH_width=32 |                           |
| sub_x_52       | DW01_sub       | width=7    | sub_567_I4 (module2.sv:567) |
| ash_53         | DW_leftsh      | A_width=13 | sla_567_I4 (module2.sv:567) |
                |                | SH_width=32 |                           |
| sub_x_54       | DW01_sub       | width=7    | sub_568_I4 (module2.sv:568) |
| ash_55         | DW_leftsh      | A_width=13 | sla_568_I4 (module2.sv:568) |
                |                | SH_width=32 |                           |
| ashr_56        | DW_rightsh     | A_width=16 | sra_564_I5 (module2.sv:564) |
                |                | SH_width=32 |                           |
| ashr_57        | DW_rightsh     | A_width=16 | sra_565_I5 (module2.sv:565) |
                |                | SH_width=32 |                           |
| ash_58         | DW_leftsh      | A_width=13 | sla_567_I5 (module2.sv:567) |
                |                | SH_width=32 |                           |
| ash_59         | DW_leftsh      | A_width=13 | sla_568_I5 (module2.sv:568) |
                |                | SH_width=32 |                           |
| ashr_60        | DW_rightsh     | A_width=16 | sra_564_I6 (module2.sv:564) |
                |                | SH_width=32 |                           |
| ashr_61        | DW_rightsh     | A_width=16 | sra_565_I6 (module2.sv:565) |
                |                | SH_width=32 |                           |
| ash_62         | DW_leftsh      | A_width=13 | sla_567_I6 (module2.sv:567) |
                |                | SH_width=32 |                           |
| ash_63         | DW_leftsh      | A_width=13 | sla_568_I6 (module2.sv:568) |
                |                | SH_width=32 |                           |
| ashr_64        | DW_rightsh     | A_width=16 | sra_564_I7 (module2.sv:564) |
                |                | SH_width=32 |                           |
| ashr_65        | DW_rightsh     | A_width=16 | sra_565_I7 (module2.sv:565) |
                |                | SH_width=32 |                           |
| sub_x_66       | DW01_sub       | width=7    | sub_567_I7 (module2.sv:567) |
| ash_67         | DW_leftsh      | A_width=13 | sla_567_I7 (module2.sv:567) |
                |                | SH_width=32 |                           |
| sub_x_68       | DW01_sub       | width=7    | sub_568_I7 (module2.sv:568) |
| ash_69         | DW_leftsh      | A_width=13 | sla_568_I7 (module2.sv:568) |
                |                | SH_width=32 |                           |
| ashr_70        | DW_rightsh     | A_width=16 | sra_564_I8 (module2.sv:564) |
                |                | SH_width=32 |                           |
| ashr_71        | DW_rightsh     | A_width=16 | sra_565_I8 (module2.sv:565) |
                |                | SH_width=32 |                           |
| ash_72         | DW_leftsh      | A_width=13 | sla_567_I8 (module2.sv:567) |
                |                | SH_width=32 |                           |
| ash_73         | DW_leftsh      | A_width=13 | sla_568_I8 (module2.sv:568) |
                |                | SH_width=32 |                           |
| gt_x_74        | DW_cmp         | width=6    | gt_571_I9 (module2.sv:571) |
| gt_x_75        | DW_cmp         | width=6    | gt_574_I9 (module2.sv:574) |
| sub_x_76       | DW01_sub       | width=7    | sub_575_I9 (module2.sv:575) |
| ashr_77        | DW_rightsh     | A_width=16 | sra_575_I9 (module2.sv:575) |
                |                | SH_width=32 |                           |
| sub_x_78       | DW01_sub       | width=7    | sub_576_I9 (module2.sv:576) |
| ashr_79        | DW_rightsh     | A_width=16 | sra_576_I9 (module2.sv:576) |
                |                | SH_width=32 |                           |
| ash_81         | DW_leftsh      | A_width=13 | sla_578_I9 (module2.sv:578) |
                |                | SH_width=32 |                           |
| ash_82         | DW_leftsh      | A_width=13 | sla_579_I9 (module2.sv:579) |
                |                | SH_width=32 |                           |
| ashr_83        | DW_rightsh     | A_width=16 | sra_575_I10 (module2.sv:575) |
               |                | SH_width=32 |                           |
| ashr_84        | DW_rightsh     | A_width=16 | sra_576_I10 (module2.sv:576) |
               |                | SH_width=32 |                           |
| ash_85         | DW_leftsh      | A_width=13 | sla_578_I10 (module2.sv:578) |
               |                | SH_width=32 |                           |
| ash_86         | DW_leftsh      | A_width=13 | sla_579_I10 (module2.sv:579) |
               |                | SH_width=32 |                           |
| ashr_87        | DW_rightsh     | A_width=16 | sra_575_I11 (module2.sv:575) |
               |                | SH_width=32 |                           |
| ashr_88        | DW_rightsh     | A_width=16 | sra_576_I11 (module2.sv:576) |
               |                | SH_width=32 |                           |
| ash_89         | DW_leftsh      | A_width=13 | sla_578_I11 (module2.sv:578) |
               |                | SH_width=32 |                           |
| ash_90         | DW_leftsh      | A_width=13 | sla_579_I11 (module2.sv:579) |
               |                | SH_width=32 |                           |
| sub_x_91       | DW01_sub       | width=7    | sub_575_I12 (module2.sv:575) |
| ashr_92        | DW_rightsh     | A_width=16 | sra_575_I12 (module2.sv:575) |
               |                | SH_width=32 |                           |
| sub_x_93       | DW01_sub       | width=7    | sub_576_I12 (module2.sv:576) |
| ashr_94        | DW_rightsh     | A_width=16 | sra_576_I12 (module2.sv:576) |
               |                | SH_width=32 |                           |
| ash_95         | DW_leftsh      | A_width=13 | sla_578_I12 (module2.sv:578) |
               |                | SH_width=32 |                           |
| ash_96         | DW_leftsh      | A_width=13 | sla_579_I12 (module2.sv:579) |
               |                | SH_width=32 |                           |
| ashr_97        | DW_rightsh     | A_width=16 | sra_575_I13 (module2.sv:575) |
               |                | SH_width=32 |                           |
| ashr_98        | DW_rightsh     | A_width=16 | sra_576_I13 (module2.sv:576) |
               |                | SH_width=32 |                           |
| ash_99         | DW_leftsh      | A_width=13 | sla_578_I13 (module2.sv:578) |
               |                | SH_width=32 |                           |
| ash_100        | DW_leftsh      | A_width=13 | sla_579_I13 (module2.sv:579) |
               |                | SH_width=32 |                           |
| ashr_101       | DW_rightsh     | A_width=16 | sra_575_I14 (module2.sv:575) |
               |                | SH_width=32 |                           |
| ashr_102       | DW_rightsh     | A_width=16 | sra_576_I14 (module2.sv:576) |
               |                | SH_width=32 |                           |
| ash_103        | DW_leftsh      | A_width=13 | sla_578_I14 (module2.sv:578) |
               |                | SH_width=32 |                           |
| ash_104        | DW_leftsh      | A_width=13 | sla_579_I14 (module2.sv:579) |
               |                | SH_width=32 |                           |
| sub_x_105      | DW01_sub       | width=7    | sub_575_I15 (module2.sv:575) |
| ashr_106       | DW_rightsh     | A_width=16 | sra_575_I15 (module2.sv:575) |
               |                | SH_width=32 |                           |
| sub_x_107      | DW01_sub       | width=7    | sub_576_I15 (module2.sv:576) |
| ashr_108       | DW_rightsh     | A_width=16 | sra_576_I15 (module2.sv:576) |
               |                | SH_width=32 |                           |
| ash_109        | DW_leftsh      | A_width=13 | sla_578_I15 (module2.sv:578) |
               |                | SH_width=32 |                           |
| ash_110        | DW_leftsh      | A_width=13 | sla_579_I15 (module2.sv:579) |
               |                | SH_width=32 |                           |
| ashr_111       | DW_rightsh     | A_width=16 | sra_575_I16 (module2.sv:575) |
               |                | SH_width=32 |                           |
| ashr_112       | DW_rightsh     | A_width=16 | sra_576_I16 (module2.sv:576) |
               |                | SH_width=32 |                           |
| ash_113        | DW_leftsh      | A_width=13 | sla_578_I16 (module2.sv:578) |
               |                | SH_width=32 |                           |
| ash_114        | DW_leftsh      | A_width=13 | sla_579_I16 (module2.sv:579) |
               |                | SH_width=32 |                           |
| sub_x_35       | DW01_sub       | width=7    | sub_564 (module2.sv:564)   |
|                |                |            | sub_564_I4 (module2.sv:564) |
                |                |            | sub_564_I7 (module2.sv:564) |
                |                |            | sub_565 (module2.sv:565)   |
|                |                |            | sub_565_I4 (module2.sv:565) |
                |                |            | sub_565_I7 (module2.sv:565) |
| sub_x_80       | DW01_sub       | width=7    | sub_578_I12 (module2.sv:578) |
               |                |            | sub_578_I15 (module2.sv:578) |
               |                |            | sub_578_I9 (module2.sv:578) |
                |                |            | sub_579_I12 (module2.sv:579) |
               |                |            | sub_579_I15 (module2.sv:579) |
               |                |            | sub_579_I9 (module2.sv:579) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| gt_x_33            | DW_cmp           | apparch (area)     |                |
| gt_x_34            | DW_cmp           | apparch (area)     |                |
| ashr_36            | DW_rightsh       | astr (area)        |                |
| ashr_37            | DW_rightsh       | astr (area)        |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| ash_39             | DW_leftsh        | astr (area)        |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| ash_41             | DW_leftsh        | astr (area)        |                |
| ashr_42            | DW_rightsh       | astr (area)        |                |
| ashr_43            | DW_rightsh       | astr (area)        |                |
| ash_44             | DW_leftsh        | astr (area)        |                |
| ash_45             | DW_leftsh        | astr (area)        |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ashr_47            | DW_rightsh       | astr (area)        |                |
| ash_48             | DW_leftsh        | astr (area)        |                |
| ash_49             | DW_leftsh        | astr (area)        |                |
| ashr_50            | DW_rightsh       | astr (area)        |                |
| ashr_51            | DW_rightsh       | astr (area)        |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| ash_53             | DW_leftsh        | astr (area)        |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| ash_55             | DW_leftsh        | astr (area)        |                |
| ashr_56            | DW_rightsh       | astr (area)        |                |
| ashr_57            | DW_rightsh       | astr (area)        |                |
| ash_58             | DW_leftsh        | astr (area)        |                |
| ash_59             | DW_leftsh        | astr (area)        |                |
| ashr_60            | DW_rightsh       | astr (area)        |                |
| ashr_61            | DW_rightsh       | astr (area)        |                |
| ash_62             | DW_leftsh        | astr (area)        |                |
| ash_63             | DW_leftsh        | astr (area)        |                |
| ashr_64            | DW_rightsh       | astr (area)        |                |
| ashr_65            | DW_rightsh       | astr (area)        |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| ash_67             | DW_leftsh        | astr (area)        |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| ash_69             | DW_leftsh        | astr (area)        |                |
| ashr_70            | DW_rightsh       | astr (area)        |                |
| ashr_71            | DW_rightsh       | astr (area)        |                |
| ash_72             | DW_leftsh        | astr (area)        |                |
| ash_73             | DW_leftsh        | astr (area)        |                |
| gt_x_74            | DW_cmp           | apparch (area)     |                |
| gt_x_75            | DW_cmp           | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| ashr_77            | DW_rightsh       | astr (area)        |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| ashr_79            | DW_rightsh       | astr (area)        |                |
| ash_81             | DW_leftsh        | astr (area)        |                |
| ash_82             | DW_leftsh        | astr (area)        |                |
| ashr_83            | DW_rightsh       | astr (area)        |                |
| ashr_84            | DW_rightsh       | astr (area)        |                |
| ash_85             | DW_leftsh        | astr (area)        |                |
| ash_86             | DW_leftsh        | astr (area)        |                |
| ashr_87            | DW_rightsh       | astr (area)        |                |
| ashr_88            | DW_rightsh       | astr (area)        |                |
| ash_89             | DW_leftsh        | astr (area)        |                |
| ash_90             | DW_leftsh        | astr (area)        |                |
| sub_x_91           | DW01_sub         | apparch (area)     |                |
| ashr_92            | DW_rightsh       | astr (area)        |                |
| sub_x_93           | DW01_sub         | apparch (area)     |                |
| ashr_94            | DW_rightsh       | astr (area)        |                |
| ash_95             | DW_leftsh        | astr (area)        |                |
| ash_96             | DW_leftsh        | astr (area)        |                |
| ashr_97            | DW_rightsh       | astr (area)        |                |
| ashr_98            | DW_rightsh       | astr (area)        |                |
| ash_99             | DW_leftsh        | astr (area)        |                |
| ash_100            | DW_leftsh        | astr (area)        |                |
| ashr_101           | DW_rightsh       | astr (area)        |                |
| ashr_102           | DW_rightsh       | astr (area)        |                |
| ash_103            | DW_leftsh        | astr (area)        |                |
| ash_104            | DW_leftsh        | astr (area)        |                |
| sub_x_105          | DW01_sub         | apparch (area)     |                |
| ashr_106           | DW_rightsh       | astr (area)        |                |
| sub_x_107          | DW01_sub         | apparch (area)     |                |
| ashr_108           | DW_rightsh       | astr (area)        |                |
| ash_109            | DW_leftsh        | astr (area)        |                |
| ash_110            | DW_leftsh        | astr (area)        |                |
| ashr_111           | DW_rightsh       | astr (area)        |                |
| ashr_112           | DW_rightsh       | astr (area)        |                |
| ash_113            | DW_leftsh        | astr (area)        |                |
| ash_114            | DW_leftsh        | astr (area)        |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step2_1
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=14   | add_441_2 (module2.sv:441) |
| add_x_2        | DW01_add       | width=14   | add_442_4 (module2.sv:442) |
| sub_x_3        | DW01_sub       | width=14   | sub_443 (module2.sv:443)   |
| sub_x_4        | DW01_sub       | width=14   | sub_444 (module2.sv:444)   |
| add_x_5        | DW01_add       | width=14   | add_446_2 (module2.sv:446) |
| add_x_6        | DW01_add       | width=14   | add_447_4 (module2.sv:447) |
| sub_x_7        | DW01_sub       | width=14   | sub_448 (module2.sv:448)   |
| sub_x_8        | DW01_sub       | width=14   | sub_449 (module2.sv:449)   |
| add_x_9        | DW01_add       | width=14   | add_441_2_I2 (module2.sv:441) |
| add_x_10       | DW01_add       | width=14   | add_442_4_I2 (module2.sv:442) |
| sub_x_11       | DW01_sub       | width=14   | sub_443_I2 (module2.sv:443) |
| sub_x_12       | DW01_sub       | width=14   | sub_444_I2 (module2.sv:444) |
| add_x_13       | DW01_add       | width=14   | add_446_2_I2 (module2.sv:446) |
| add_x_14       | DW01_add       | width=14   | add_447_4_I2 (module2.sv:447) |
| sub_x_15       | DW01_sub       | width=14   | sub_448_I2 (module2.sv:448) |
| sub_x_16       | DW01_sub       | width=14   | sub_449_I2 (module2.sv:449) |
| add_x_17       | DW01_add       | width=14   | add_441_2_I3 (module2.sv:441) |
| add_x_18       | DW01_add       | width=14   | add_442_4_I3 (module2.sv:442) |
| sub_x_19       | DW01_sub       | width=14   | sub_443_I3 (module2.sv:443) |
| sub_x_20       | DW01_sub       | width=14   | sub_444_I3 (module2.sv:444) |
| add_x_21       | DW01_add       | width=14   | add_446_2_I3 (module2.sv:446) |
| add_x_22       | DW01_add       | width=14   | add_447_4_I3 (module2.sv:447) |
| sub_x_23       | DW01_sub       | width=14   | sub_448_I3 (module2.sv:448) |
| sub_x_24       | DW01_sub       | width=14   | sub_449_I3 (module2.sv:449) |
| add_x_25       | DW01_add       | width=14   | add_441_2_I4 (module2.sv:441) |
| add_x_26       | DW01_add       | width=14   | add_442_4_I4 (module2.sv:442) |
| sub_x_27       | DW01_sub       | width=14   | sub_443_I4 (module2.sv:443) |
| sub_x_28       | DW01_sub       | width=14   | sub_444_I4 (module2.sv:444) |
| add_x_29       | DW01_add       | width=14   | add_446_2_I4 (module2.sv:446) |
| add_x_30       | DW01_add       | width=14   | add_447_4_I4 (module2.sv:447) |
| sub_x_31       | DW01_sub       | width=14   | sub_448_I4 (module2.sv:448) |
| sub_x_32       | DW01_sub       | width=14   | sub_449_I4 (module2.sv:449) |
| DP_OP_371J12_122_7692           |            |                            |
|                | DP_OP_371J12_122_7692 |     |                            |
| DP_OP_372J12_123_7692           |            |                            |
|                | DP_OP_372J12_123_7692 |     |                            |
| DP_OP_373J12_124_7692           |            |                            |
|                | DP_OP_373J12_124_7692 |     |                            |
| DP_OP_374J12_125_7692           |            |                            |
|                | DP_OP_374J12_125_7692 |     |                            |
| sub_x_55       | DW01_sub       | width=23   | add_464_I4 (module2.sv:464) |
                |                |            | sub_464_I4 (module2.sv:464) |
| sub_x_56       | DW01_sub       | width=23   | add_464_I12 (module2.sv:464) |
               |                |            | sub_464_I12 (module2.sv:464) |
=============================================================================

Datapath Report for DP_OP_371J12_122_7692
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_371J12_122_7692 | add_140_C468_2_I6_rn (function.sv:140)             |
|                      | add_140_2_C468_2_I6_rn (function.sv:140)            |
|                      | add_140_3_C468_2_I6_rn (function.sv:140)            |
|                      | add_140_4_C468_2_I6_rn (function.sv:140)            |
|                      | add_140_C468_I6_rn (function.sv:140)                |
|                      | add_140_2_C468_I6_rn (function.sv:140)              |
|                      | add_140_3_C468_I6_rn (function.sv:140)              |
|                      | add_140_4_C468_I6_rn (function.sv:140)              |
|                      | add_468_I6 (module2.sv:468)                         |
|                      | add_468_2_I6 (module2.sv:468)                       |
|                      | add_140_C469_2_I6_rn (function.sv:140)              |
|                      | add_140_2_C469_2_I6_rn (function.sv:140)            |
|                      | add_140_3_C469_2_I6_rn (function.sv:140)            |
|                      | add_140_4_C469_2_I6_rn (function.sv:140)            |
|                      | add_140_C469_I6_rn (function.sv:140)                |
|                      | add_140_2_C469_I6_rn (function.sv:140)              |
|                      | add_140_3_C469_I6_rn (function.sv:140)              |
|                      | add_140_4_C469_I6_rn (function.sv:140)              |
|                      | sub_469_I6 (module2.sv:469)                         |
|                      | add_469_I6 (module2.sv:469)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T340  | IFO  | Signed   | 22    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:140 function.sv:468 function.sv:469 ) |
| T352  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( function.sv:140 function.sv:468 function.sv:469 ) |
| O1    | PO   | Signed   | 23    | T340 + T352 ( function.sv:140 function.sv:468 ) |
| O2    | PO   | Signed   | 23    | T340 - T352 ( function.sv:140 function.sv:469 ) |
==============================================================================

Datapath Report for DP_OP_372J12_123_7692
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_372J12_123_7692 | add_140_C473_I8_rn (function.sv:140)               |
|                      | add_140_2_C473_I8_rn (function.sv:140)              |
|                      | add_140_3_C473_I8_rn (function.sv:140)              |
|                      | add_140_4_C473_I8_rn (function.sv:140)              |
|                      | add_144_C473_I8_rn (function.sv:144)                |
|                      | add_144_2_C473_I8_rn (function.sv:144)              |
|                      | add_144_3_C473_I8_rn (function.sv:144)              |
|                      | add_144_4_C473_I8_rn (function.sv:144)              |
|                      | sub_144_C473_I8_rn (function.sv:144)                |
|                      | add_473_I8 (module2.sv:473)                         |
|                      | add_473_2_I8 (module2.sv:473)                       |
|                      | add_140_C474_I8_rn (function.sv:140)                |
|                      | add_140_2_C474_I8_rn (function.sv:140)              |
|                      | add_140_3_C474_I8_rn (function.sv:140)              |
|                      | add_140_4_C474_I8_rn (function.sv:140)              |
|                      | add_144_C474_I8_rn (function.sv:144)                |
|                      | add_144_2_C474_I8_rn (function.sv:144)              |
|                      | add_144_3_C474_I8_rn (function.sv:144)              |
|                      | add_144_4_C474_I8_rn (function.sv:144)              |
|                      | sub_144_C474_I8_rn (function.sv:144)                |
|                      | sub_474_I8 (module2.sv:474)                         |
|                      | add_474_I8 (module2.sv:474)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T328  | IFO  | Signed   | 23    | $unsigned(23'b00000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:140 function.sv:144 function.sv:473 function.sv:474 ) |
| T364  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( function.sv:140 function.sv:144 function.sv:473 function.sv:474 ) |
| O1    | PO   | Signed   | 23    | T328 + T364 ( function.sv:140 function.sv:144 function.sv:473 ) |
| O2    | PO   | Signed   | 23    | T328 - T364 ( function.sv:140 function.sv:144 function.sv:474 ) |
==============================================================================

Datapath Report for DP_OP_373J12_124_7692
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_373J12_124_7692 | add_140_C468_2_I14_rn (function.sv:140)            |
|                      | add_140_2_C468_2_I14_rn (function.sv:140)           |
|                      | add_140_3_C468_2_I14_rn (function.sv:140)           |
|                      | add_140_4_C468_2_I14_rn (function.sv:140)           |
|                      | add_140_C468_I14_rn (function.sv:140)               |
|                      | add_140_2_C468_I14_rn (function.sv:140)             |
|                      | add_140_3_C468_I14_rn (function.sv:140)             |
|                      | add_140_4_C468_I14_rn (function.sv:140)             |
|                      | add_468_I14 (module2.sv:468)                        |
|                      | add_468_2_I14 (module2.sv:468)                      |
|                      | add_140_C469_2_I14_rn (function.sv:140)             |
|                      | add_140_2_C469_2_I14_rn (function.sv:140)           |
|                      | add_140_3_C469_2_I14_rn (function.sv:140)           |
|                      | add_140_4_C469_2_I14_rn (function.sv:140)           |
|                      | add_140_C469_I14_rn (function.sv:140)               |
|                      | add_140_2_C469_I14_rn (function.sv:140)             |
|                      | add_140_3_C469_I14_rn (function.sv:140)             |
|                      | add_140_4_C469_I14_rn (function.sv:140)             |
|                      | sub_469_I14 (module2.sv:469)                        |
|                      | add_469_I14 (module2.sv:469)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T346  | IFO  | Signed   | 22    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:140 function.sv:468 function.sv:469 ) |
| T358  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( function.sv:140 function.sv:468 function.sv:469 ) |
| O1    | PO   | Signed   | 23    | T346 + T358 ( function.sv:140 function.sv:468 ) |
| O2    | PO   | Signed   | 23    | T346 - T358 ( function.sv:140 function.sv:469 ) |
==============================================================================

Datapath Report for DP_OP_374J12_125_7692
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_374J12_125_7692 | add_140_C473_I16_rn (function.sv:140)              |
|                      | add_140_2_C473_I16_rn (function.sv:140)             |
|                      | add_140_3_C473_I16_rn (function.sv:140)             |
|                      | add_140_4_C473_I16_rn (function.sv:140)             |
|                      | add_144_C473_I16_rn (function.sv:144)               |
|                      | add_144_2_C473_I16_rn (function.sv:144)             |
|                      | add_144_3_C473_I16_rn (function.sv:144)             |
|                      | add_144_4_C473_I16_rn (function.sv:144)             |
|                      | sub_144_C473_I16_rn (function.sv:144)               |
|                      | add_473_I16 (module2.sv:473)                        |
|                      | add_473_2_I16 (module2.sv:473)                      |
|                      | add_140_C474_I16_rn (function.sv:140)               |
|                      | add_140_2_C474_I16_rn (function.sv:140)             |
|                      | add_140_3_C474_I16_rn (function.sv:140)             |
|                      | add_140_4_C474_I16_rn (function.sv:140)             |
|                      | add_144_C474_I16_rn (function.sv:144)               |
|                      | add_144_2_C474_I16_rn (function.sv:144)             |
|                      | add_144_3_C474_I16_rn (function.sv:144)             |
|                      | add_144_4_C474_I16_rn (function.sv:144)             |
|                      | sub_144_C474_I16_rn (function.sv:144)               |
|                      | sub_474_I16 (module2.sv:474)                        |
|                      | add_474_I16 (module2.sv:474)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 21    |                                          |
| I2    | PI   | Signed   | 19    |                                          |
| I3    | PI   | Signed   | 18    |                                          |
| I4    | PI   | Signed   | 16    |                                          |
| I5    | PI   | Signed   | 14    |                                          |
| I6    | PI   | Signed   | 21    |                                          |
| I7    | PI   | Signed   | 19    |                                          |
| I8    | PI   | Signed   | 18    |                                          |
| I9    | PI   | Signed   | 16    |                                          |
| I10   | PI   | Signed   | 14    |                                          |
| T334  | IFO  | Signed   | 23    | $unsigned(23'b00000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:140 function.sv:144 function.sv:473 function.sv:474 ) |
| T370  | IFO  | Signed   | 22    | I6 + I7 + I8 + I9 + I10 ( function.sv:140 function.sv:144 function.sv:473 function.sv:474 ) |
| O1    | PO   | Signed   | 23    | T334 + T370 ( function.sv:140 function.sv:144 function.sv:473 ) |
| O2    | PO   | Signed   | 23    | T334 - T370 ( function.sv:140 function.sv:144 function.sv:474 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| DP_OP_371J12_122_7692                 |                    |                |
|                    | DP_OP_371J12_122_7692 | str (area)    |                |
| DP_OP_372J12_123_7692                 |                    |                |
|                    | DP_OP_372J12_123_7692 | str (area)    |                |
| DP_OP_373J12_124_7692                 |                    |                |
|                    | DP_OP_373J12_124_7692 | str (area)    |                |
| DP_OP_374J12_125_7692                 |                    |                |
|                    | DP_OP_374J12_125_7692 | str (area)    |                |
===============================================================================

 
****************************************
Design : step2_0
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=13   | add_365_2 (module2.sv:365) |
| add_x_2        | DW01_add       | width=13   | add_366_2 (module2.sv:366) |
| sub_x_3        | DW01_sub       | width=13   | sub_367 (module2.sv:367)   |
| sub_x_4        | DW01_sub       | width=13   | sub_368 (module2.sv:368)   |
| add_x_5        | DW01_add       | width=13   | add_365_2_I2 (module2.sv:365) |
| add_x_6        | DW01_add       | width=13   | add_366_2_I2 (module2.sv:366) |
| sub_x_7        | DW01_sub       | width=13   | sub_367_I2 (module2.sv:367) |
| sub_x_8        | DW01_sub       | width=13   | sub_368_I2 (module2.sv:368) |
| add_x_9        | DW01_add       | width=13   | add_365_2_I3 (module2.sv:365) |
| add_x_10       | DW01_add       | width=13   | add_366_2_I3 (module2.sv:366) |
| sub_x_11       | DW01_sub       | width=13   | sub_367_I3 (module2.sv:367) |
| sub_x_12       | DW01_sub       | width=13   | sub_368_I3 (module2.sv:368) |
| add_x_13       | DW01_add       | width=13   | add_365_2_I4 (module2.sv:365) |
| add_x_14       | DW01_add       | width=13   | add_366_2_I4 (module2.sv:366) |
| sub_x_15       | DW01_sub       | width=13   | sub_367_I4 (module2.sv:367) |
| sub_x_16       | DW01_sub       | width=13   | sub_368_I4 (module2.sv:368) |
| add_x_17       | DW01_add       | width=13   | add_370_4_I5 (module2.sv:370) |
| add_x_18       | DW01_add       | width=13   | add_371_4_I5 (module2.sv:371) |
| sub_x_19       | DW01_sub       | width=13   | sub_372_I5 (module2.sv:372) |
| sub_x_20       | DW01_sub       | width=13   | sub_373_I5 (module2.sv:373) |
| add_x_21       | DW01_add       | width=13   | add_370_4_I6 (module2.sv:370) |
| add_x_22       | DW01_add       | width=13   | add_371_4_I6 (module2.sv:371) |
| sub_x_23       | DW01_sub       | width=13   | sub_372_I6 (module2.sv:372) |
| sub_x_24       | DW01_sub       | width=13   | sub_373_I6 (module2.sv:373) |
| add_x_25       | DW01_add       | width=13   | add_370_4_I7 (module2.sv:370) |
| add_x_26       | DW01_add       | width=13   | add_371_4_I7 (module2.sv:371) |
| sub_x_27       | DW01_sub       | width=13   | sub_372_I7 (module2.sv:372) |
| sub_x_28       | DW01_sub       | width=13   | sub_373_I7 (module2.sv:373) |
| add_x_29       | DW01_add       | width=13   | add_370_4_I8 (module2.sv:370) |
| add_x_30       | DW01_add       | width=13   | add_371_4_I8 (module2.sv:371) |
| sub_x_31       | DW01_sub       | width=13   | sub_372_I8 (module2.sv:372) |
| sub_x_32       | DW01_sub       | width=13   | sub_373_I8 (module2.sv:373) |
| sub_x_33       | DW01_sub       | width=13   | sub_388_I7 (module2.sv:388) |
| sub_x_34       | DW01_sub       | width=13   | sub_388_I8 (module2.sv:388) |
| sub_x_35       | DW01_sub       | width=13   | sub_388_I15 (module2.sv:388) |
| sub_x_36       | DW01_sub       | width=13   | sub_388_I16 (module2.sv:388) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : index_sum
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_38 (module2.sv:38)     |
| add_x_18       | DW01_inc       | width=5    | add_183 (module2.sv:183)   |
| add_x_2        | DW01_add       | width=6    | add_43 (module2.sv:43)     |
|                |                |            | add_47 (module2.sv:47)     |
|                |                |            | add_51 (module2.sv:51)     |
|                |                |            | add_55 (module2.sv:55)     |
| add_x_3        | DW01_add       | width=6    | add_44 (module2.sv:44)     |
|                |                |            | add_48 (module2.sv:48)     |
|                |                |            | add_52 (module2.sv:52)     |
|                |                |            | add_56 (module2.sv:56)     |
| add_x_4        | DW01_add       | width=6    | add_59 (module2.sv:59)     |
|                |                |            | add_63 (module2.sv:63)     |
|                |                |            | add_67 (module2.sv:67)     |
|                |                |            | add_71 (module2.sv:71)     |
| add_x_5        | DW01_add       | width=6    | add_60 (module2.sv:60)     |
|                |                |            | add_64 (module2.sv:64)     |
|                |                |            | add_68 (module2.sv:68)     |
|                |                |            | add_72 (module2.sv:72)     |
| add_x_6        | DW01_add       | width=6    | add_75 (module2.sv:75)     |
|                |                |            | add_79 (module2.sv:79)     |
|                |                |            | add_83 (module2.sv:83)     |
|                |                |            | add_87 (module2.sv:87)     |
| add_x_7        | DW01_add       | width=6    | add_76 (module2.sv:76)     |
|                |                |            | add_80 (module2.sv:80)     |
|                |                |            | add_84 (module2.sv:84)     |
|                |                |            | add_88 (module2.sv:88)     |
| add_x_8        | DW01_add       | width=6    | add_103 (module2.sv:103)   |
|                |                |            | add_91 (module2.sv:91)     |
|                |                |            | add_95 (module2.sv:95)     |
|                |                |            | add_99 (module2.sv:99)     |
| add_x_9        | DW01_add       | width=6    | add_100 (module2.sv:100)   |
|                |                |            | add_104 (module2.sv:104)   |
|                |                |            | add_92 (module2.sv:92)     |
|                |                |            | add_96 (module2.sv:96)     |
| add_x_10       | DW01_add       | width=6    | add_108 (module2.sv:108)   |
|                |                |            | add_112 (module2.sv:112)   |
|                |                |            | add_116 (module2.sv:116)   |
|                |                |            | add_120 (module2.sv:120)   |
| add_x_11       | DW01_add       | width=6    | add_109 (module2.sv:109)   |
|                |                |            | add_113 (module2.sv:113)   |
|                |                |            | add_117 (module2.sv:117)   |
|                |                |            | add_121 (module2.sv:121)   |
| add_x_12       | DW01_add       | width=6    | add_125 (module2.sv:125)   |
|                |                |            | add_129 (module2.sv:129)   |
|                |                |            | add_133 (module2.sv:133)   |
|                |                |            | add_137 (module2.sv:137)   |
| add_x_13       | DW01_add       | width=6    | add_126 (module2.sv:126)   |
|                |                |            | add_130 (module2.sv:130)   |
|                |                |            | add_134 (module2.sv:134)   |
|                |                |            | add_138 (module2.sv:138)   |
| add_x_14       | DW01_add       | width=6    | add_141 (module2.sv:141)   |
|                |                |            | add_145 (module2.sv:145)   |
|                |                |            | add_149 (module2.sv:149)   |
|                |                |            | add_153 (module2.sv:153)   |
| add_x_15       | DW01_add       | width=6    | add_142 (module2.sv:142)   |
|                |                |            | add_146 (module2.sv:146)   |
|                |                |            | add_150 (module2.sv:150)   |
|                |                |            | add_154 (module2.sv:154)   |
| add_x_16       | DW01_add       | width=6    | add_157 (module2.sv:157)   |
|                |                |            | add_161 (module2.sv:161)   |
|                |                |            | add_165 (module2.sv:165)   |
|                |                |            | add_169 (module2.sv:169)   |
| add_x_17       | DW01_add       | width=6    | add_158 (module2.sv:158)   |
|                |                |            | add_162 (module2.sv:162)   |
|                |                |            | add_166 (module2.sv:166)   |
|                |                |            | add_170 (module2.sv:170)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_18           | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : module1_cbfp_cnt_size5_array_size16_array_num4_din_size25_dout_size12_buffer_depth64
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/module1_cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=6    | gt_74 (module1_cbfp.sv:74) |
| add_x_2        | DW01_inc       | width=6    | add_80 (module1_cbfp.sv:80) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_output_shift_m1_cnt_size5_din_size25_dout_size12_array_size8_0
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=5    | gt_166 (cbfp_datapath.sv:166) |
| ash_3          | DW_leftsh      | A_width=12 | sla_167 (cbfp_datapath.sv:167) |
             |                | SH_width=32 |                           |
| ash_4          | DW_leftsh      | A_width=12 | sla_168 (cbfp_datapath.sv:168) |
             |                | SH_width=32 |                           |
| sub_x_5        | DW01_sub       | width=6    | sub_170 (cbfp_datapath.sv:170) |
| ashr_6         | DW_rightsh     | A_width=25 | sra_170 (cbfp_datapath.sv:170) |
             |                | SH_width=32 |                           |
| sub_x_7        | DW01_sub       | width=6    | sub_171 (cbfp_datapath.sv:171) |
| ashr_8         | DW_rightsh     | A_width=25 | sra_171 (cbfp_datapath.sv:171) |
             |                | SH_width=32 |                           |
| ash_9          | DW_leftsh      | A_width=12 | sla_167_I2 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_10         | DW_leftsh      | A_width=12 | sla_168_I2 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_11        | DW_rightsh     | A_width=25 | sra_170_I2 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_12        | DW_rightsh     | A_width=25 | sra_171_I2 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_13         | DW_leftsh      | A_width=12 | sla_167_I3 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_14         | DW_leftsh      | A_width=12 | sla_168_I3 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_15        | DW_rightsh     | A_width=25 | sra_170_I3 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_16        | DW_rightsh     | A_width=25 | sra_171_I3 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_17         | DW_leftsh      | A_width=12 | sla_167_I4 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_18         | DW_leftsh      | A_width=12 | sla_168_I4 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| sub_x_19       | DW01_sub       | width=6    | sub_170_I4 (cbfp_datapath.sv:170) |
| ashr_20        | DW_rightsh     | A_width=25 | sra_170_I4 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| sub_x_21       | DW01_sub       | width=6    | sub_171_I4 (cbfp_datapath.sv:171) |
| ashr_22        | DW_rightsh     | A_width=25 | sra_171_I4 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=12 | sla_167_I5 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_24         | DW_leftsh      | A_width=12 | sla_168_I5 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_25        | DW_rightsh     | A_width=25 | sra_170_I5 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_26        | DW_rightsh     | A_width=25 | sra_171_I5 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_27         | DW_leftsh      | A_width=12 | sla_167_I6 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_28         | DW_leftsh      | A_width=12 | sla_168_I6 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_29        | DW_rightsh     | A_width=25 | sra_170_I6 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_30        | DW_rightsh     | A_width=25 | sra_171_I6 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_31         | DW_leftsh      | A_width=12 | sla_167_I7 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_32         | DW_leftsh      | A_width=12 | sla_168_I7 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| sub_x_33       | DW01_sub       | width=6    | sub_170_I7 (cbfp_datapath.sv:170) |
| ashr_34        | DW_rightsh     | A_width=25 | sra_170_I7 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| sub_x_35       | DW01_sub       | width=6    | sub_171_I7 (cbfp_datapath.sv:171) |
| ashr_36        | DW_rightsh     | A_width=25 | sra_171_I7 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_37         | DW_leftsh      | A_width=12 | sla_167_I8 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_38         | DW_leftsh      | A_width=12 | sla_168_I8 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_39        | DW_rightsh     | A_width=25 | sra_170_I8 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_40        | DW_rightsh     | A_width=25 | sra_171_I8 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| sub_x_2        | DW01_sub       | width=6    | sub_167 (cbfp_datapath.sv:167) |
             |                |            | sub_167_I4 (cbfp_datapath.sv:167) |
          |                |            | sub_167_I7 (cbfp_datapath.sv:167) |
          |                |            | sub_168 (cbfp_datapath.sv:168) |
             |                |            | sub_168_I4 (cbfp_datapath.sv:168) |
          |                |            | sub_168_I7 (cbfp_datapath.sv:168) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| ash_3              | DW_leftsh        | astr (area)        |                |
| ash_4              | DW_leftsh        | astr (area)        |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| ashr_6             | DW_rightsh       | astr (area)        |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| ashr_8             | DW_rightsh       | astr (area)        |                |
| ash_9              | DW_leftsh        | astr (area)        |                |
| ash_10             | DW_leftsh        | astr (area)        |                |
| ashr_11            | DW_rightsh       | astr (area)        |                |
| ashr_12            | DW_rightsh       | astr (area)        |                |
| ash_13             | DW_leftsh        | astr (area)        |                |
| ash_14             | DW_leftsh        | astr (area)        |                |
| ashr_15            | DW_rightsh       | astr (area)        |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
| ash_17             | DW_leftsh        | astr (area)        |                |
| ash_18             | DW_leftsh        | astr (area)        |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| ashr_20            | DW_rightsh       | astr (area)        |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| ash_24             | DW_leftsh        | astr (area)        |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ashr_26            | DW_rightsh       | astr (area)        |                |
| ash_27             | DW_leftsh        | astr (area)        |                |
| ash_28             | DW_leftsh        | astr (area)        |                |
| ashr_29            | DW_rightsh       | astr (area)        |                |
| ashr_30            | DW_rightsh       | astr (area)        |                |
| ash_31             | DW_leftsh        | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| ashr_36            | DW_rightsh       | astr (area)        |                |
| ash_37             | DW_leftsh        | astr (area)        |                |
| ash_38             | DW_leftsh        | astr (area)        |                |
| ashr_39            | DW_rightsh       | astr (area)        |                |
| ashr_40            | DW_rightsh       | astr (area)        |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_output_shift_m1_cnt_size5_din_size25_dout_size12_array_size8_1
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=5    | gt_166 (cbfp_datapath.sv:166) |
| ash_3          | DW_leftsh      | A_width=12 | sla_167 (cbfp_datapath.sv:167) |
             |                | SH_width=32 |                           |
| ash_4          | DW_leftsh      | A_width=12 | sla_168 (cbfp_datapath.sv:168) |
             |                | SH_width=32 |                           |
| sub_x_5        | DW01_sub       | width=6    | sub_170 (cbfp_datapath.sv:170) |
| ashr_6         | DW_rightsh     | A_width=25 | sra_170 (cbfp_datapath.sv:170) |
             |                | SH_width=32 |                           |
| sub_x_7        | DW01_sub       | width=6    | sub_171 (cbfp_datapath.sv:171) |
| ashr_8         | DW_rightsh     | A_width=25 | sra_171 (cbfp_datapath.sv:171) |
             |                | SH_width=32 |                           |
| ash_9          | DW_leftsh      | A_width=12 | sla_167_I2 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_10         | DW_leftsh      | A_width=12 | sla_168_I2 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_11        | DW_rightsh     | A_width=25 | sra_170_I2 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_12        | DW_rightsh     | A_width=25 | sra_171_I2 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_13         | DW_leftsh      | A_width=12 | sla_167_I3 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_14         | DW_leftsh      | A_width=12 | sla_168_I3 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_15        | DW_rightsh     | A_width=25 | sra_170_I3 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_16        | DW_rightsh     | A_width=25 | sra_171_I3 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_17         | DW_leftsh      | A_width=12 | sla_167_I4 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_18         | DW_leftsh      | A_width=12 | sla_168_I4 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| sub_x_19       | DW01_sub       | width=6    | sub_170_I4 (cbfp_datapath.sv:170) |
| ashr_20        | DW_rightsh     | A_width=25 | sra_170_I4 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| sub_x_21       | DW01_sub       | width=6    | sub_171_I4 (cbfp_datapath.sv:171) |
| ashr_22        | DW_rightsh     | A_width=25 | sra_171_I4 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=12 | sla_167_I5 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_24         | DW_leftsh      | A_width=12 | sla_168_I5 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_25        | DW_rightsh     | A_width=25 | sra_170_I5 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_26        | DW_rightsh     | A_width=25 | sra_171_I5 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_27         | DW_leftsh      | A_width=12 | sla_167_I6 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_28         | DW_leftsh      | A_width=12 | sla_168_I6 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_29        | DW_rightsh     | A_width=25 | sra_170_I6 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_30        | DW_rightsh     | A_width=25 | sra_171_I6 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_31         | DW_leftsh      | A_width=12 | sla_167_I7 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_32         | DW_leftsh      | A_width=12 | sla_168_I7 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| sub_x_33       | DW01_sub       | width=6    | sub_170_I7 (cbfp_datapath.sv:170) |
| ashr_34        | DW_rightsh     | A_width=25 | sra_170_I7 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| sub_x_35       | DW01_sub       | width=6    | sub_171_I7 (cbfp_datapath.sv:171) |
| ashr_36        | DW_rightsh     | A_width=25 | sra_171_I7 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| ash_37         | DW_leftsh      | A_width=12 | sla_167_I8 (cbfp_datapath.sv:167) |
          |                | SH_width=32 |                           |
| ash_38         | DW_leftsh      | A_width=12 | sla_168_I8 (cbfp_datapath.sv:168) |
          |                | SH_width=32 |                           |
| ashr_39        | DW_rightsh     | A_width=25 | sra_170_I8 (cbfp_datapath.sv:170) |
          |                | SH_width=32 |                           |
| ashr_40        | DW_rightsh     | A_width=25 | sra_171_I8 (cbfp_datapath.sv:171) |
          |                | SH_width=32 |                           |
| sub_x_2        | DW01_sub       | width=6    | sub_167 (cbfp_datapath.sv:167) |
             |                |            | sub_167_I4 (cbfp_datapath.sv:167) |
          |                |            | sub_167_I7 (cbfp_datapath.sv:167) |
          |                |            | sub_168 (cbfp_datapath.sv:168) |
             |                |            | sub_168_I4 (cbfp_datapath.sv:168) |
          |                |            | sub_168_I7 (cbfp_datapath.sv:168) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| ash_3              | DW_leftsh        | astr (area)        |                |
| ash_4              | DW_leftsh        | astr (area)        |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| ashr_6             | DW_rightsh       | astr (area)        |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| ashr_8             | DW_rightsh       | astr (area)        |                |
| ash_9              | DW_leftsh        | astr (area)        |                |
| ash_10             | DW_leftsh        | astr (area)        |                |
| ashr_11            | DW_rightsh       | astr (area)        |                |
| ashr_12            | DW_rightsh       | astr (area)        |                |
| ash_13             | DW_leftsh        | astr (area)        |                |
| ash_14             | DW_leftsh        | astr (area)        |                |
| ashr_15            | DW_rightsh       | astr (area)        |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
| ash_17             | DW_leftsh        | astr (area)        |                |
| ash_18             | DW_leftsh        | astr (area)        |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| ashr_20            | DW_rightsh       | astr (area)        |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| ash_24             | DW_leftsh        | astr (area)        |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ashr_26            | DW_rightsh       | astr (area)        |                |
| ash_27             | DW_leftsh        | astr (area)        |                |
| ash_28             | DW_leftsh        | astr (area)        |                |
| ashr_29            | DW_rightsh       | astr (area)        |                |
| ashr_30            | DW_rightsh       | astr (area)        |                |
| ash_31             | DW_leftsh        | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| ashr_36            | DW_rightsh       | astr (area)        |                |
| ash_37             | DW_leftsh        | astr (area)        |                |
| ash_38             | DW_leftsh        | astr (area)        |                |
| ashr_39            | DW_rightsh       | astr (area)        |                |
| ashr_40            | DW_rightsh       | astr (area)        |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_cbfp_cal_zero_m1_cnt_size5_array_size8_din_size25_0
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_116_C131_rn (function.sv:116) |
| lt_x_2         | DW_cmp         | width=5    | lt_116_I2_C131_rn (function.sv:116) |
| lt_x_3         | DW_cmp         | width=5    | lt_116_I3_C131_rn (function.sv:116) |
| lt_x_4         | DW_cmp         | width=5    | lt_116_I4_C131_rn (function.sv:116) |
| lt_x_5         | DW_cmp         | width=5    | lt_116_I5_C131_rn (function.sv:116) |
| lt_x_6         | DW_cmp         | width=5    | lt_116_I6_C131_rn (function.sv:116) |
| lt_x_7         | DW_cmp         | width=5    | lt_116_I7_C131_rn (function.sv:116) |
| lt_x_8         | DW_cmp         | width=5    | lt_116_I8_C131_rn (function.sv:116) |
| lt_x_9         | DW_cmp         | width=5    | lt_116_I9_C131_rn (function.sv:116) |
| lt_x_10        | DW_cmp         | width=5    | lt_116_I10_C131_rn (function.sv:116) |
| lt_x_11        | DW_cmp         | width=5    | lt_116_I11_C131_rn (function.sv:116) |
| lt_x_12        | DW_cmp         | width=5    | lt_116_I12_C131_rn (function.sv:116) |
| lt_x_13        | DW_cmp         | width=5    | lt_116_I13_C131_rn (function.sv:116) |
| lt_x_14        | DW_cmp         | width=5    | lt_116_I14_C131_rn (function.sv:116) |
| lt_x_15        | DW_cmp         | width=5    | lt_116_I15_C131_rn (function.sv:116) |
| lt_x_16        | DW_cmp         | width=5    | lt_116_I16_C131_rn (function.sv:116) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| lt_x_16            | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_cbfp_cal_zero_m1_cnt_size5_array_size8_din_size25_1
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_116_C131_rn (function.sv:116) |
| lt_x_2         | DW_cmp         | width=5    | lt_116_I2_C131_rn (function.sv:116) |
| lt_x_3         | DW_cmp         | width=5    | lt_116_I3_C131_rn (function.sv:116) |
| lt_x_4         | DW_cmp         | width=5    | lt_116_I4_C131_rn (function.sv:116) |
| lt_x_5         | DW_cmp         | width=5    | lt_116_I5_C131_rn (function.sv:116) |
| lt_x_6         | DW_cmp         | width=5    | lt_116_I6_C131_rn (function.sv:116) |
| lt_x_7         | DW_cmp         | width=5    | lt_116_I7_C131_rn (function.sv:116) |
| lt_x_8         | DW_cmp         | width=5    | lt_116_I8_C131_rn (function.sv:116) |
| lt_x_9         | DW_cmp         | width=5    | lt_116_I9_C131_rn (function.sv:116) |
| lt_x_10        | DW_cmp         | width=5    | lt_116_I10_C131_rn (function.sv:116) |
| lt_x_11        | DW_cmp         | width=5    | lt_116_I11_C131_rn (function.sv:116) |
| lt_x_12        | DW_cmp         | width=5    | lt_116_I12_C131_rn (function.sv:116) |
| lt_x_13        | DW_cmp         | width=5    | lt_116_I13_C131_rn (function.sv:116) |
| lt_x_14        | DW_cmp         | width=5    | lt_116_I14_C131_rn (function.sv:116) |
| lt_x_15        | DW_cmp         | width=5    | lt_116_I15_C131_rn (function.sv:116) |
| lt_x_16        | DW_cmp         | width=5    | lt_116_I16_C131_rn (function.sv:116) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| lt_x_16            | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step1_2
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=15   | add_371_2 (module1.sv:371) |
| sub_x_2        | DW01_sub       | width=15   | sub_372 (module1.sv:372)   |
| add_x_3        | DW01_add       | width=15   | add_373_2 (module1.sv:373) |
| sub_x_4        | DW01_sub       | width=15   | sub_374 (module1.sv:374)   |
| add_x_5        | DW01_add       | width=15   | add_371_2_I2 (module1.sv:371) |
| sub_x_6        | DW01_sub       | width=15   | sub_372_I2 (module1.sv:372) |
| add_x_7        | DW01_add       | width=15   | add_373_2_I2 (module1.sv:373) |
| sub_x_8        | DW01_sub       | width=15   | sub_374_I2 (module1.sv:374) |
| add_x_9        | DW01_add       | width=15   | add_371_2_I3 (module1.sv:371) |
| sub_x_10       | DW01_sub       | width=15   | sub_372_I3 (module1.sv:372) |
| add_x_11       | DW01_add       | width=15   | add_373_2_I3 (module1.sv:373) |
| sub_x_12       | DW01_sub       | width=15   | sub_374_I3 (module1.sv:374) |
| add_x_13       | DW01_add       | width=15   | add_371_2_I4 (module1.sv:371) |
| sub_x_14       | DW01_sub       | width=15   | sub_372_I4 (module1.sv:372) |
| add_x_15       | DW01_add       | width=15   | add_373_2_I4 (module1.sv:373) |
| sub_x_16       | DW01_sub       | width=15   | sub_374_I4 (module1.sv:374) |
| add_x_17       | DW01_add       | width=15   | add_371_2_I5 (module1.sv:371) |
| sub_x_18       | DW01_sub       | width=15   | sub_372_I5 (module1.sv:372) |
| add_x_19       | DW01_add       | width=15   | add_373_2_I5 (module1.sv:373) |
| sub_x_20       | DW01_sub       | width=15   | sub_374_I5 (module1.sv:374) |
| add_x_21       | DW01_add       | width=15   | add_371_2_I6 (module1.sv:371) |
| sub_x_22       | DW01_sub       | width=15   | sub_372_I6 (module1.sv:372) |
| add_x_23       | DW01_add       | width=15   | add_373_2_I6 (module1.sv:373) |
| sub_x_24       | DW01_sub       | width=15   | sub_374_I6 (module1.sv:374) |
| add_x_25       | DW01_add       | width=15   | add_371_2_I7 (module1.sv:371) |
| sub_x_26       | DW01_sub       | width=15   | sub_372_I7 (module1.sv:372) |
| add_x_27       | DW01_add       | width=15   | add_373_2_I7 (module1.sv:373) |
| sub_x_28       | DW01_sub       | width=15   | sub_374_I7 (module1.sv:374) |
| add_x_29       | DW01_add       | width=15   | add_371_2_I8 (module1.sv:371) |
| sub_x_30       | DW01_sub       | width=15   | sub_372_I8 (module1.sv:372) |
| add_x_31       | DW01_add       | width=15   | add_373_2_I8 (module1.sv:373) |
| sub_x_32       | DW01_sub       | width=15   | sub_374_I8 (module1.sv:374) |
| add_x_33       | DW01_add       | width=15   | add_379_2 (module1.sv:379) |
| sub_x_34       | DW01_sub       | width=15   | sub_380 (module1.sv:380)   |
| add_x_35       | DW01_add       | width=15   | add_381_2 (module1.sv:381) |
| sub_x_36       | DW01_sub       | width=15   | sub_382 (module1.sv:382)   |
| add_x_37       | DW01_add       | width=15   | add_379_2_I2 (module1.sv:379) |
| sub_x_38       | DW01_sub       | width=15   | sub_380_I2 (module1.sv:380) |
| add_x_39       | DW01_add       | width=15   | add_381_2_I2 (module1.sv:381) |
| sub_x_40       | DW01_sub       | width=15   | sub_382_I2 (module1.sv:382) |
| add_x_41       | DW01_add       | width=15   | add_379_2_I3 (module1.sv:379) |
| sub_x_42       | DW01_sub       | width=15   | sub_380_I3 (module1.sv:380) |
| add_x_43       | DW01_add       | width=15   | add_381_2_I3 (module1.sv:381) |
| sub_x_44       | DW01_sub       | width=15   | sub_382_I3 (module1.sv:382) |
| add_x_45       | DW01_add       | width=15   | add_379_2_I4 (module1.sv:379) |
| sub_x_46       | DW01_sub       | width=15   | sub_380_I4 (module1.sv:380) |
| add_x_47       | DW01_add       | width=15   | add_381_2_I4 (module1.sv:381) |
| sub_x_48       | DW01_sub       | width=15   | sub_382_I4 (module1.sv:382) |
| add_x_49       | DW01_add       | width=15   | add_379_2_I5 (module1.sv:379) |
| sub_x_50       | DW01_sub       | width=15   | sub_380_I5 (module1.sv:380) |
| add_x_51       | DW01_add       | width=15   | add_381_2_I5 (module1.sv:381) |
| sub_x_52       | DW01_sub       | width=15   | sub_382_I5 (module1.sv:382) |
| add_x_53       | DW01_add       | width=15   | add_379_2_I6 (module1.sv:379) |
| sub_x_54       | DW01_sub       | width=15   | sub_380_I6 (module1.sv:380) |
| add_x_55       | DW01_add       | width=15   | add_381_2_I6 (module1.sv:381) |
| sub_x_56       | DW01_sub       | width=15   | sub_382_I6 (module1.sv:382) |
| add_x_57       | DW01_add       | width=15   | add_379_2_I7 (module1.sv:379) |
| sub_x_58       | DW01_sub       | width=15   | sub_380_I7 (module1.sv:380) |
| add_x_59       | DW01_add       | width=15   | add_381_2_I7 (module1.sv:381) |
| sub_x_60       | DW01_sub       | width=15   | sub_382_I7 (module1.sv:382) |
| add_x_61       | DW01_add       | width=15   | add_379_2_I8 (module1.sv:379) |
| sub_x_62       | DW01_sub       | width=15   | sub_380_I8 (module1.sv:380) |
| add_x_63       | DW01_add       | width=15   | add_381_2_I8 (module1.sv:381) |
| sub_x_64       | DW01_sub       | width=15   | sub_382_I8 (module1.sv:382) |
| DP_OP_296J6_122_4623            |            |                            |
|                | DP_OP_296J6_122_4623 |      |                            |
| DP_OP_297J6_123_4623            |            |                            |
|                | DP_OP_297J6_123_4623 |      |                            |
| DP_OP_298J6_124_4623            |            |                            |
|                | DP_OP_298J6_124_4623 |      |                            |
| DP_OP_299J6_125_4623            |            |                            |
|                | DP_OP_299J6_125_4623 |      |                            |
| DP_OP_300J6_126_4623            |            |                            |
|                | DP_OP_300J6_126_4623 |      |                            |
| DP_OP_301J6_127_4623            |            |                            |
|                | DP_OP_301J6_127_4623 |      |                            |
| DP_OP_302J6_128_4623            |            |                            |
|                | DP_OP_302J6_128_4623 |      |                            |
| DP_OP_303J6_129_4623            |            |                            |
|                | DP_OP_303J6_129_4623 |      |                            |
| DP_OP_304J6_130_4623            |            |                            |
|                | DP_OP_304J6_130_4623 |      |                            |
| DP_OP_305J6_131_4623            |            |                            |
|                | DP_OP_305J6_131_4623 |      |                            |
| DP_OP_306J6_132_4623            |            |                            |
|                | DP_OP_306J6_132_4623 |      |                            |
| DP_OP_307J6_133_4623            |            |                            |
|                | DP_OP_307J6_133_4623 |      |                            |
| DP_OP_308J6_134_4623            |            |                            |
|                | DP_OP_308J6_134_4623 |      |                            |
| DP_OP_309J6_135_4623            |            |                            |
|                | DP_OP_309J6_135_4623 |      |                            |
| DP_OP_310J6_136_4623            |            |                            |
|                | DP_OP_310J6_136_4623 |      |                            |
| DP_OP_311J6_137_4623            |            |                            |
|                | DP_OP_311J6_137_4623 |      |                            |
| DP_OP_312J6_138_4623            |            |                            |
|                | DP_OP_312J6_138_4623 |      |                            |
| DP_OP_313J6_139_4623            |            |                            |
|                | DP_OP_313J6_139_4623 |      |                            |
| DP_OP_314J6_140_4623            |            |                            |
|                | DP_OP_314J6_140_4623 |      |                            |
| DP_OP_315J6_141_4623            |            |                            |
|                | DP_OP_315J6_141_4623 |      |                            |
| DP_OP_316J6_142_4623            |            |                            |
|                | DP_OP_316J6_142_4623 |      |                            |
| DP_OP_317J6_143_4623            |            |                            |
|                | DP_OP_317J6_143_4623 |      |                            |
| DP_OP_318J6_144_4623            |            |                            |
|                | DP_OP_318J6_144_4623 |      |                            |
| DP_OP_319J6_145_4623            |            |                            |
|                | DP_OP_319J6_145_4623 |      |                            |
| DP_OP_320J6_146_4623            |            |                            |
|                | DP_OP_320J6_146_4623 |      |                            |
| DP_OP_321J6_147_4623            |            |                            |
|                | DP_OP_321J6_147_4623 |      |                            |
| DP_OP_322J6_148_4623            |            |                            |
|                | DP_OP_322J6_148_4623 |      |                            |
| DP_OP_323J6_149_4623            |            |                            |
|                | DP_OP_323J6_149_4623 |      |                            |
| DP_OP_324J6_150_4623            |            |                            |
|                | DP_OP_324J6_150_4623 |      |                            |
| DP_OP_325J6_151_4623            |            |                            |
|                | DP_OP_325J6_151_4623 |      |                            |
| DP_OP_326J6_152_4623            |            |                            |
|                | DP_OP_326J6_152_4623 |      |                            |
| DP_OP_327J6_153_4623            |            |                            |
|                | DP_OP_327J6_153_4623 |      |                            |
=============================================================================

Datapath Report for DP_OP_296J6_122_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_296J6_122_4623 | mult_388 (module1.sv:388) sub_388 (module1.sv:388)  |
|                      | mult_388_2 (module1.sv:388)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T64   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T65   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T64 - T65 (module1.sv:388)               |
==============================================================================

Datapath Report for DP_OP_297J6_123_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_297J6_123_4623 | mult_389 (module1.sv:389) add_389 (module1.sv:389)  |
|                      | mult_389_2 (module1.sv:389)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T67   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T68   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T67 + T68 (module1.sv:389)               |
==============================================================================

Datapath Report for DP_OP_298J6_124_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_298J6_124_4623 | mult_388_I2 (module1.sv:388)                        |
|                      | sub_388_I2 (module1.sv:388)                         |
|                      | mult_388_2_I2 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T70   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T71   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T70 - T71 (module1.sv:388)               |
==============================================================================

Datapath Report for DP_OP_299J6_125_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_299J6_125_4623 | mult_389_I2 (module1.sv:389)                        |
|                      | add_389_I2 (module1.sv:389)                         |
|                      | mult_389_2_I2 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T73   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T74   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T73 + T74 (module1.sv:389)               |
==============================================================================

Datapath Report for DP_OP_300J6_126_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_300J6_126_4623 | mult_388_I3 (module1.sv:388)                        |
|                      | sub_388_I3 (module1.sv:388)                         |
|                      | mult_388_2_I3 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T76   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T77   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T76 - T77 (module1.sv:388)               |
==============================================================================

Datapath Report for DP_OP_301J6_127_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_301J6_127_4623 | mult_389_I3 (module1.sv:389)                        |
|                      | add_389_I3 (module1.sv:389)                         |
|                      | mult_389_2_I3 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T79   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T80   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T79 + T80 (module1.sv:389)               |
==============================================================================

Datapath Report for DP_OP_302J6_128_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_302J6_128_4623 | mult_388_I4 (module1.sv:388)                        |
|                      | sub_388_I4 (module1.sv:388)                         |
|                      | mult_388_2_I4 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T82   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T83   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T82 - T83 (module1.sv:388)               |
==============================================================================

Datapath Report for DP_OP_303J6_129_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_303J6_129_4623 | mult_389_I4 (module1.sv:389)                        |
|                      | add_389_I4 (module1.sv:389)                         |
|                      | mult_389_2_I4 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T85   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T86   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T85 + T86 (module1.sv:389)               |
==============================================================================

Datapath Report for DP_OP_304J6_130_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_304J6_130_4623 | mult_388_I5 (module1.sv:388)                        |
|                      | sub_388_I5 (module1.sv:388)                         |
|                      | mult_388_2_I5 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T88   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T89   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T88 - T89 (module1.sv:388)               |
==============================================================================

Datapath Report for DP_OP_305J6_131_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_305J6_131_4623 | mult_389_I5 (module1.sv:389)                        |
|                      | add_389_I5 (module1.sv:389)                         |
|                      | mult_389_2_I5 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T91   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T92   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T91 + T92 (module1.sv:389)               |
==============================================================================

Datapath Report for DP_OP_306J6_132_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_306J6_132_4623 | mult_388_I6 (module1.sv:388)                        |
|                      | sub_388_I6 (module1.sv:388)                         |
|                      | mult_388_2_I6 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T94   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T95   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T94 - T95 (module1.sv:388)               |
==============================================================================

Datapath Report for DP_OP_307J6_133_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_307J6_133_4623 | mult_389_I6 (module1.sv:389)                        |
|                      | add_389_I6 (module1.sv:389)                         |
|                      | mult_389_2_I6 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T97   | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T98   | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T97 + T98 (module1.sv:389)               |
==============================================================================

Datapath Report for DP_OP_308J6_134_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_308J6_134_4623 | mult_388_I7 (module1.sv:388)                        |
|                      | sub_388_I7 (module1.sv:388)                         |
|                      | mult_388_2_I7 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T100  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T101  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T100 - T101 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_309J6_135_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_309J6_135_4623 | mult_389_I7 (module1.sv:389)                        |
|                      | add_389_I7 (module1.sv:389)                         |
|                      | mult_389_2_I7 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T103  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T104  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T103 + T104 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_310J6_136_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_310J6_136_4623 | mult_388_I8 (module1.sv:388)                        |
|                      | sub_388_I8 (module1.sv:388)                         |
|                      | mult_388_2_I8 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T106  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T107  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T106 - T107 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_311J6_137_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_311J6_137_4623 | mult_389_I8 (module1.sv:389)                        |
|                      | add_389_I8 (module1.sv:389)                         |
|                      | mult_389_2_I8 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T109  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T110  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T109 + T110 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_312J6_138_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_312J6_138_4623 | mult_388_I9 (module1.sv:388)                        |
|                      | sub_388_I9 (module1.sv:388)                         |
|                      | mult_388_2_I9 (module1.sv:388)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T112  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T113  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T112 - T113 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_313J6_139_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_313J6_139_4623 | mult_389_I9 (module1.sv:389)                        |
|                      | add_389_I9 (module1.sv:389)                         |
|                      | mult_389_2_I9 (module1.sv:389)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T115  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T116  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T115 + T116 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_314J6_140_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_314J6_140_4623 | mult_388_I10 (module1.sv:388)                       |
|                      | sub_388_I10 (module1.sv:388)                        |
|                      | mult_388_2_I10 (module1.sv:388)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T118  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T119  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T118 - T119 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_315J6_141_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_315J6_141_4623 | mult_389_I10 (module1.sv:389)                       |
|                      | add_389_I10 (module1.sv:389)                        |
|                      | mult_389_2_I10 (module1.sv:389)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T121  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T122  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T121 + T122 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_316J6_142_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_316J6_142_4623 | mult_388_I11 (module1.sv:388)                       |
|                      | sub_388_I11 (module1.sv:388)                        |
|                      | mult_388_2_I11 (module1.sv:388)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T124  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T125  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T124 - T125 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_317J6_143_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_317J6_143_4623 | mult_389_I11 (module1.sv:389)                       |
|                      | add_389_I11 (module1.sv:389)                        |
|                      | mult_389_2_I11 (module1.sv:389)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T127  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T128  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T127 + T128 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_318J6_144_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_318J6_144_4623 | mult_388_I12 (module1.sv:388)                       |
|                      | sub_388_I12 (module1.sv:388)                        |
|                      | mult_388_2_I12 (module1.sv:388)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T130  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T131  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T130 - T131 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_319J6_145_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_319J6_145_4623 | mult_389_I12 (module1.sv:389)                       |
|                      | add_389_I12 (module1.sv:389)                        |
|                      | mult_389_2_I12 (module1.sv:389)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T133  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T134  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T133 + T134 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_320J6_146_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_320J6_146_4623 | mult_388_I13 (module1.sv:388)                       |
|                      | sub_388_I13 (module1.sv:388)                        |
|                      | mult_388_2_I13 (module1.sv:388)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T136  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T137  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T136 - T137 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_321J6_147_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_321J6_147_4623 | mult_389_I13 (module1.sv:389)                       |
|                      | add_389_I13 (module1.sv:389)                        |
|                      | mult_389_2_I13 (module1.sv:389)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T139  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T140  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T139 + T140 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_322J6_148_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_322J6_148_4623 | mult_388_I14 (module1.sv:388)                       |
|                      | sub_388_I14 (module1.sv:388)                        |
|                      | mult_388_2_I14 (module1.sv:388)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T142  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T143  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T142 - T143 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_323J6_149_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_323J6_149_4623 | mult_389_I14 (module1.sv:389)                       |
|                      | add_389_I14 (module1.sv:389)                        |
|                      | mult_389_2_I14 (module1.sv:389)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T145  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T146  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T145 + T146 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_324J6_150_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_324J6_150_4623 | mult_388_I15 (module1.sv:388)                       |
|                      | sub_388_I15 (module1.sv:388)                        |
|                      | mult_388_2_I15 (module1.sv:388)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T148  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T149  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T148 - T149 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_325J6_151_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_325J6_151_4623 | mult_389_I15 (module1.sv:389)                       |
|                      | add_389_I15 (module1.sv:389)                        |
|                      | mult_389_2_I15 (module1.sv:389)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T151  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T152  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T151 + T152 (module1.sv:389)             |
==============================================================================

Datapath Report for DP_OP_326J6_152_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_326J6_152_4623 | mult_388_I16 (module1.sv:388)                       |
|                      | sub_388_I16 (module1.sv:388)                        |
|                      | mult_388_2_I16 (module1.sv:388)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T154  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:388)                 |
| T155  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:388)                 |
| O1    | PO   | Signed   | 25    | T154 - T155 (module1.sv:388)             |
==============================================================================

Datapath Report for DP_OP_327J6_153_4623
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_327J6_153_4623 | mult_389_I16 (module1.sv:389)                       |
|                      | add_389_I16 (module1.sv:389)                        |
|                      | mult_389_2_I16 (module1.sv:389)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 16    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 16    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T157  | IFO  | Signed   | 25    | I1 * I2 (module1.sv:389)                 |
| T158  | IFO  | Signed   | 25    | I3 * I4 (module1.sv:389)                 |
| O1    | PO   | Unsigned | 25    | T157 + T158 (module1.sv:389)             |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| DP_OP_296J6_122_4623                  |                    |                |
|                    | DP_OP_296J6_122_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_297J6_123_4623                  |                    |                |
|                    | DP_OP_297J6_123_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_298J6_124_4623                  |                    |                |
|                    | DP_OP_298J6_124_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_299J6_125_4623                  |                    |                |
|                    | DP_OP_299J6_125_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_300J6_126_4623                  |                    |                |
|                    | DP_OP_300J6_126_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_301J6_127_4623                  |                    |                |
|                    | DP_OP_301J6_127_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_302J6_128_4623                  |                    |                |
|                    | DP_OP_302J6_128_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_303J6_129_4623                  |                    |                |
|                    | DP_OP_303J6_129_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_304J6_130_4623                  |                    |                |
|                    | DP_OP_304J6_130_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_305J6_131_4623                  |                    |                |
|                    | DP_OP_305J6_131_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_306J6_132_4623                  |                    |                |
|                    | DP_OP_306J6_132_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_307J6_133_4623                  |                    |                |
|                    | DP_OP_307J6_133_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_308J6_134_4623                  |                    |                |
|                    | DP_OP_308J6_134_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_309J6_135_4623                  |                    |                |
|                    | DP_OP_309J6_135_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_310J6_136_4623                  |                    |                |
|                    | DP_OP_310J6_136_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_311J6_137_4623                  |                    |                |
|                    | DP_OP_311J6_137_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_312J6_138_4623                  |                    |                |
|                    | DP_OP_312J6_138_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_313J6_139_4623                  |                    |                |
|                    | DP_OP_313J6_139_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_314J6_140_4623                  |                    |                |
|                    | DP_OP_314J6_140_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_315J6_141_4623                  |                    |                |
|                    | DP_OP_315J6_141_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_316J6_142_4623                  |                    |                |
|                    | DP_OP_316J6_142_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_317J6_143_4623                  |                    |                |
|                    | DP_OP_317J6_143_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_318J6_144_4623                  |                    |                |
|                    | DP_OP_318J6_144_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_319J6_145_4623                  |                    |                |
|                    | DP_OP_319J6_145_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_320J6_146_4623                  |                    |                |
|                    | DP_OP_320J6_146_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_321J6_147_4623                  |                    |                |
|                    | DP_OP_321J6_147_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_322J6_148_4623                  |                    |                |
|                    | DP_OP_322J6_148_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_323J6_149_4623                  |                    |                |
|                    | DP_OP_323J6_149_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_324J6_150_4623                  |                    |                |
|                    | DP_OP_324J6_150_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_325J6_151_4623                  |                    |                |
|                    | DP_OP_325J6_151_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_326J6_152_4623                  |                    |                |
|                    | DP_OP_326J6_152_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_327J6_153_4623                  |                    |                |
|                    | DP_OP_327J6_153_4623 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : twf64
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/twf_m1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=2    | add_20 (twf_m1.sv:20)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step1_1
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=13   | add_262 (module1.sv:262)   |
| sub_x_4        | DW01_sub       | width=13   | sub_263 (module1.sv:263)   |
| add_x_5        | DW01_add       | width=13   | add_264 (module1.sv:264)   |
| sub_x_6        | DW01_sub       | width=13   | sub_265 (module1.sv:265)   |
| add_x_7        | DW01_add       | width=13   | add_262_I2 (module1.sv:262) |
| sub_x_8        | DW01_sub       | width=13   | sub_263_I2 (module1.sv:263) |
| add_x_9        | DW01_add       | width=13   | add_264_I2 (module1.sv:264) |
| sub_x_10       | DW01_sub       | width=13   | sub_265_I2 (module1.sv:265) |
| add_x_11       | DW01_add       | width=13   | add_262_I3 (module1.sv:262) |
| sub_x_12       | DW01_sub       | width=13   | sub_263_I3 (module1.sv:263) |
| add_x_13       | DW01_add       | width=13   | add_264_I3 (module1.sv:264) |
| sub_x_14       | DW01_sub       | width=13   | sub_265_I3 (module1.sv:265) |
| add_x_15       | DW01_add       | width=13   | add_262_I4 (module1.sv:262) |
| sub_x_16       | DW01_sub       | width=13   | sub_263_I4 (module1.sv:263) |
| add_x_17       | DW01_add       | width=13   | add_264_I4 (module1.sv:264) |
| sub_x_18       | DW01_sub       | width=13   | sub_265_I4 (module1.sv:265) |
| add_x_19       | DW01_add       | width=13   | add_262_I5 (module1.sv:262) |
| sub_x_20       | DW01_sub       | width=13   | sub_263_I5 (module1.sv:263) |
| add_x_21       | DW01_add       | width=13   | add_264_I5 (module1.sv:264) |
| sub_x_22       | DW01_sub       | width=13   | sub_265_I5 (module1.sv:265) |
| add_x_23       | DW01_add       | width=13   | add_262_I6 (module1.sv:262) |
| sub_x_24       | DW01_sub       | width=13   | sub_263_I6 (module1.sv:263) |
| add_x_25       | DW01_add       | width=13   | add_264_I6 (module1.sv:264) |
| sub_x_26       | DW01_sub       | width=13   | sub_265_I6 (module1.sv:265) |
| add_x_27       | DW01_add       | width=13   | add_262_I7 (module1.sv:262) |
| sub_x_28       | DW01_sub       | width=13   | sub_263_I7 (module1.sv:263) |
| add_x_29       | DW01_add       | width=13   | add_264_I7 (module1.sv:264) |
| sub_x_30       | DW01_sub       | width=13   | sub_265_I7 (module1.sv:265) |
| add_x_31       | DW01_add       | width=13   | add_262_I8 (module1.sv:262) |
| sub_x_32       | DW01_sub       | width=13   | sub_263_I8 (module1.sv:263) |
| add_x_33       | DW01_add       | width=13   | add_264_I8 (module1.sv:264) |
| sub_x_34       | DW01_sub       | width=13   | sub_265_I8 (module1.sv:265) |
| add_x_35       | DW01_add       | width=13   | add_262_I9 (module1.sv:262) |
| sub_x_36       | DW01_sub       | width=13   | sub_263_I9 (module1.sv:263) |
| add_x_37       | DW01_add       | width=13   | add_264_I9 (module1.sv:264) |
| sub_x_38       | DW01_sub       | width=13   | sub_265_I9 (module1.sv:265) |
| add_x_39       | DW01_add       | width=13   | add_262_I10 (module1.sv:262) |
| sub_x_40       | DW01_sub       | width=13   | sub_263_I10 (module1.sv:263) |
| add_x_41       | DW01_add       | width=13   | add_264_I10 (module1.sv:264) |
| sub_x_42       | DW01_sub       | width=13   | sub_265_I10 (module1.sv:265) |
| add_x_43       | DW01_add       | width=13   | add_262_I11 (module1.sv:262) |
| sub_x_44       | DW01_sub       | width=13   | sub_263_I11 (module1.sv:263) |
| add_x_45       | DW01_add       | width=13   | add_264_I11 (module1.sv:264) |
| sub_x_46       | DW01_sub       | width=13   | sub_265_I11 (module1.sv:265) |
| add_x_47       | DW01_add       | width=13   | add_262_I12 (module1.sv:262) |
| sub_x_48       | DW01_sub       | width=13   | sub_263_I12 (module1.sv:263) |
| add_x_49       | DW01_add       | width=13   | add_264_I12 (module1.sv:264) |
| sub_x_50       | DW01_sub       | width=13   | sub_265_I12 (module1.sv:265) |
| add_x_51       | DW01_add       | width=13   | add_262_I13 (module1.sv:262) |
| sub_x_52       | DW01_sub       | width=13   | sub_263_I13 (module1.sv:263) |
| add_x_53       | DW01_add       | width=13   | add_264_I13 (module1.sv:264) |
| sub_x_54       | DW01_sub       | width=13   | sub_265_I13 (module1.sv:265) |
| add_x_55       | DW01_add       | width=13   | add_262_I14 (module1.sv:262) |
| sub_x_56       | DW01_sub       | width=13   | sub_263_I14 (module1.sv:263) |
| add_x_57       | DW01_add       | width=13   | add_264_I14 (module1.sv:264) |
| sub_x_58       | DW01_sub       | width=13   | sub_265_I14 (module1.sv:265) |
| add_x_59       | DW01_add       | width=13   | add_262_I15 (module1.sv:262) |
| sub_x_60       | DW01_sub       | width=13   | sub_263_I15 (module1.sv:263) |
| add_x_61       | DW01_add       | width=13   | add_264_I15 (module1.sv:264) |
| sub_x_62       | DW01_sub       | width=13   | sub_265_I15 (module1.sv:265) |
| add_x_63       | DW01_add       | width=13   | add_262_I16 (module1.sv:262) |
| sub_x_64       | DW01_sub       | width=13   | sub_263_I16 (module1.sv:263) |
| add_x_65       | DW01_add       | width=13   | add_264_I16 (module1.sv:264) |
| sub_x_66       | DW01_sub       | width=13   | sub_265_I16 (module1.sv:265) |
| add_x_67       | DW01_add       | width=13   | add_270 (module1.sv:270)   |
| sub_x_68       | DW01_sub       | width=13   | sub_271 (module1.sv:271)   |
| add_x_69       | DW01_add       | width=13   | add_272 (module1.sv:272)   |
| sub_x_70       | DW01_sub       | width=13   | sub_273 (module1.sv:273)   |
| add_x_71       | DW01_add       | width=13   | add_270_I2 (module1.sv:270) |
| sub_x_72       | DW01_sub       | width=13   | sub_271_I2 (module1.sv:271) |
| add_x_73       | DW01_add       | width=13   | add_272_I2 (module1.sv:272) |
| sub_x_74       | DW01_sub       | width=13   | sub_273_I2 (module1.sv:273) |
| add_x_75       | DW01_add       | width=13   | add_270_I3 (module1.sv:270) |
| sub_x_76       | DW01_sub       | width=13   | sub_271_I3 (module1.sv:271) |
| add_x_77       | DW01_add       | width=13   | add_272_I3 (module1.sv:272) |
| sub_x_78       | DW01_sub       | width=13   | sub_273_I3 (module1.sv:273) |
| add_x_79       | DW01_add       | width=13   | add_270_I4 (module1.sv:270) |
| sub_x_80       | DW01_sub       | width=13   | sub_271_I4 (module1.sv:271) |
| add_x_81       | DW01_add       | width=13   | add_272_I4 (module1.sv:272) |
| sub_x_82       | DW01_sub       | width=13   | sub_273_I4 (module1.sv:273) |
| add_x_83       | DW01_add       | width=13   | add_270_I5 (module1.sv:270) |
| sub_x_84       | DW01_sub       | width=13   | sub_271_I5 (module1.sv:271) |
| add_x_85       | DW01_add       | width=13   | add_272_I5 (module1.sv:272) |
| sub_x_86       | DW01_sub       | width=13   | sub_273_I5 (module1.sv:273) |
| add_x_87       | DW01_add       | width=13   | add_270_I6 (module1.sv:270) |
| sub_x_88       | DW01_sub       | width=13   | sub_271_I6 (module1.sv:271) |
| add_x_89       | DW01_add       | width=13   | add_272_I6 (module1.sv:272) |
| sub_x_90       | DW01_sub       | width=13   | sub_273_I6 (module1.sv:273) |
| add_x_91       | DW01_add       | width=13   | add_270_I7 (module1.sv:270) |
| sub_x_92       | DW01_sub       | width=13   | sub_271_I7 (module1.sv:271) |
| add_x_93       | DW01_add       | width=13   | add_272_I7 (module1.sv:272) |
| sub_x_94       | DW01_sub       | width=13   | sub_273_I7 (module1.sv:273) |
| add_x_95       | DW01_add       | width=13   | add_270_I8 (module1.sv:270) |
| sub_x_96       | DW01_sub       | width=13   | sub_271_I8 (module1.sv:271) |
| add_x_97       | DW01_add       | width=13   | add_272_I8 (module1.sv:272) |
| sub_x_98       | DW01_sub       | width=13   | sub_273_I8 (module1.sv:273) |
| add_x_99       | DW01_add       | width=13   | add_270_I9 (module1.sv:270) |
| sub_x_100      | DW01_sub       | width=13   | sub_271_I9 (module1.sv:271) |
| add_x_101      | DW01_add       | width=13   | add_272_I9 (module1.sv:272) |
| sub_x_102      | DW01_sub       | width=13   | sub_273_I9 (module1.sv:273) |
| add_x_103      | DW01_add       | width=13   | add_270_I10 (module1.sv:270) |
| sub_x_104      | DW01_sub       | width=13   | sub_271_I10 (module1.sv:271) |
| add_x_105      | DW01_add       | width=13   | add_272_I10 (module1.sv:272) |
| sub_x_106      | DW01_sub       | width=13   | sub_273_I10 (module1.sv:273) |
| add_x_107      | DW01_add       | width=13   | add_270_I11 (module1.sv:270) |
| sub_x_108      | DW01_sub       | width=13   | sub_271_I11 (module1.sv:271) |
| add_x_109      | DW01_add       | width=13   | add_272_I11 (module1.sv:272) |
| sub_x_110      | DW01_sub       | width=13   | sub_273_I11 (module1.sv:273) |
| add_x_111      | DW01_add       | width=13   | add_270_I12 (module1.sv:270) |
| sub_x_112      | DW01_sub       | width=13   | sub_271_I12 (module1.sv:271) |
| add_x_113      | DW01_add       | width=13   | add_272_I12 (module1.sv:272) |
| sub_x_114      | DW01_sub       | width=13   | sub_273_I12 (module1.sv:273) |
| add_x_115      | DW01_add       | width=13   | add_270_I13 (module1.sv:270) |
| sub_x_116      | DW01_sub       | width=13   | sub_271_I13 (module1.sv:271) |
| add_x_117      | DW01_add       | width=13   | add_272_I13 (module1.sv:272) |
| sub_x_118      | DW01_sub       | width=13   | sub_273_I13 (module1.sv:273) |
| add_x_119      | DW01_add       | width=13   | add_270_I14 (module1.sv:270) |
| sub_x_120      | DW01_sub       | width=13   | sub_271_I14 (module1.sv:271) |
| add_x_121      | DW01_add       | width=13   | add_272_I14 (module1.sv:272) |
| sub_x_122      | DW01_sub       | width=13   | sub_273_I14 (module1.sv:273) |
| add_x_123      | DW01_add       | width=13   | add_270_I15 (module1.sv:270) |
| sub_x_124      | DW01_sub       | width=13   | sub_271_I15 (module1.sv:271) |
| add_x_125      | DW01_add       | width=13   | add_272_I15 (module1.sv:272) |
| sub_x_126      | DW01_sub       | width=13   | sub_273_I15 (module1.sv:273) |
| add_x_127      | DW01_add       | width=13   | add_270_I16 (module1.sv:270) |
| sub_x_128      | DW01_sub       | width=13   | sub_271_I16 (module1.sv:271) |
| add_x_129      | DW01_add       | width=13   | add_272_I16 (module1.sv:272) |
| sub_x_130      | DW01_sub       | width=13   | sub_273_I16 (module1.sv:273) |
| DP_OP_1480J3_122_6302           |            |                            |
|                | DP_OP_1480J3_122_6302 |     |                            |
| DP_OP_1481J3_123_6302           |            |                            |
|                | DP_OP_1481J3_123_6302 |     |                            |
| DP_OP_1482J3_124_6302           |            |                            |
|                | DP_OP_1482J3_124_6302 |     |                            |
| DP_OP_1483J3_125_6302           |            |                            |
|                | DP_OP_1483J3_125_6302 |     |                            |
| DP_OP_1484J3_126_6302           |            |                            |
|                | DP_OP_1484J3_126_6302 |     |                            |
| DP_OP_1485J3_127_6302           |            |                            |
|                | DP_OP_1485J3_127_6302 |     |                            |
| DP_OP_1486J3_128_6302           |            |                            |
|                | DP_OP_1486J3_128_6302 |     |                            |
| DP_OP_1487J3_129_6302           |            |                            |
|                | DP_OP_1487J3_129_6302 |     |                            |
| DP_OP_1488J3_130_6302           |            |                            |
|                | DP_OP_1488J3_130_6302 |     |                            |
| DP_OP_1489J3_131_6302           |            |                            |
|                | DP_OP_1489J3_131_6302 |     |                            |
| DP_OP_1490J3_132_6302           |            |                            |
|                | DP_OP_1490J3_132_6302 |     |                            |
| DP_OP_1491J3_133_6302           |            |                            |
|                | DP_OP_1491J3_133_6302 |     |                            |
| DP_OP_1492J3_134_6302           |            |                            |
|                | DP_OP_1492J3_134_6302 |     |                            |
| DP_OP_1493J3_135_6302           |            |                            |
|                | DP_OP_1493J3_135_6302 |     |                            |
| DP_OP_1494J3_136_6302           |            |                            |
|                | DP_OP_1494J3_136_6302 |     |                            |
| DP_OP_1495J3_137_6302           |            |                            |
|                | DP_OP_1495J3_137_6302 |     |                            |
| sub_x_196      | DW01_sub       | width=22   | add_287_3 (module1.sv:287) |
|                |                |            | sub_287 (module1.sv:287)   |
| sub_x_197      | DW01_sub       | width=22   | add_287_3_I2 (module1.sv:287) |
              |                |            | sub_287_I2 (module1.sv:287) |
| sub_x_198      | DW01_sub       | width=22   | add_287_3_I3 (module1.sv:287) |
              |                |            | sub_287_I3 (module1.sv:287) |
| sub_x_199      | DW01_sub       | width=22   | add_287_3_I4 (module1.sv:287) |
              |                |            | sub_287_I4 (module1.sv:287) |
| sub_x_200      | DW01_sub       | width=22   | add_287_3_I5 (module1.sv:287) |
              |                |            | sub_287_I5 (module1.sv:287) |
| sub_x_201      | DW01_sub       | width=22   | add_287_3_I6 (module1.sv:287) |
              |                |            | sub_287_I6 (module1.sv:287) |
| sub_x_202      | DW01_sub       | width=22   | add_287_3_I7 (module1.sv:287) |
              |                |            | sub_287_I7 (module1.sv:287) |
| sub_x_203      | DW01_sub       | width=22   | add_287_3_I8 (module1.sv:287) |
              |                |            | sub_287_I8 (module1.sv:287) |
=============================================================================

Datapath Report for DP_OP_1480J3_122_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1480J3_122_6302 | add_132_C295_2_rn (function.sv:132)                |
|                      | add_132_2_C295_2_rn (function.sv:132)               |
|                      | add_132_3_C295_2_rn (function.sv:132)               |
|                      | add_132_4_C295_2_rn (function.sv:132)               |
|                      | add_132_C295_rn (function.sv:132)                   |
|                      | add_132_2_C295_rn (function.sv:132)                 |
|                      | add_132_3_C295_rn (function.sv:132)                 |
|                      | add_132_4_C295_rn (function.sv:132)                 |
|                      | add_295_4 (module1.sv:295)                          |
|                      | add_295_5 (module1.sv:295)                          |
|                      | add_132_C297_2_rn (function.sv:132)                 |
|                      | add_132_2_C297_2_rn (function.sv:132)               |
|                      | add_132_3_C297_2_rn (function.sv:132)               |
|                      | add_132_4_C297_2_rn (function.sv:132)               |
|                      | add_132_C297_rn (function.sv:132)                   |
|                      | add_132_2_C297_rn (function.sv:132)                 |
|                      | add_132_3_C297_rn (function.sv:132)                 |
|                      | add_132_4_C297_rn (function.sv:132)                 |
|                      | sub_297 (module1.sv:297) add_297_4 (module1.sv:297) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1305 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1353 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1305 + T1353 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1305 - T1353 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1481J3_123_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1481J3_123_6302 | add_132_C295_2_I2_rn (function.sv:132)             |
|                      | add_132_2_C295_2_I2_rn (function.sv:132)            |
|                      | add_132_3_C295_2_I2_rn (function.sv:132)            |
|                      | add_132_4_C295_2_I2_rn (function.sv:132)            |
|                      | add_132_C295_I2_rn (function.sv:132)                |
|                      | add_132_2_C295_I2_rn (function.sv:132)              |
|                      | add_132_3_C295_I2_rn (function.sv:132)              |
|                      | add_132_4_C295_I2_rn (function.sv:132)              |
|                      | add_295_4_I2 (module1.sv:295)                       |
|                      | add_295_5_I2 (module1.sv:295)                       |
|                      | add_132_C297_2_I2_rn (function.sv:132)              |
|                      | add_132_2_C297_2_I2_rn (function.sv:132)            |
|                      | add_132_3_C297_2_I2_rn (function.sv:132)            |
|                      | add_132_4_C297_2_I2_rn (function.sv:132)            |
|                      | add_132_C297_I2_rn (function.sv:132)                |
|                      | add_132_2_C297_I2_rn (function.sv:132)              |
|                      | add_132_3_C297_I2_rn (function.sv:132)              |
|                      | add_132_4_C297_I2_rn (function.sv:132)              |
|                      | sub_297_I2 (module1.sv:297)                         |
|                      | add_297_4_I2 (module1.sv:297)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1311 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1359 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1311 + T1359 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1311 - T1359 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1482J3_124_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1482J3_124_6302 | add_132_C295_2_I3_rn (function.sv:132)             |
|                      | add_132_2_C295_2_I3_rn (function.sv:132)            |
|                      | add_132_3_C295_2_I3_rn (function.sv:132)            |
|                      | add_132_4_C295_2_I3_rn (function.sv:132)            |
|                      | add_132_C295_I3_rn (function.sv:132)                |
|                      | add_132_2_C295_I3_rn (function.sv:132)              |
|                      | add_132_3_C295_I3_rn (function.sv:132)              |
|                      | add_132_4_C295_I3_rn (function.sv:132)              |
|                      | add_295_4_I3 (module1.sv:295)                       |
|                      | add_295_5_I3 (module1.sv:295)                       |
|                      | add_132_C297_2_I3_rn (function.sv:132)              |
|                      | add_132_2_C297_2_I3_rn (function.sv:132)            |
|                      | add_132_3_C297_2_I3_rn (function.sv:132)            |
|                      | add_132_4_C297_2_I3_rn (function.sv:132)            |
|                      | add_132_C297_I3_rn (function.sv:132)                |
|                      | add_132_2_C297_I3_rn (function.sv:132)              |
|                      | add_132_3_C297_I3_rn (function.sv:132)              |
|                      | add_132_4_C297_I3_rn (function.sv:132)              |
|                      | sub_297_I3 (module1.sv:297)                         |
|                      | add_297_4_I3 (module1.sv:297)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1317 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1365 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1317 + T1365 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1317 - T1365 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1483J3_125_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1483J3_125_6302 | add_132_C295_2_I4_rn (function.sv:132)             |
|                      | add_132_2_C295_2_I4_rn (function.sv:132)            |
|                      | add_132_3_C295_2_I4_rn (function.sv:132)            |
|                      | add_132_4_C295_2_I4_rn (function.sv:132)            |
|                      | add_132_C295_I4_rn (function.sv:132)                |
|                      | add_132_2_C295_I4_rn (function.sv:132)              |
|                      | add_132_3_C295_I4_rn (function.sv:132)              |
|                      | add_132_4_C295_I4_rn (function.sv:132)              |
|                      | add_295_4_I4 (module1.sv:295)                       |
|                      | add_295_5_I4 (module1.sv:295)                       |
|                      | add_132_C297_2_I4_rn (function.sv:132)              |
|                      | add_132_2_C297_2_I4_rn (function.sv:132)            |
|                      | add_132_3_C297_2_I4_rn (function.sv:132)            |
|                      | add_132_4_C297_2_I4_rn (function.sv:132)            |
|                      | add_132_C297_I4_rn (function.sv:132)                |
|                      | add_132_2_C297_I4_rn (function.sv:132)              |
|                      | add_132_3_C297_I4_rn (function.sv:132)              |
|                      | add_132_4_C297_I4_rn (function.sv:132)              |
|                      | sub_297_I4 (module1.sv:297)                         |
|                      | add_297_4_I4 (module1.sv:297)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1323 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1371 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1323 + T1371 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1323 - T1371 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1484J3_126_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1484J3_126_6302 | add_132_C295_2_I5_rn (function.sv:132)             |
|                      | add_132_2_C295_2_I5_rn (function.sv:132)            |
|                      | add_132_3_C295_2_I5_rn (function.sv:132)            |
|                      | add_132_4_C295_2_I5_rn (function.sv:132)            |
|                      | add_132_C295_I5_rn (function.sv:132)                |
|                      | add_132_2_C295_I5_rn (function.sv:132)              |
|                      | add_132_3_C295_I5_rn (function.sv:132)              |
|                      | add_132_4_C295_I5_rn (function.sv:132)              |
|                      | add_295_4_I5 (module1.sv:295)                       |
|                      | add_295_5_I5 (module1.sv:295)                       |
|                      | add_132_C297_2_I5_rn (function.sv:132)              |
|                      | add_132_2_C297_2_I5_rn (function.sv:132)            |
|                      | add_132_3_C297_2_I5_rn (function.sv:132)            |
|                      | add_132_4_C297_2_I5_rn (function.sv:132)            |
|                      | add_132_C297_I5_rn (function.sv:132)                |
|                      | add_132_2_C297_I5_rn (function.sv:132)              |
|                      | add_132_3_C297_I5_rn (function.sv:132)              |
|                      | add_132_4_C297_I5_rn (function.sv:132)              |
|                      | sub_297_I5 (module1.sv:297)                         |
|                      | add_297_4_I5 (module1.sv:297)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1329 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1377 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1329 + T1377 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1329 - T1377 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1485J3_127_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1485J3_127_6302 | add_132_C295_2_I6_rn (function.sv:132)             |
|                      | add_132_2_C295_2_I6_rn (function.sv:132)            |
|                      | add_132_3_C295_2_I6_rn (function.sv:132)            |
|                      | add_132_4_C295_2_I6_rn (function.sv:132)            |
|                      | add_132_C295_I6_rn (function.sv:132)                |
|                      | add_132_2_C295_I6_rn (function.sv:132)              |
|                      | add_132_3_C295_I6_rn (function.sv:132)              |
|                      | add_132_4_C295_I6_rn (function.sv:132)              |
|                      | add_295_4_I6 (module1.sv:295)                       |
|                      | add_295_5_I6 (module1.sv:295)                       |
|                      | add_132_C297_2_I6_rn (function.sv:132)              |
|                      | add_132_2_C297_2_I6_rn (function.sv:132)            |
|                      | add_132_3_C297_2_I6_rn (function.sv:132)            |
|                      | add_132_4_C297_2_I6_rn (function.sv:132)            |
|                      | add_132_C297_I6_rn (function.sv:132)                |
|                      | add_132_2_C297_I6_rn (function.sv:132)              |
|                      | add_132_3_C297_I6_rn (function.sv:132)              |
|                      | add_132_4_C297_I6_rn (function.sv:132)              |
|                      | sub_297_I6 (module1.sv:297)                         |
|                      | add_297_4_I6 (module1.sv:297)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1335 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1383 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1335 + T1383 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1335 - T1383 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1486J3_128_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1486J3_128_6302 | add_132_C295_2_I7_rn (function.sv:132)             |
|                      | add_132_2_C295_2_I7_rn (function.sv:132)            |
|                      | add_132_3_C295_2_I7_rn (function.sv:132)            |
|                      | add_132_4_C295_2_I7_rn (function.sv:132)            |
|                      | add_132_C295_I7_rn (function.sv:132)                |
|                      | add_132_2_C295_I7_rn (function.sv:132)              |
|                      | add_132_3_C295_I7_rn (function.sv:132)              |
|                      | add_132_4_C295_I7_rn (function.sv:132)              |
|                      | add_295_4_I7 (module1.sv:295)                       |
|                      | add_295_5_I7 (module1.sv:295)                       |
|                      | add_132_C297_2_I7_rn (function.sv:132)              |
|                      | add_132_2_C297_2_I7_rn (function.sv:132)            |
|                      | add_132_3_C297_2_I7_rn (function.sv:132)            |
|                      | add_132_4_C297_2_I7_rn (function.sv:132)            |
|                      | add_132_C297_I7_rn (function.sv:132)                |
|                      | add_132_2_C297_I7_rn (function.sv:132)              |
|                      | add_132_3_C297_I7_rn (function.sv:132)              |
|                      | add_132_4_C297_I7_rn (function.sv:132)              |
|                      | sub_297_I7 (module1.sv:297)                         |
|                      | add_297_4_I7 (module1.sv:297)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1341 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1389 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1341 + T1389 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1341 - T1389 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1487J3_129_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1487J3_129_6302 | add_132_C295_2_I8_rn (function.sv:132)             |
|                      | add_132_2_C295_2_I8_rn (function.sv:132)            |
|                      | add_132_3_C295_2_I8_rn (function.sv:132)            |
|                      | add_132_4_C295_2_I8_rn (function.sv:132)            |
|                      | add_132_C295_I8_rn (function.sv:132)                |
|                      | add_132_2_C295_I8_rn (function.sv:132)              |
|                      | add_132_3_C295_I8_rn (function.sv:132)              |
|                      | add_132_4_C295_I8_rn (function.sv:132)              |
|                      | add_295_4_I8 (module1.sv:295)                       |
|                      | add_295_5_I8 (module1.sv:295)                       |
|                      | add_132_C297_2_I8_rn (function.sv:132)              |
|                      | add_132_2_C297_2_I8_rn (function.sv:132)            |
|                      | add_132_3_C297_2_I8_rn (function.sv:132)            |
|                      | add_132_4_C297_2_I8_rn (function.sv:132)            |
|                      | add_132_C297_I8_rn (function.sv:132)                |
|                      | add_132_2_C297_I8_rn (function.sv:132)              |
|                      | add_132_3_C297_I8_rn (function.sv:132)              |
|                      | add_132_4_C297_I8_rn (function.sv:132)              |
|                      | sub_297_I8 (module1.sv:297)                         |
|                      | add_297_4_I8 (module1.sv:297)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1347 | IFO  | Signed   | 21    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:132 function.sv:295 function.sv:297 ) |
| T1395 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:295 function.sv:297 ) |
| O1    | PO   | Signed   | 22    | T1347 + T1395 ( function.sv:132 function.sv:295 ) |
| O2    | PO   | Signed   | 22    | T1347 - T1395 ( function.sv:132 function.sv:297 ) |
==============================================================================

Datapath Report for DP_OP_1488J3_130_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1488J3_130_6302 | add_132_C298_rn (function.sv:132)                  |
|                      | add_132_2_C298_rn (function.sv:132)                 |
|                      | add_132_3_C298_rn (function.sv:132)                 |
|                      | add_132_4_C298_rn (function.sv:132)                 |
|                      | add_136_C298_rn (function.sv:136)                   |
|                      | add_136_2_C298_rn (function.sv:136)                 |
|                      | add_136_3_C298_rn (function.sv:136)                 |
|                      | add_136_4_C298_rn (function.sv:136)                 |
|                      | sub_136_C298_rn (function.sv:136)                   |
|                      | sub_298 (module1.sv:298) add_298_4 (module1.sv:298) |
|                      | add_132_C296_rn (function.sv:132)                   |
|                      | add_132_2_C296_rn (function.sv:132)                 |
|                      | add_132_3_C296_rn (function.sv:132)                 |
|                      | add_132_4_C296_rn (function.sv:132)                 |
|                      | add_136_C296_rn (function.sv:136)                   |
|                      | add_136_2_C296_rn (function.sv:136)                 |
|                      | add_136_3_C296_rn (function.sv:136)                 |
|                      | add_136_4_C296_rn (function.sv:136)                 |
|                      | sub_136_C296_rn (function.sv:136)                   |
|                      | add_296_4 (module1.sv:296)                          |
|                      | add_296_5 (module1.sv:296)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1257 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1401 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1257 - T1401 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1257 + T1401 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================

Datapath Report for DP_OP_1489J3_131_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1489J3_131_6302 | add_132_C298_I2_rn (function.sv:132)               |
|                      | add_132_2_C298_I2_rn (function.sv:132)              |
|                      | add_132_3_C298_I2_rn (function.sv:132)              |
|                      | add_132_4_C298_I2_rn (function.sv:132)              |
|                      | add_136_C298_I2_rn (function.sv:136)                |
|                      | add_136_2_C298_I2_rn (function.sv:136)              |
|                      | add_136_3_C298_I2_rn (function.sv:136)              |
|                      | add_136_4_C298_I2_rn (function.sv:136)              |
|                      | sub_136_C298_I2_rn (function.sv:136)                |
|                      | sub_298_I2 (module1.sv:298)                         |
|                      | add_298_4_I2 (module1.sv:298)                       |
|                      | add_132_C296_I2_rn (function.sv:132)                |
|                      | add_132_2_C296_I2_rn (function.sv:132)              |
|                      | add_132_3_C296_I2_rn (function.sv:132)              |
|                      | add_132_4_C296_I2_rn (function.sv:132)              |
|                      | add_136_C296_I2_rn (function.sv:136)                |
|                      | add_136_2_C296_I2_rn (function.sv:136)              |
|                      | add_136_3_C296_I2_rn (function.sv:136)              |
|                      | add_136_4_C296_I2_rn (function.sv:136)              |
|                      | sub_136_C296_I2_rn (function.sv:136)                |
|                      | add_296_4_I2 (module1.sv:296)                       |
|                      | add_296_5_I2 (module1.sv:296)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1263 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1407 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1263 - T1407 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1263 + T1407 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================

Datapath Report for DP_OP_1490J3_132_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1490J3_132_6302 | add_132_C298_I3_rn (function.sv:132)               |
|                      | add_132_2_C298_I3_rn (function.sv:132)              |
|                      | add_132_3_C298_I3_rn (function.sv:132)              |
|                      | add_132_4_C298_I3_rn (function.sv:132)              |
|                      | add_136_C298_I3_rn (function.sv:136)                |
|                      | add_136_2_C298_I3_rn (function.sv:136)              |
|                      | add_136_3_C298_I3_rn (function.sv:136)              |
|                      | add_136_4_C298_I3_rn (function.sv:136)              |
|                      | sub_136_C298_I3_rn (function.sv:136)                |
|                      | sub_298_I3 (module1.sv:298)                         |
|                      | add_298_4_I3 (module1.sv:298)                       |
|                      | add_132_C296_I3_rn (function.sv:132)                |
|                      | add_132_2_C296_I3_rn (function.sv:132)              |
|                      | add_132_3_C296_I3_rn (function.sv:132)              |
|                      | add_132_4_C296_I3_rn (function.sv:132)              |
|                      | add_136_C296_I3_rn (function.sv:136)                |
|                      | add_136_2_C296_I3_rn (function.sv:136)              |
|                      | add_136_3_C296_I3_rn (function.sv:136)              |
|                      | add_136_4_C296_I3_rn (function.sv:136)              |
|                      | sub_136_C296_I3_rn (function.sv:136)                |
|                      | add_296_4_I3 (module1.sv:296)                       |
|                      | add_296_5_I3 (module1.sv:296)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1269 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1413 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1269 - T1413 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1269 + T1413 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================

Datapath Report for DP_OP_1491J3_133_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1491J3_133_6302 | add_132_C298_I4_rn (function.sv:132)               |
|                      | add_132_2_C298_I4_rn (function.sv:132)              |
|                      | add_132_3_C298_I4_rn (function.sv:132)              |
|                      | add_132_4_C298_I4_rn (function.sv:132)              |
|                      | add_136_C298_I4_rn (function.sv:136)                |
|                      | add_136_2_C298_I4_rn (function.sv:136)              |
|                      | add_136_3_C298_I4_rn (function.sv:136)              |
|                      | add_136_4_C298_I4_rn (function.sv:136)              |
|                      | sub_136_C298_I4_rn (function.sv:136)                |
|                      | sub_298_I4 (module1.sv:298)                         |
|                      | add_298_4_I4 (module1.sv:298)                       |
|                      | add_132_C296_I4_rn (function.sv:132)                |
|                      | add_132_2_C296_I4_rn (function.sv:132)              |
|                      | add_132_3_C296_I4_rn (function.sv:132)              |
|                      | add_132_4_C296_I4_rn (function.sv:132)              |
|                      | add_136_C296_I4_rn (function.sv:136)                |
|                      | add_136_2_C296_I4_rn (function.sv:136)              |
|                      | add_136_3_C296_I4_rn (function.sv:136)              |
|                      | add_136_4_C296_I4_rn (function.sv:136)              |
|                      | sub_136_C296_I4_rn (function.sv:136)                |
|                      | add_296_4_I4 (module1.sv:296)                       |
|                      | add_296_5_I4 (module1.sv:296)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1275 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1419 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1275 - T1419 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1275 + T1419 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================

Datapath Report for DP_OP_1492J3_134_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1492J3_134_6302 | add_132_C298_I5_rn (function.sv:132)               |
|                      | add_132_2_C298_I5_rn (function.sv:132)              |
|                      | add_132_3_C298_I5_rn (function.sv:132)              |
|                      | add_132_4_C298_I5_rn (function.sv:132)              |
|                      | add_136_C298_I5_rn (function.sv:136)                |
|                      | add_136_2_C298_I5_rn (function.sv:136)              |
|                      | add_136_3_C298_I5_rn (function.sv:136)              |
|                      | add_136_4_C298_I5_rn (function.sv:136)              |
|                      | sub_136_C298_I5_rn (function.sv:136)                |
|                      | sub_298_I5 (module1.sv:298)                         |
|                      | add_298_4_I5 (module1.sv:298)                       |
|                      | add_132_C296_I5_rn (function.sv:132)                |
|                      | add_132_2_C296_I5_rn (function.sv:132)              |
|                      | add_132_3_C296_I5_rn (function.sv:132)              |
|                      | add_132_4_C296_I5_rn (function.sv:132)              |
|                      | add_136_C296_I5_rn (function.sv:136)                |
|                      | add_136_2_C296_I5_rn (function.sv:136)              |
|                      | add_136_3_C296_I5_rn (function.sv:136)              |
|                      | add_136_4_C296_I5_rn (function.sv:136)              |
|                      | sub_136_C296_I5_rn (function.sv:136)                |
|                      | add_296_4_I5 (module1.sv:296)                       |
|                      | add_296_5_I5 (module1.sv:296)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1281 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1425 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1281 - T1425 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1281 + T1425 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================

Datapath Report for DP_OP_1493J3_135_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1493J3_135_6302 | add_132_C298_I6_rn (function.sv:132)               |
|                      | add_132_2_C298_I6_rn (function.sv:132)              |
|                      | add_132_3_C298_I6_rn (function.sv:132)              |
|                      | add_132_4_C298_I6_rn (function.sv:132)              |
|                      | add_136_C298_I6_rn (function.sv:136)                |
|                      | add_136_2_C298_I6_rn (function.sv:136)              |
|                      | add_136_3_C298_I6_rn (function.sv:136)              |
|                      | add_136_4_C298_I6_rn (function.sv:136)              |
|                      | sub_136_C298_I6_rn (function.sv:136)                |
|                      | sub_298_I6 (module1.sv:298)                         |
|                      | add_298_4_I6 (module1.sv:298)                       |
|                      | add_132_C296_I6_rn (function.sv:132)                |
|                      | add_132_2_C296_I6_rn (function.sv:132)              |
|                      | add_132_3_C296_I6_rn (function.sv:132)              |
|                      | add_132_4_C296_I6_rn (function.sv:132)              |
|                      | add_136_C296_I6_rn (function.sv:136)                |
|                      | add_136_2_C296_I6_rn (function.sv:136)              |
|                      | add_136_3_C296_I6_rn (function.sv:136)              |
|                      | add_136_4_C296_I6_rn (function.sv:136)              |
|                      | sub_136_C296_I6_rn (function.sv:136)                |
|                      | add_296_4_I6 (module1.sv:296)                       |
|                      | add_296_5_I6 (module1.sv:296)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1287 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1431 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1287 - T1431 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1287 + T1431 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================

Datapath Report for DP_OP_1494J3_136_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1494J3_136_6302 | add_132_C298_I7_rn (function.sv:132)               |
|                      | add_132_2_C298_I7_rn (function.sv:132)              |
|                      | add_132_3_C298_I7_rn (function.sv:132)              |
|                      | add_132_4_C298_I7_rn (function.sv:132)              |
|                      | add_136_C298_I7_rn (function.sv:136)                |
|                      | add_136_2_C298_I7_rn (function.sv:136)              |
|                      | add_136_3_C298_I7_rn (function.sv:136)              |
|                      | add_136_4_C298_I7_rn (function.sv:136)              |
|                      | sub_136_C298_I7_rn (function.sv:136)                |
|                      | sub_298_I7 (module1.sv:298)                         |
|                      | add_298_4_I7 (module1.sv:298)                       |
|                      | add_132_C296_I7_rn (function.sv:132)                |
|                      | add_132_2_C296_I7_rn (function.sv:132)              |
|                      | add_132_3_C296_I7_rn (function.sv:132)              |
|                      | add_132_4_C296_I7_rn (function.sv:132)              |
|                      | add_136_C296_I7_rn (function.sv:136)                |
|                      | add_136_2_C296_I7_rn (function.sv:136)              |
|                      | add_136_3_C296_I7_rn (function.sv:136)              |
|                      | add_136_4_C296_I7_rn (function.sv:136)              |
|                      | sub_136_C296_I7_rn (function.sv:136)                |
|                      | add_296_4_I7 (module1.sv:296)                       |
|                      | add_296_5_I7 (module1.sv:296)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1293 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1437 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1293 - T1437 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1293 + T1437 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================

Datapath Report for DP_OP_1495J3_137_6302
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_1495J3_137_6302 | add_132_C298_I8_rn (function.sv:132)               |
|                      | add_132_2_C298_I8_rn (function.sv:132)              |
|                      | add_132_3_C298_I8_rn (function.sv:132)              |
|                      | add_132_4_C298_I8_rn (function.sv:132)              |
|                      | add_136_C298_I8_rn (function.sv:136)                |
|                      | add_136_2_C298_I8_rn (function.sv:136)              |
|                      | add_136_3_C298_I8_rn (function.sv:136)              |
|                      | add_136_4_C298_I8_rn (function.sv:136)              |
|                      | sub_136_C298_I8_rn (function.sv:136)                |
|                      | sub_298_I8 (module1.sv:298)                         |
|                      | add_298_4_I8 (module1.sv:298)                       |
|                      | add_132_C296_I8_rn (function.sv:132)                |
|                      | add_132_2_C296_I8_rn (function.sv:132)              |
|                      | add_132_3_C296_I8_rn (function.sv:132)              |
|                      | add_132_4_C296_I8_rn (function.sv:132)              |
|                      | add_136_C296_I8_rn (function.sv:136)                |
|                      | add_136_2_C296_I8_rn (function.sv:136)              |
|                      | add_136_3_C296_I8_rn (function.sv:136)              |
|                      | add_136_4_C296_I8_rn (function.sv:136)              |
|                      | sub_136_C296_I8_rn (function.sv:136)                |
|                      | add_296_4_I8 (module1.sv:296)                       |
|                      | add_296_5_I8 (module1.sv:296)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 20    |                                          |
| I2    | PI   | Signed   | 18    |                                          |
| I3    | PI   | Signed   | 17    |                                          |
| I4    | PI   | Signed   | 15    |                                          |
| I5    | PI   | Signed   | 13    |                                          |
| I6    | PI   | Signed   | 20    |                                          |
| I7    | PI   | Signed   | 18    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| I9    | PI   | Signed   | 15    |                                          |
| I10   | PI   | Signed   | 13    |                                          |
| T1299 | IFO  | Signed   | 22    | $unsigned(22'b0000000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| T1443 | IFO  | Signed   | 21    | I6 + I7 + I8 + I9 + I10 ( function.sv:132 function.sv:136 function.sv:296 function.sv:298 ) |
| O1    | PO   | Signed   | 22    | T1299 - T1443 ( function.sv:132 function.sv:136 function.sv:298 ) |
| O2    | PO   | Signed   | 22    | T1299 + T1443 ( function.sv:132 function.sv:136 function.sv:296 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| add_x_73           | DW01_add         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| add_x_77           | DW01_add         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_79           | DW01_add         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| add_x_81           | DW01_add         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| add_x_85           | DW01_add         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| sub_x_88           | DW01_sub         | apparch (area)     |                |
| add_x_89           | DW01_add         | apparch (area)     |                |
| sub_x_90           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| add_x_93           | DW01_add         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_95           | DW01_add         | apparch (area)     |                |
| sub_x_96           | DW01_sub         | apparch (area)     |                |
| add_x_97           | DW01_add         | apparch (area)     |                |
| sub_x_98           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | apparch (area)     |                |
| sub_x_100          | DW01_sub         | apparch (area)     |                |
| add_x_101          | DW01_add         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_103          | DW01_add         | apparch (area)     |                |
| sub_x_104          | DW01_sub         | apparch (area)     |                |
| add_x_105          | DW01_add         | apparch (area)     |                |
| sub_x_106          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | apparch (area)     |                |
| sub_x_108          | DW01_sub         | apparch (area)     |                |
| add_x_109          | DW01_add         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_111          | DW01_add         | apparch (area)     |                |
| sub_x_112          | DW01_sub         | apparch (area)     |                |
| add_x_113          | DW01_add         | apparch (area)     |                |
| sub_x_114          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | apparch (area)     |                |
| sub_x_116          | DW01_sub         | apparch (area)     |                |
| add_x_117          | DW01_add         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_119          | DW01_add         | apparch (area)     |                |
| sub_x_120          | DW01_sub         | apparch (area)     |                |
| add_x_121          | DW01_add         | apparch (area)     |                |
| sub_x_122          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | apparch (area)     |                |
| sub_x_124          | DW01_sub         | apparch (area)     |                |
| add_x_125          | DW01_add         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
| add_x_127          | DW01_add         | apparch (area)     |                |
| sub_x_128          | DW01_sub         | apparch (area)     |                |
| add_x_129          | DW01_add         | apparch (area)     |                |
| sub_x_130          | DW01_sub         | apparch (area)     |                |
| sub_x_196          | DW01_sub         | apparch (area)     |                |
| sub_x_197          | DW01_sub         | apparch (area)     |                |
| sub_x_198          | DW01_sub         | apparch (area)     |                |
| sub_x_199          | DW01_sub         | apparch (area)     |                |
| sub_x_200          | DW01_sub         | apparch (area)     |                |
| sub_x_201          | DW01_sub         | apparch (area)     |                |
| sub_x_202          | DW01_sub         | apparch (area)     |                |
| sub_x_203          | DW01_sub         | apparch (area)     |                |
| DP_OP_1480J3_122_6302                 |                    |                |
|                    | DP_OP_1480J3_122_6302 | str (area)    |                |
| DP_OP_1481J3_123_6302                 |                    |                |
|                    | DP_OP_1481J3_123_6302 | str (area)    |                |
| DP_OP_1482J3_124_6302                 |                    |                |
|                    | DP_OP_1482J3_124_6302 | str (area)    |                |
| DP_OP_1483J3_125_6302                 |                    |                |
|                    | DP_OP_1483J3_125_6302 | str (area)    |                |
| DP_OP_1484J3_126_6302                 |                    |                |
|                    | DP_OP_1484J3_126_6302 | str (area)    |                |
| DP_OP_1485J3_127_6302                 |                    |                |
|                    | DP_OP_1485J3_127_6302 | str (area)    |                |
| DP_OP_1486J3_128_6302                 |                    |                |
|                    | DP_OP_1486J3_128_6302 | str (area)    |                |
| DP_OP_1487J3_129_6302                 |                    |                |
|                    | DP_OP_1487J3_129_6302 | str (area)    |                |
| DP_OP_1488J3_130_6302                 |                    |                |
|                    | DP_OP_1488J3_130_6302 | str (area)    |                |
| DP_OP_1489J3_131_6302                 |                    |                |
|                    | DP_OP_1489J3_131_6302 | str (area)    |                |
| DP_OP_1490J3_132_6302                 |                    |                |
|                    | DP_OP_1490J3_132_6302 | str (area)    |                |
| DP_OP_1491J3_133_6302                 |                    |                |
|                    | DP_OP_1491J3_133_6302 | str (area)    |                |
| DP_OP_1492J3_134_6302                 |                    |                |
|                    | DP_OP_1492J3_134_6302 | str (area)    |                |
| DP_OP_1493J3_135_6302                 |                    |                |
|                    | DP_OP_1493J3_135_6302 | str (area)    |                |
| DP_OP_1494J3_136_6302                 |                    |                |
|                    | DP_OP_1494J3_136_6302 | str (area)    |                |
| DP_OP_1495J3_137_6302                 |                    |                |
|                    | DP_OP_1495J3_137_6302 | str (area)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_N32_FIX12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift11_reg_FIX12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N32_FIX12_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift11_reg_FIX12_1
****************************************

No implementations to report
 
****************************************
Design : step_num_counter_NUM1
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=2    | gt_203 (counter.sv:203)    |
| add_x_2        | DW01_inc       | width=2    | add_221 (counter.sv:221)   |
|                |                |            | add_231 (counter.sv:231)   |
|                |                |            | add_241 (counter.sv:241)   |
|                |                |            | add_251 (counter.sv:251)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step1_0
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=12   | add_80 (module1.sv:80)     |
| sub_x_4        | DW01_sub       | width=12   | sub_81 (module1.sv:81)     |
| add_x_5        | DW01_add       | width=12   | add_82 (module1.sv:82)     |
| sub_x_6        | DW01_sub       | width=12   | sub_83 (module1.sv:83)     |
| add_x_7        | DW01_add       | width=12   | add_80_I2 (module1.sv:80)  |
| sub_x_8        | DW01_sub       | width=12   | sub_81_I2 (module1.sv:81)  |
| add_x_9        | DW01_add       | width=12   | add_82_I2 (module1.sv:82)  |
| sub_x_10       | DW01_sub       | width=12   | sub_83_I2 (module1.sv:83)  |
| add_x_11       | DW01_add       | width=12   | add_80_I3 (module1.sv:80)  |
| sub_x_12       | DW01_sub       | width=12   | sub_81_I3 (module1.sv:81)  |
| add_x_13       | DW01_add       | width=12   | add_82_I3 (module1.sv:82)  |
| sub_x_14       | DW01_sub       | width=12   | sub_83_I3 (module1.sv:83)  |
| add_x_15       | DW01_add       | width=12   | add_80_I4 (module1.sv:80)  |
| sub_x_16       | DW01_sub       | width=12   | sub_81_I4 (module1.sv:81)  |
| add_x_17       | DW01_add       | width=12   | add_82_I4 (module1.sv:82)  |
| sub_x_18       | DW01_sub       | width=12   | sub_83_I4 (module1.sv:83)  |
| add_x_19       | DW01_add       | width=12   | add_80_I5 (module1.sv:80)  |
| sub_x_20       | DW01_sub       | width=12   | sub_81_I5 (module1.sv:81)  |
| add_x_21       | DW01_add       | width=12   | add_82_I5 (module1.sv:82)  |
| sub_x_22       | DW01_sub       | width=12   | sub_83_I5 (module1.sv:83)  |
| add_x_23       | DW01_add       | width=12   | add_80_I6 (module1.sv:80)  |
| sub_x_24       | DW01_sub       | width=12   | sub_81_I6 (module1.sv:81)  |
| add_x_25       | DW01_add       | width=12   | add_82_I6 (module1.sv:82)  |
| sub_x_26       | DW01_sub       | width=12   | sub_83_I6 (module1.sv:83)  |
| add_x_27       | DW01_add       | width=12   | add_80_I7 (module1.sv:80)  |
| sub_x_28       | DW01_sub       | width=12   | sub_81_I7 (module1.sv:81)  |
| add_x_29       | DW01_add       | width=12   | add_82_I7 (module1.sv:82)  |
| sub_x_30       | DW01_sub       | width=12   | sub_83_I7 (module1.sv:83)  |
| add_x_31       | DW01_add       | width=12   | add_80_I8 (module1.sv:80)  |
| sub_x_32       | DW01_sub       | width=12   | sub_81_I8 (module1.sv:81)  |
| add_x_33       | DW01_add       | width=12   | add_82_I8 (module1.sv:82)  |
| sub_x_34       | DW01_sub       | width=12   | sub_83_I8 (module1.sv:83)  |
| add_x_35       | DW01_add       | width=12   | add_80_I9 (module1.sv:80)  |
| sub_x_36       | DW01_sub       | width=12   | sub_81_I9 (module1.sv:81)  |
| add_x_37       | DW01_add       | width=12   | add_82_I9 (module1.sv:82)  |
| sub_x_38       | DW01_sub       | width=12   | sub_83_I9 (module1.sv:83)  |
| add_x_39       | DW01_add       | width=12   | add_80_I10 (module1.sv:80) |
| sub_x_40       | DW01_sub       | width=12   | sub_81_I10 (module1.sv:81) |
| add_x_41       | DW01_add       | width=12   | add_82_I10 (module1.sv:82) |
| sub_x_42       | DW01_sub       | width=12   | sub_83_I10 (module1.sv:83) |
| add_x_43       | DW01_add       | width=12   | add_80_I11 (module1.sv:80) |
| sub_x_44       | DW01_sub       | width=12   | sub_81_I11 (module1.sv:81) |
| add_x_45       | DW01_add       | width=12   | add_82_I11 (module1.sv:82) |
| sub_x_46       | DW01_sub       | width=12   | sub_83_I11 (module1.sv:83) |
| add_x_47       | DW01_add       | width=12   | add_80_I12 (module1.sv:80) |
| sub_x_48       | DW01_sub       | width=12   | sub_81_I12 (module1.sv:81) |
| add_x_49       | DW01_add       | width=12   | add_82_I12 (module1.sv:82) |
| sub_x_50       | DW01_sub       | width=12   | sub_83_I12 (module1.sv:83) |
| add_x_51       | DW01_add       | width=12   | add_80_I13 (module1.sv:80) |
| sub_x_52       | DW01_sub       | width=12   | sub_81_I13 (module1.sv:81) |
| add_x_53       | DW01_add       | width=12   | add_82_I13 (module1.sv:82) |
| sub_x_54       | DW01_sub       | width=12   | sub_83_I13 (module1.sv:83) |
| add_x_55       | DW01_add       | width=12   | add_80_I14 (module1.sv:80) |
| sub_x_56       | DW01_sub       | width=12   | sub_81_I14 (module1.sv:81) |
| add_x_57       | DW01_add       | width=12   | add_82_I14 (module1.sv:82) |
| sub_x_58       | DW01_sub       | width=12   | sub_83_I14 (module1.sv:83) |
| add_x_59       | DW01_add       | width=12   | add_80_I15 (module1.sv:80) |
| sub_x_60       | DW01_sub       | width=12   | sub_81_I15 (module1.sv:81) |
| add_x_61       | DW01_add       | width=12   | add_82_I15 (module1.sv:82) |
| sub_x_62       | DW01_sub       | width=12   | sub_83_I15 (module1.sv:83) |
| add_x_63       | DW01_add       | width=12   | add_80_I16 (module1.sv:80) |
| sub_x_64       | DW01_sub       | width=12   | sub_81_I16 (module1.sv:81) |
| add_x_65       | DW01_add       | width=12   | add_82_I16 (module1.sv:82) |
| sub_x_66       | DW01_sub       | width=12   | sub_83_I16 (module1.sv:83) |
| add_x_67       | DW01_inc       | width=4    | add_91 (module1.sv:91)     |
| sub_x_68       | DW01_sub       | width=12   | sub_136 (module1.sv:136)   |
| sub_x_69       | DW01_sub       | width=12   | sub_136_I2 (module1.sv:136) |
| sub_x_70       | DW01_sub       | width=12   | sub_136_I3 (module1.sv:136) |
| sub_x_71       | DW01_sub       | width=12   | sub_136_I4 (module1.sv:136) |
| sub_x_72       | DW01_sub       | width=12   | sub_136_I5 (module1.sv:136) |
| sub_x_73       | DW01_sub       | width=12   | sub_136_I6 (module1.sv:136) |
| sub_x_74       | DW01_sub       | width=12   | sub_136_I7 (module1.sv:136) |
| sub_x_75       | DW01_sub       | width=12   | sub_136_I8 (module1.sv:136) |
| sub_x_76       | DW01_sub       | width=12   | sub_136_I9 (module1.sv:136) |
| sub_x_77       | DW01_sub       | width=12   | sub_136_I10 (module1.sv:136) |
| sub_x_78       | DW01_sub       | width=12   | sub_136_I11 (module1.sv:136) |
| sub_x_79       | DW01_sub       | width=12   | sub_136_I12 (module1.sv:136) |
| sub_x_80       | DW01_sub       | width=12   | sub_136_I13 (module1.sv:136) |
| sub_x_81       | DW01_sub       | width=12   | sub_136_I14 (module1.sv:136) |
| sub_x_82       | DW01_sub       | width=12   | sub_136_I15 (module1.sv:136) |
| sub_x_83       | DW01_sub       | width=12   | sub_136_I16 (module1.sv:136) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_inc         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| sub_x_75           | DW01_sub         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| sub_x_81           | DW01_sub         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : step10_num_counter_NUM2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N32_FIX11_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N32_FIX11_1
****************************************

No implementations to report
 
****************************************
Design : module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/module0_cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=6    | gt_91 (module0_cbfp.sv:91) |
| add_x_2        | DW01_inc       | width=6    | add_98 (module0_cbfp.sv:98) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : min_val
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/module0_cbfp.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_411 (module0_cbfp.sv:411) |
| add_x_2        | DW01_inc       | width=2    | add_416 (module0_cbfp.sv:416) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : cbfp_sr_output_array_size16_din_size11_buffer_depth64_0
****************************************

No implementations to report
 
****************************************
Design : fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_0
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_79 (cbfp_datapath.sv:79) |
| lt_x_2         | DW_cmp         | width=5    | lt_80 (cbfp_datapath.sv:80) |
| lt_x_3         | DW_cmp         | width=5    | lt_81 (cbfp_datapath.sv:81) |
| ash_8          | DW_leftsh      | A_width=11 | sla_94 (cbfp_datapath.sv:94) |
               |                | SH_width=32 |                           |
| sub_x_9        | DW01_sub       | width=6    | sub_96 (cbfp_datapath.sv:96) |
| ashr_10        | DW_rightsh     | A_width=23 | sra_96 (cbfp_datapath.sv:96) |
               |                | SH_width=32 |                           |
| ash_11         | DW_leftsh      | A_width=11 | sla_94_I2 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_12       | DW01_sub       | width=6    | sub_96_I2 (cbfp_datapath.sv:96) |
| ashr_13        | DW_rightsh     | A_width=23 | sra_96_I2 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_14         | DW_leftsh      | A_width=11 | sla_94_I3 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_15       | DW01_sub       | width=6    | sub_96_I3 (cbfp_datapath.sv:96) |
| ashr_16        | DW_rightsh     | A_width=23 | sra_96_I3 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_17         | DW_leftsh      | A_width=11 | sla_94_I4 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_18       | DW01_sub       | width=6    | sub_96_I4 (cbfp_datapath.sv:96) |
| ashr_19        | DW_rightsh     | A_width=23 | sra_96_I4 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_20         | DW_leftsh      | A_width=11 | sla_94_I5 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_21       | DW01_sub       | width=6    | sub_96_I5 (cbfp_datapath.sv:96) |
| ashr_22        | DW_rightsh     | A_width=23 | sra_96_I5 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=11 | sla_94_I6 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_24       | DW01_sub       | width=6    | sub_96_I6 (cbfp_datapath.sv:96) |
| ashr_25        | DW_rightsh     | A_width=23 | sra_96_I6 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_26         | DW_leftsh      | A_width=11 | sla_94_I7 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_27       | DW01_sub       | width=6    | sub_96_I7 (cbfp_datapath.sv:96) |
| ashr_28        | DW_rightsh     | A_width=23 | sra_96_I7 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_29         | DW_leftsh      | A_width=11 | sla_94_I8 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_30       | DW01_sub       | width=6    | sub_96_I8 (cbfp_datapath.sv:96) |
| ashr_31        | DW_rightsh     | A_width=23 | sra_96_I8 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_32         | DW_leftsh      | A_width=11 | sla_94_I9 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_33       | DW01_sub       | width=6    | sub_96_I9 (cbfp_datapath.sv:96) |
| ashr_34        | DW_rightsh     | A_width=23 | sra_96_I9 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_35         | DW_leftsh      | A_width=11 | sla_94_I10 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_36       | DW01_sub       | width=6    | sub_96_I10 (cbfp_datapath.sv:96) |
| ashr_37        | DW_rightsh     | A_width=23 | sra_96_I10 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_38         | DW_leftsh      | A_width=11 | sla_94_I11 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_39       | DW01_sub       | width=6    | sub_96_I11 (cbfp_datapath.sv:96) |
| ashr_40        | DW_rightsh     | A_width=23 | sra_96_I11 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_41         | DW_leftsh      | A_width=11 | sla_94_I12 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_42       | DW01_sub       | width=6    | sub_96_I12 (cbfp_datapath.sv:96) |
| ashr_43        | DW_rightsh     | A_width=23 | sra_96_I12 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_44         | DW_leftsh      | A_width=11 | sla_94_I13 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_45       | DW01_sub       | width=6    | sub_96_I13 (cbfp_datapath.sv:96) |
| ashr_46        | DW_rightsh     | A_width=23 | sra_96_I13 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_47         | DW_leftsh      | A_width=11 | sla_94_I14 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_48       | DW01_sub       | width=6    | sub_96_I14 (cbfp_datapath.sv:96) |
| ashr_49        | DW_rightsh     | A_width=23 | sra_96_I14 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_50         | DW_leftsh      | A_width=11 | sla_94_I15 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_51       | DW01_sub       | width=6    | sub_96_I15 (cbfp_datapath.sv:96) |
| ashr_52        | DW_rightsh     | A_width=23 | sra_96_I15 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_53         | DW_leftsh      | A_width=11 | sla_94_I16 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_54       | DW01_sub       | width=6    | sub_96_I16 (cbfp_datapath.sv:96) |
| ashr_55        | DW_rightsh     | A_width=23 | sra_96_I16 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| gt_x_73        | DW_cmp         | width=5    | gt_92 (cbfp_datapath.sv:92) |
                |                |            | gt_92_I10 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I11 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I12 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I13 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I14 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I15 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I16 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I2 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I3 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I4 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I5 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I6 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I7 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I8 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I9 (cbfp_datapath.sv:92) |
| sub_x_7        | DW01_sub       | width=6    | sub_94 (cbfp_datapath.sv:94) |
               |                |            | sub_94_I10 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I11 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I12 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I13 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I14 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I15 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I16 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I2 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I3 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I4 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I5 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I6 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I7 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I8 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I9 (cbfp_datapath.sv:94) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| ash_8              | DW_leftsh        | astr (area)        |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ash_11             | DW_leftsh        | astr (area)        |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ash_14             | DW_leftsh        | astr (area)        |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
| ash_17             | DW_leftsh        | astr (area)        |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| ashr_19            | DW_rightsh       | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ash_26             | DW_leftsh        | astr (area)        |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| ashr_28            | DW_rightsh       | astr (area)        |                |
| ash_29             | DW_leftsh        | astr (area)        |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| ashr_31            | DW_rightsh       | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| ash_35             | DW_leftsh        | astr (area)        |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| ashr_37            | DW_rightsh       | astr (area)        |                |
| ash_38             | DW_leftsh        | astr (area)        |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| ashr_40            | DW_rightsh       | astr (area)        |                |
| ash_41             | DW_leftsh        | astr (area)        |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| ashr_43            | DW_rightsh       | astr (area)        |                |
| ash_44             | DW_leftsh        | astr (area)        |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ash_47             | DW_leftsh        | astr (area)        |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ash_50             | DW_leftsh        | astr (area)        |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| ashr_52            | DW_rightsh       | astr (area)        |                |
| ash_53             | DW_leftsh        | astr (area)        |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| ashr_55            | DW_rightsh       | astr (area)        |                |
| gt_x_73            | DW_cmp           | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_1
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_79 (cbfp_datapath.sv:79) |
| lt_x_2         | DW_cmp         | width=5    | lt_80 (cbfp_datapath.sv:80) |
| lt_x_3         | DW_cmp         | width=5    | lt_81 (cbfp_datapath.sv:81) |
| ash_8          | DW_leftsh      | A_width=11 | sla_94 (cbfp_datapath.sv:94) |
               |                | SH_width=32 |                           |
| sub_x_9        | DW01_sub       | width=6    | sub_96 (cbfp_datapath.sv:96) |
| ashr_10        | DW_rightsh     | A_width=23 | sra_96 (cbfp_datapath.sv:96) |
               |                | SH_width=32 |                           |
| ash_11         | DW_leftsh      | A_width=11 | sla_94_I2 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_12       | DW01_sub       | width=6    | sub_96_I2 (cbfp_datapath.sv:96) |
| ashr_13        | DW_rightsh     | A_width=23 | sra_96_I2 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_14         | DW_leftsh      | A_width=11 | sla_94_I3 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_15       | DW01_sub       | width=6    | sub_96_I3 (cbfp_datapath.sv:96) |
| ashr_16        | DW_rightsh     | A_width=23 | sra_96_I3 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_17         | DW_leftsh      | A_width=11 | sla_94_I4 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_18       | DW01_sub       | width=6    | sub_96_I4 (cbfp_datapath.sv:96) |
| ashr_19        | DW_rightsh     | A_width=23 | sra_96_I4 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_20         | DW_leftsh      | A_width=11 | sla_94_I5 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_21       | DW01_sub       | width=6    | sub_96_I5 (cbfp_datapath.sv:96) |
| ashr_22        | DW_rightsh     | A_width=23 | sra_96_I5 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=11 | sla_94_I6 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_24       | DW01_sub       | width=6    | sub_96_I6 (cbfp_datapath.sv:96) |
| ashr_25        | DW_rightsh     | A_width=23 | sra_96_I6 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_26         | DW_leftsh      | A_width=11 | sla_94_I7 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_27       | DW01_sub       | width=6    | sub_96_I7 (cbfp_datapath.sv:96) |
| ashr_28        | DW_rightsh     | A_width=23 | sra_96_I7 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_29         | DW_leftsh      | A_width=11 | sla_94_I8 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_30       | DW01_sub       | width=6    | sub_96_I8 (cbfp_datapath.sv:96) |
| ashr_31        | DW_rightsh     | A_width=23 | sra_96_I8 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_32         | DW_leftsh      | A_width=11 | sla_94_I9 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_33       | DW01_sub       | width=6    | sub_96_I9 (cbfp_datapath.sv:96) |
| ashr_34        | DW_rightsh     | A_width=23 | sra_96_I9 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_35         | DW_leftsh      | A_width=11 | sla_94_I10 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_36       | DW01_sub       | width=6    | sub_96_I10 (cbfp_datapath.sv:96) |
| ashr_37        | DW_rightsh     | A_width=23 | sra_96_I10 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_38         | DW_leftsh      | A_width=11 | sla_94_I11 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_39       | DW01_sub       | width=6    | sub_96_I11 (cbfp_datapath.sv:96) |
| ashr_40        | DW_rightsh     | A_width=23 | sra_96_I11 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_41         | DW_leftsh      | A_width=11 | sla_94_I12 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_42       | DW01_sub       | width=6    | sub_96_I12 (cbfp_datapath.sv:96) |
| ashr_43        | DW_rightsh     | A_width=23 | sra_96_I12 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_44         | DW_leftsh      | A_width=11 | sla_94_I13 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_45       | DW01_sub       | width=6    | sub_96_I13 (cbfp_datapath.sv:96) |
| ashr_46        | DW_rightsh     | A_width=23 | sra_96_I13 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_47         | DW_leftsh      | A_width=11 | sla_94_I14 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_48       | DW01_sub       | width=6    | sub_96_I14 (cbfp_datapath.sv:96) |
| ashr_49        | DW_rightsh     | A_width=23 | sra_96_I14 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_50         | DW_leftsh      | A_width=11 | sla_94_I15 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_51       | DW01_sub       | width=6    | sub_96_I15 (cbfp_datapath.sv:96) |
| ashr_52        | DW_rightsh     | A_width=23 | sra_96_I15 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_53         | DW_leftsh      | A_width=11 | sla_94_I16 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_54       | DW01_sub       | width=6    | sub_96_I16 (cbfp_datapath.sv:96) |
| ashr_55        | DW_rightsh     | A_width=23 | sra_96_I16 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| gt_x_73        | DW_cmp         | width=5    | gt_92 (cbfp_datapath.sv:92) |
                |                |            | gt_92_I10 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I11 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I12 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I13 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I14 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I15 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I16 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I2 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I3 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I4 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I5 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I6 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I7 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I8 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I9 (cbfp_datapath.sv:92) |
| sub_x_7        | DW01_sub       | width=6    | sub_94 (cbfp_datapath.sv:94) |
               |                |            | sub_94_I10 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I11 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I12 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I13 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I14 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I15 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I16 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I2 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I3 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I4 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I5 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I6 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I7 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I8 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I9 (cbfp_datapath.sv:94) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| ash_8              | DW_leftsh        | astr (area)        |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ash_11             | DW_leftsh        | astr (area)        |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ash_14             | DW_leftsh        | astr (area)        |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
| ash_17             | DW_leftsh        | astr (area)        |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| ashr_19            | DW_rightsh       | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ash_26             | DW_leftsh        | astr (area)        |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| ashr_28            | DW_rightsh       | astr (area)        |                |
| ash_29             | DW_leftsh        | astr (area)        |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| ashr_31            | DW_rightsh       | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| ash_35             | DW_leftsh        | astr (area)        |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| ashr_37            | DW_rightsh       | astr (area)        |                |
| ash_38             | DW_leftsh        | astr (area)        |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| ashr_40            | DW_rightsh       | astr (area)        |                |
| ash_41             | DW_leftsh        | astr (area)        |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| ashr_43            | DW_rightsh       | astr (area)        |                |
| ash_44             | DW_leftsh        | astr (area)        |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ash_47             | DW_leftsh        | astr (area)        |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ash_50             | DW_leftsh        | astr (area)        |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| ashr_52            | DW_rightsh       | astr (area)        |                |
| ash_53             | DW_leftsh        | astr (area)        |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| ashr_55            | DW_rightsh       | astr (area)        |                |
| gt_x_73            | DW_cmp           | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : cbfp_sr_output_array_size16_din_size11_buffer_depth64_1
****************************************

No implementations to report
 
****************************************
Design : fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_2
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_79 (cbfp_datapath.sv:79) |
| lt_x_2         | DW_cmp         | width=5    | lt_80 (cbfp_datapath.sv:80) |
| lt_x_3         | DW_cmp         | width=5    | lt_81 (cbfp_datapath.sv:81) |
| ash_8          | DW_leftsh      | A_width=11 | sla_94 (cbfp_datapath.sv:94) |
               |                | SH_width=32 |                           |
| sub_x_9        | DW01_sub       | width=6    | sub_96 (cbfp_datapath.sv:96) |
| ashr_10        | DW_rightsh     | A_width=23 | sra_96 (cbfp_datapath.sv:96) |
               |                | SH_width=32 |                           |
| ash_11         | DW_leftsh      | A_width=11 | sla_94_I2 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_12       | DW01_sub       | width=6    | sub_96_I2 (cbfp_datapath.sv:96) |
| ashr_13        | DW_rightsh     | A_width=23 | sra_96_I2 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_14         | DW_leftsh      | A_width=11 | sla_94_I3 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_15       | DW01_sub       | width=6    | sub_96_I3 (cbfp_datapath.sv:96) |
| ashr_16        | DW_rightsh     | A_width=23 | sra_96_I3 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_17         | DW_leftsh      | A_width=11 | sla_94_I4 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_18       | DW01_sub       | width=6    | sub_96_I4 (cbfp_datapath.sv:96) |
| ashr_19        | DW_rightsh     | A_width=23 | sra_96_I4 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_20         | DW_leftsh      | A_width=11 | sla_94_I5 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_21       | DW01_sub       | width=6    | sub_96_I5 (cbfp_datapath.sv:96) |
| ashr_22        | DW_rightsh     | A_width=23 | sra_96_I5 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=11 | sla_94_I6 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_24       | DW01_sub       | width=6    | sub_96_I6 (cbfp_datapath.sv:96) |
| ashr_25        | DW_rightsh     | A_width=23 | sra_96_I6 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_26         | DW_leftsh      | A_width=11 | sla_94_I7 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_27       | DW01_sub       | width=6    | sub_96_I7 (cbfp_datapath.sv:96) |
| ashr_28        | DW_rightsh     | A_width=23 | sra_96_I7 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_29         | DW_leftsh      | A_width=11 | sla_94_I8 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_30       | DW01_sub       | width=6    | sub_96_I8 (cbfp_datapath.sv:96) |
| ashr_31        | DW_rightsh     | A_width=23 | sra_96_I8 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_32         | DW_leftsh      | A_width=11 | sla_94_I9 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_33       | DW01_sub       | width=6    | sub_96_I9 (cbfp_datapath.sv:96) |
| ashr_34        | DW_rightsh     | A_width=23 | sra_96_I9 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_35         | DW_leftsh      | A_width=11 | sla_94_I10 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_36       | DW01_sub       | width=6    | sub_96_I10 (cbfp_datapath.sv:96) |
| ashr_37        | DW_rightsh     | A_width=23 | sra_96_I10 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_38         | DW_leftsh      | A_width=11 | sla_94_I11 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_39       | DW01_sub       | width=6    | sub_96_I11 (cbfp_datapath.sv:96) |
| ashr_40        | DW_rightsh     | A_width=23 | sra_96_I11 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_41         | DW_leftsh      | A_width=11 | sla_94_I12 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_42       | DW01_sub       | width=6    | sub_96_I12 (cbfp_datapath.sv:96) |
| ashr_43        | DW_rightsh     | A_width=23 | sra_96_I12 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_44         | DW_leftsh      | A_width=11 | sla_94_I13 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_45       | DW01_sub       | width=6    | sub_96_I13 (cbfp_datapath.sv:96) |
| ashr_46        | DW_rightsh     | A_width=23 | sra_96_I13 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_47         | DW_leftsh      | A_width=11 | sla_94_I14 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_48       | DW01_sub       | width=6    | sub_96_I14 (cbfp_datapath.sv:96) |
| ashr_49        | DW_rightsh     | A_width=23 | sra_96_I14 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_50         | DW_leftsh      | A_width=11 | sla_94_I15 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_51       | DW01_sub       | width=6    | sub_96_I15 (cbfp_datapath.sv:96) |
| ashr_52        | DW_rightsh     | A_width=23 | sra_96_I15 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_53         | DW_leftsh      | A_width=11 | sla_94_I16 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_54       | DW01_sub       | width=6    | sub_96_I16 (cbfp_datapath.sv:96) |
| ashr_55        | DW_rightsh     | A_width=23 | sra_96_I16 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| gt_x_73        | DW_cmp         | width=5    | gt_92 (cbfp_datapath.sv:92) |
                |                |            | gt_92_I10 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I11 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I12 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I13 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I14 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I15 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I16 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I2 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I3 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I4 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I5 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I6 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I7 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I8 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I9 (cbfp_datapath.sv:92) |
| sub_x_7        | DW01_sub       | width=6    | sub_94 (cbfp_datapath.sv:94) |
               |                |            | sub_94_I10 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I11 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I12 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I13 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I14 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I15 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I16 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I2 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I3 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I4 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I5 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I6 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I7 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I8 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I9 (cbfp_datapath.sv:94) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| ash_8              | DW_leftsh        | astr (area)        |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ash_11             | DW_leftsh        | astr (area)        |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ash_14             | DW_leftsh        | astr (area)        |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
| ash_17             | DW_leftsh        | astr (area)        |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| ashr_19            | DW_rightsh       | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ash_26             | DW_leftsh        | astr (area)        |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| ashr_28            | DW_rightsh       | astr (area)        |                |
| ash_29             | DW_leftsh        | astr (area)        |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| ashr_31            | DW_rightsh       | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| ash_35             | DW_leftsh        | astr (area)        |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| ashr_37            | DW_rightsh       | astr (area)        |                |
| ash_38             | DW_leftsh        | astr (area)        |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| ashr_40            | DW_rightsh       | astr (area)        |                |
| ash_41             | DW_leftsh        | astr (area)        |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| ashr_43            | DW_rightsh       | astr (area)        |                |
| ash_44             | DW_leftsh        | astr (area)        |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ash_47             | DW_leftsh        | astr (area)        |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ash_50             | DW_leftsh        | astr (area)        |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| ashr_52            | DW_rightsh       | astr (area)        |                |
| ash_53             | DW_leftsh        | astr (area)        |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| ashr_55            | DW_rightsh       | astr (area)        |                |
| gt_x_73            | DW_cmp           | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_output_shift_cnt_size5_din_size23_dout_size11_array_num4_array_size16_3
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_79 (cbfp_datapath.sv:79) |
| lt_x_2         | DW_cmp         | width=5    | lt_80 (cbfp_datapath.sv:80) |
| lt_x_3         | DW_cmp         | width=5    | lt_81 (cbfp_datapath.sv:81) |
| ash_8          | DW_leftsh      | A_width=11 | sla_94 (cbfp_datapath.sv:94) |
               |                | SH_width=32 |                           |
| sub_x_9        | DW01_sub       | width=6    | sub_96 (cbfp_datapath.sv:96) |
| ashr_10        | DW_rightsh     | A_width=23 | sra_96 (cbfp_datapath.sv:96) |
               |                | SH_width=32 |                           |
| ash_11         | DW_leftsh      | A_width=11 | sla_94_I2 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_12       | DW01_sub       | width=6    | sub_96_I2 (cbfp_datapath.sv:96) |
| ashr_13        | DW_rightsh     | A_width=23 | sra_96_I2 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_14         | DW_leftsh      | A_width=11 | sla_94_I3 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_15       | DW01_sub       | width=6    | sub_96_I3 (cbfp_datapath.sv:96) |
| ashr_16        | DW_rightsh     | A_width=23 | sra_96_I3 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_17         | DW_leftsh      | A_width=11 | sla_94_I4 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_18       | DW01_sub       | width=6    | sub_96_I4 (cbfp_datapath.sv:96) |
| ashr_19        | DW_rightsh     | A_width=23 | sra_96_I4 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_20         | DW_leftsh      | A_width=11 | sla_94_I5 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_21       | DW01_sub       | width=6    | sub_96_I5 (cbfp_datapath.sv:96) |
| ashr_22        | DW_rightsh     | A_width=23 | sra_96_I5 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_23         | DW_leftsh      | A_width=11 | sla_94_I6 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_24       | DW01_sub       | width=6    | sub_96_I6 (cbfp_datapath.sv:96) |
| ashr_25        | DW_rightsh     | A_width=23 | sra_96_I6 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_26         | DW_leftsh      | A_width=11 | sla_94_I7 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_27       | DW01_sub       | width=6    | sub_96_I7 (cbfp_datapath.sv:96) |
| ashr_28        | DW_rightsh     | A_width=23 | sra_96_I7 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_29         | DW_leftsh      | A_width=11 | sla_94_I8 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_30       | DW01_sub       | width=6    | sub_96_I8 (cbfp_datapath.sv:96) |
| ashr_31        | DW_rightsh     | A_width=23 | sra_96_I8 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_32         | DW_leftsh      | A_width=11 | sla_94_I9 (cbfp_datapath.sv:94) |
            |                | SH_width=32 |                           |
| sub_x_33       | DW01_sub       | width=6    | sub_96_I9 (cbfp_datapath.sv:96) |
| ashr_34        | DW_rightsh     | A_width=23 | sra_96_I9 (cbfp_datapath.sv:96) |
            |                | SH_width=32 |                           |
| ash_35         | DW_leftsh      | A_width=11 | sla_94_I10 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_36       | DW01_sub       | width=6    | sub_96_I10 (cbfp_datapath.sv:96) |
| ashr_37        | DW_rightsh     | A_width=23 | sra_96_I10 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_38         | DW_leftsh      | A_width=11 | sla_94_I11 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_39       | DW01_sub       | width=6    | sub_96_I11 (cbfp_datapath.sv:96) |
| ashr_40        | DW_rightsh     | A_width=23 | sra_96_I11 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_41         | DW_leftsh      | A_width=11 | sla_94_I12 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_42       | DW01_sub       | width=6    | sub_96_I12 (cbfp_datapath.sv:96) |
| ashr_43        | DW_rightsh     | A_width=23 | sra_96_I12 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_44         | DW_leftsh      | A_width=11 | sla_94_I13 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_45       | DW01_sub       | width=6    | sub_96_I13 (cbfp_datapath.sv:96) |
| ashr_46        | DW_rightsh     | A_width=23 | sra_96_I13 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_47         | DW_leftsh      | A_width=11 | sla_94_I14 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_48       | DW01_sub       | width=6    | sub_96_I14 (cbfp_datapath.sv:96) |
| ashr_49        | DW_rightsh     | A_width=23 | sra_96_I14 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_50         | DW_leftsh      | A_width=11 | sla_94_I15 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_51       | DW01_sub       | width=6    | sub_96_I15 (cbfp_datapath.sv:96) |
| ashr_52        | DW_rightsh     | A_width=23 | sra_96_I15 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| ash_53         | DW_leftsh      | A_width=11 | sla_94_I16 (cbfp_datapath.sv:94) |
           |                | SH_width=32 |                           |
| sub_x_54       | DW01_sub       | width=6    | sub_96_I16 (cbfp_datapath.sv:96) |
| ashr_55        | DW_rightsh     | A_width=23 | sra_96_I16 (cbfp_datapath.sv:96) |
           |                | SH_width=32 |                           |
| gt_x_73        | DW_cmp         | width=5    | gt_92 (cbfp_datapath.sv:92) |
                |                |            | gt_92_I10 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I11 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I12 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I13 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I14 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I15 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I16 (cbfp_datapath.sv:92) |
            |                |            | gt_92_I2 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I3 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I4 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I5 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I6 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I7 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I8 (cbfp_datapath.sv:92) |
             |                |            | gt_92_I9 (cbfp_datapath.sv:92) |
| sub_x_7        | DW01_sub       | width=6    | sub_94 (cbfp_datapath.sv:94) |
               |                |            | sub_94_I10 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I11 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I12 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I13 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I14 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I15 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I16 (cbfp_datapath.sv:94) |
           |                |            | sub_94_I2 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I3 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I4 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I5 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I6 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I7 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I8 (cbfp_datapath.sv:94) |
            |                |            | sub_94_I9 (cbfp_datapath.sv:94) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| ash_8              | DW_leftsh        | astr (area)        |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ash_11             | DW_leftsh        | astr (area)        |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ash_14             | DW_leftsh        | astr (area)        |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
| ash_17             | DW_leftsh        | astr (area)        |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| ashr_19            | DW_rightsh       | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| ashr_22            | DW_rightsh       | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| ashr_25            | DW_rightsh       | astr (area)        |                |
| ash_26             | DW_leftsh        | astr (area)        |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| ashr_28            | DW_rightsh       | astr (area)        |                |
| ash_29             | DW_leftsh        | astr (area)        |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| ashr_31            | DW_rightsh       | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| ashr_34            | DW_rightsh       | astr (area)        |                |
| ash_35             | DW_leftsh        | astr (area)        |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| ashr_37            | DW_rightsh       | astr (area)        |                |
| ash_38             | DW_leftsh        | astr (area)        |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| ashr_40            | DW_rightsh       | astr (area)        |                |
| ash_41             | DW_leftsh        | astr (area)        |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| ashr_43            | DW_rightsh       | astr (area)        |                |
| ash_44             | DW_leftsh        | astr (area)        |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ash_47             | DW_leftsh        | astr (area)        |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ash_50             | DW_leftsh        | astr (area)        |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| ashr_52            | DW_rightsh       | astr (area)        |                |
| ash_53             | DW_leftsh        | astr (area)        |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| ashr_55            | DW_rightsh       | astr (area)        |                |
| gt_x_73            | DW_cmp           | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_cbfp_cal_zero_cnt_size5_array_size16_array_num4_din_size23_buffer_depth64_0
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_53_C28_rn (function.sv:53) |
| lt_x_2         | DW_cmp         | width=5    | lt_53_I2_C28_rn (function.sv:53) |
| lt_x_3         | DW_cmp         | width=5    | lt_53_I3_C28_rn (function.sv:53) |
| lt_x_4         | DW_cmp         | width=5    | lt_53_I4_C28_rn (function.sv:53) |
| lt_x_5         | DW_cmp         | width=5    | lt_53_I5_C28_rn (function.sv:53) |
| lt_x_6         | DW_cmp         | width=5    | lt_53_I6_C28_rn (function.sv:53) |
| lt_x_7         | DW_cmp         | width=5    | lt_53_I7_C28_rn (function.sv:53) |
| lt_x_8         | DW_cmp         | width=5    | lt_53_I8_C28_rn (function.sv:53) |
| lt_x_9         | DW_cmp         | width=5    | lt_53_I9_C28_rn (function.sv:53) |
| lt_x_10        | DW_cmp         | width=5    | lt_53_I10_C28_rn (function.sv:53) |
| lt_x_11        | DW_cmp         | width=5    | lt_53_I11_C28_rn (function.sv:53) |
| lt_x_12        | DW_cmp         | width=5    | lt_53_I12_C28_rn (function.sv:53) |
| lt_x_13        | DW_cmp         | width=5    | lt_53_I13_C28_rn (function.sv:53) |
| lt_x_14        | DW_cmp         | width=5    | lt_53_I14_C28_rn (function.sv:53) |
| lt_x_15        | DW_cmp         | width=5    | lt_53_I15_C28_rn (function.sv:53) |
| lt_x_16        | DW_cmp         | width=5    | lt_53_I16_C28_rn (function.sv:53) |
| lt_x_17        | DW_cmp         | width=5    | lt_53_C29_rn (function.sv:53) |
| lt_x_18        | DW_cmp         | width=5    | lt_53_I2_C29_rn (function.sv:53) |
| lt_x_19        | DW_cmp         | width=5    | lt_53_I3_C29_rn (function.sv:53) |
| lt_x_20        | DW_cmp         | width=5    | lt_53_I4_C29_rn (function.sv:53) |
| lt_x_21        | DW_cmp         | width=5    | lt_53_I5_C29_rn (function.sv:53) |
| lt_x_22        | DW_cmp         | width=5    | lt_53_I6_C29_rn (function.sv:53) |
| lt_x_23        | DW_cmp         | width=5    | lt_53_I7_C29_rn (function.sv:53) |
| lt_x_24        | DW_cmp         | width=5    | lt_53_I8_C29_rn (function.sv:53) |
| lt_x_25        | DW_cmp         | width=5    | lt_53_I9_C29_rn (function.sv:53) |
| lt_x_26        | DW_cmp         | width=5    | lt_53_I10_C29_rn (function.sv:53) |
| lt_x_27        | DW_cmp         | width=5    | lt_53_I11_C29_rn (function.sv:53) |
| lt_x_28        | DW_cmp         | width=5    | lt_53_I12_C29_rn (function.sv:53) |
| lt_x_29        | DW_cmp         | width=5    | lt_53_I13_C29_rn (function.sv:53) |
| lt_x_30        | DW_cmp         | width=5    | lt_53_I14_C29_rn (function.sv:53) |
| lt_x_31        | DW_cmp         | width=5    | lt_53_I15_C29_rn (function.sv:53) |
| lt_x_32        | DW_cmp         | width=5    | lt_53_I16_C29_rn (function.sv:53) |
| gt_x_1441      | DW_cmp         | width=5    | gt_42 (cbfp_datapath.sv:42) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| lt_x_16            | DW_cmp           | apparch (area)     |                |
| lt_x_17            | DW_cmp           | apparch (area)     |                |
| lt_x_18            | DW_cmp           | apparch (area)     |                |
| lt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| lt_x_21            | DW_cmp           | apparch (area)     |                |
| lt_x_22            | DW_cmp           | apparch (area)     |                |
| lt_x_23            | DW_cmp           | apparch (area)     |                |
| lt_x_24            | DW_cmp           | apparch (area)     |                |
| lt_x_25            | DW_cmp           | apparch (area)     |                |
| lt_x_26            | DW_cmp           | apparch (area)     |                |
| lt_x_27            | DW_cmp           | apparch (area)     |                |
| lt_x_28            | DW_cmp           | apparch (area)     |                |
| lt_x_29            | DW_cmp           | apparch (area)     |                |
| lt_x_30            | DW_cmp           | apparch (area)     |                |
| lt_x_31            | DW_cmp           | apparch (area)     |                |
| lt_x_32            | DW_cmp           | apparch (area)     |                |
| gt_x_1441          | DW_cmp           | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_cbfp_cal_zero_cnt_size5_array_size16_array_num4_din_size23_buffer_depth64_1
****************************************

Resource Report for this hierarchy in file
        ../verilog/fft/FFT_FINAL/cbfp_datapath.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_53_C28_rn (function.sv:53) |
| lt_x_2         | DW_cmp         | width=5    | lt_53_I2_C28_rn (function.sv:53) |
| lt_x_3         | DW_cmp         | width=5    | lt_53_I3_C28_rn (function.sv:53) |
| lt_x_4         | DW_cmp         | width=5    | lt_53_I4_C28_rn (function.sv:53) |
| lt_x_5         | DW_cmp         | width=5    | lt_53_I5_C28_rn (function.sv:53) |
| lt_x_6         | DW_cmp         | width=5    | lt_53_I6_C28_rn (function.sv:53) |
| lt_x_7         | DW_cmp         | width=5    | lt_53_I7_C28_rn (function.sv:53) |
| lt_x_8         | DW_cmp         | width=5    | lt_53_I8_C28_rn (function.sv:53) |
| lt_x_9         | DW_cmp         | width=5    | lt_53_I9_C28_rn (function.sv:53) |
| lt_x_10        | DW_cmp         | width=5    | lt_53_I10_C28_rn (function.sv:53) |
| lt_x_11        | DW_cmp         | width=5    | lt_53_I11_C28_rn (function.sv:53) |
| lt_x_12        | DW_cmp         | width=5    | lt_53_I12_C28_rn (function.sv:53) |
| lt_x_13        | DW_cmp         | width=5    | lt_53_I13_C28_rn (function.sv:53) |
| lt_x_14        | DW_cmp         | width=5    | lt_53_I14_C28_rn (function.sv:53) |
| lt_x_15        | DW_cmp         | width=5    | lt_53_I15_C28_rn (function.sv:53) |
| lt_x_16        | DW_cmp         | width=5    | lt_53_I16_C28_rn (function.sv:53) |
| lt_x_17        | DW_cmp         | width=5    | lt_53_C29_rn (function.sv:53) |
| lt_x_18        | DW_cmp         | width=5    | lt_53_I2_C29_rn (function.sv:53) |
| lt_x_19        | DW_cmp         | width=5    | lt_53_I3_C29_rn (function.sv:53) |
| lt_x_20        | DW_cmp         | width=5    | lt_53_I4_C29_rn (function.sv:53) |
| lt_x_21        | DW_cmp         | width=5    | lt_53_I5_C29_rn (function.sv:53) |
| lt_x_22        | DW_cmp         | width=5    | lt_53_I6_C29_rn (function.sv:53) |
| lt_x_23        | DW_cmp         | width=5    | lt_53_I7_C29_rn (function.sv:53) |
| lt_x_24        | DW_cmp         | width=5    | lt_53_I8_C29_rn (function.sv:53) |
| lt_x_25        | DW_cmp         | width=5    | lt_53_I9_C29_rn (function.sv:53) |
| lt_x_26        | DW_cmp         | width=5    | lt_53_I10_C29_rn (function.sv:53) |
| lt_x_27        | DW_cmp         | width=5    | lt_53_I11_C29_rn (function.sv:53) |
| lt_x_28        | DW_cmp         | width=5    | lt_53_I12_C29_rn (function.sv:53) |
| lt_x_29        | DW_cmp         | width=5    | lt_53_I13_C29_rn (function.sv:53) |
| lt_x_30        | DW_cmp         | width=5    | lt_53_I14_C29_rn (function.sv:53) |
| lt_x_31        | DW_cmp         | width=5    | lt_53_I15_C29_rn (function.sv:53) |
| lt_x_32        | DW_cmp         | width=5    | lt_53_I16_C29_rn (function.sv:53) |
| gt_x_1441      | DW_cmp         | width=5    | gt_42 (cbfp_datapath.sv:42) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| lt_x_16            | DW_cmp           | apparch (area)     |                |
| lt_x_17            | DW_cmp           | apparch (area)     |                |
| lt_x_18            | DW_cmp           | apparch (area)     |                |
| lt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| lt_x_21            | DW_cmp           | apparch (area)     |                |
| lt_x_22            | DW_cmp           | apparch (area)     |                |
| lt_x_23            | DW_cmp           | apparch (area)     |                |
| lt_x_24            | DW_cmp           | apparch (area)     |                |
| lt_x_25            | DW_cmp           | apparch (area)     |                |
| lt_x_26            | DW_cmp           | apparch (area)     |                |
| lt_x_27            | DW_cmp           | apparch (area)     |                |
| lt_x_28            | DW_cmp           | apparch (area)     |                |
| lt_x_29            | DW_cmp           | apparch (area)     |                |
| lt_x_30            | DW_cmp           | apparch (area)     |                |
| lt_x_31            | DW_cmp           | apparch (area)     |                |
| lt_x_32            | DW_cmp           | apparch (area)     |                |
| gt_x_1441          | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : cbfp_sr_array_size16_din_size23_buffer_depth64_clk_cnt3_3
****************************************

No implementations to report
 
****************************************
Design : step0_2
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=13   | add_417 (module0.sv:417)   |
| sub_x_4        | DW01_sub       | width=13   | sub_418 (module0.sv:418)   |
| add_x_5        | DW01_add       | width=13   | add_419 (module0.sv:419)   |
| sub_x_6        | DW01_sub       | width=13   | sub_420 (module0.sv:420)   |
| add_x_7        | DW01_add       | width=13   | add_417_I2 (module0.sv:417) |
| sub_x_8        | DW01_sub       | width=13   | sub_418_I2 (module0.sv:418) |
| add_x_9        | DW01_add       | width=13   | add_419_I2 (module0.sv:419) |
| sub_x_10       | DW01_sub       | width=13   | sub_420_I2 (module0.sv:420) |
| add_x_11       | DW01_add       | width=13   | add_417_I3 (module0.sv:417) |
| sub_x_12       | DW01_sub       | width=13   | sub_418_I3 (module0.sv:418) |
| add_x_13       | DW01_add       | width=13   | add_419_I3 (module0.sv:419) |
| sub_x_14       | DW01_sub       | width=13   | sub_420_I3 (module0.sv:420) |
| add_x_15       | DW01_add       | width=13   | add_417_I4 (module0.sv:417) |
| sub_x_16       | DW01_sub       | width=13   | sub_418_I4 (module0.sv:418) |
| add_x_17       | DW01_add       | width=13   | add_419_I4 (module0.sv:419) |
| sub_x_18       | DW01_sub       | width=13   | sub_420_I4 (module0.sv:420) |
| add_x_19       | DW01_add       | width=13   | add_417_I5 (module0.sv:417) |
| sub_x_20       | DW01_sub       | width=13   | sub_418_I5 (module0.sv:418) |
| add_x_21       | DW01_add       | width=13   | add_419_I5 (module0.sv:419) |
| sub_x_22       | DW01_sub       | width=13   | sub_420_I5 (module0.sv:420) |
| add_x_23       | DW01_add       | width=13   | add_417_I6 (module0.sv:417) |
| sub_x_24       | DW01_sub       | width=13   | sub_418_I6 (module0.sv:418) |
| add_x_25       | DW01_add       | width=13   | add_419_I6 (module0.sv:419) |
| sub_x_26       | DW01_sub       | width=13   | sub_420_I6 (module0.sv:420) |
| add_x_27       | DW01_add       | width=13   | add_417_I7 (module0.sv:417) |
| sub_x_28       | DW01_sub       | width=13   | sub_418_I7 (module0.sv:418) |
| add_x_29       | DW01_add       | width=13   | add_419_I7 (module0.sv:419) |
| sub_x_30       | DW01_sub       | width=13   | sub_420_I7 (module0.sv:420) |
| add_x_31       | DW01_add       | width=13   | add_417_I8 (module0.sv:417) |
| sub_x_32       | DW01_sub       | width=13   | sub_418_I8 (module0.sv:418) |
| add_x_33       | DW01_add       | width=13   | add_419_I8 (module0.sv:419) |
| sub_x_34       | DW01_sub       | width=13   | sub_420_I8 (module0.sv:420) |
| add_x_35       | DW01_add       | width=13   | add_417_I9 (module0.sv:417) |
| sub_x_36       | DW01_sub       | width=13   | sub_418_I9 (module0.sv:418) |
| add_x_37       | DW01_add       | width=13   | add_419_I9 (module0.sv:419) |
| sub_x_38       | DW01_sub       | width=13   | sub_420_I9 (module0.sv:420) |
| add_x_39       | DW01_add       | width=13   | add_417_I10 (module0.sv:417) |
| sub_x_40       | DW01_sub       | width=13   | sub_418_I10 (module0.sv:418) |
| add_x_41       | DW01_add       | width=13   | add_419_I10 (module0.sv:419) |
| sub_x_42       | DW01_sub       | width=13   | sub_420_I10 (module0.sv:420) |
| add_x_43       | DW01_add       | width=13   | add_417_I11 (module0.sv:417) |
| sub_x_44       | DW01_sub       | width=13   | sub_418_I11 (module0.sv:418) |
| add_x_45       | DW01_add       | width=13   | add_419_I11 (module0.sv:419) |
| sub_x_46       | DW01_sub       | width=13   | sub_420_I11 (module0.sv:420) |
| add_x_47       | DW01_add       | width=13   | add_417_I12 (module0.sv:417) |
| sub_x_48       | DW01_sub       | width=13   | sub_418_I12 (module0.sv:418) |
| add_x_49       | DW01_add       | width=13   | add_419_I12 (module0.sv:419) |
| sub_x_50       | DW01_sub       | width=13   | sub_420_I12 (module0.sv:420) |
| add_x_51       | DW01_add       | width=13   | add_417_I13 (module0.sv:417) |
| sub_x_52       | DW01_sub       | width=13   | sub_418_I13 (module0.sv:418) |
| add_x_53       | DW01_add       | width=13   | add_419_I13 (module0.sv:419) |
| sub_x_54       | DW01_sub       | width=13   | sub_420_I13 (module0.sv:420) |
| add_x_55       | DW01_add       | width=13   | add_417_I14 (module0.sv:417) |
| sub_x_56       | DW01_sub       | width=13   | sub_418_I14 (module0.sv:418) |
| add_x_57       | DW01_add       | width=13   | add_419_I14 (module0.sv:419) |
| sub_x_58       | DW01_sub       | width=13   | sub_420_I14 (module0.sv:420) |
| add_x_59       | DW01_add       | width=13   | add_417_I15 (module0.sv:417) |
| sub_x_60       | DW01_sub       | width=13   | sub_418_I15 (module0.sv:418) |
| add_x_61       | DW01_add       | width=13   | add_419_I15 (module0.sv:419) |
| sub_x_62       | DW01_sub       | width=13   | sub_420_I15 (module0.sv:420) |
| add_x_63       | DW01_add       | width=13   | add_417_I16 (module0.sv:417) |
| sub_x_64       | DW01_sub       | width=13   | sub_418_I16 (module0.sv:418) |
| add_x_65       | DW01_add       | width=13   | add_419_I16 (module0.sv:419) |
| sub_x_66       | DW01_sub       | width=13   | sub_420_I16 (module0.sv:420) |
| add_x_67       | DW01_add       | width=13   | add_424 (module0.sv:424)   |
| sub_x_68       | DW01_sub       | width=13   | sub_425 (module0.sv:425)   |
| add_x_69       | DW01_add       | width=13   | add_426 (module0.sv:426)   |
| sub_x_70       | DW01_sub       | width=13   | sub_427 (module0.sv:427)   |
| add_x_71       | DW01_add       | width=13   | add_424_I2 (module0.sv:424) |
| sub_x_72       | DW01_sub       | width=13   | sub_425_I2 (module0.sv:425) |
| add_x_73       | DW01_add       | width=13   | add_426_I2 (module0.sv:426) |
| sub_x_74       | DW01_sub       | width=13   | sub_427_I2 (module0.sv:427) |
| add_x_75       | DW01_add       | width=13   | add_424_I3 (module0.sv:424) |
| sub_x_76       | DW01_sub       | width=13   | sub_425_I3 (module0.sv:425) |
| add_x_77       | DW01_add       | width=13   | add_426_I3 (module0.sv:426) |
| sub_x_78       | DW01_sub       | width=13   | sub_427_I3 (module0.sv:427) |
| add_x_79       | DW01_add       | width=13   | add_424_I4 (module0.sv:424) |
| sub_x_80       | DW01_sub       | width=13   | sub_425_I4 (module0.sv:425) |
| add_x_81       | DW01_add       | width=13   | add_426_I4 (module0.sv:426) |
| sub_x_82       | DW01_sub       | width=13   | sub_427_I4 (module0.sv:427) |
| add_x_83       | DW01_add       | width=13   | add_424_I5 (module0.sv:424) |
| sub_x_84       | DW01_sub       | width=13   | sub_425_I5 (module0.sv:425) |
| add_x_85       | DW01_add       | width=13   | add_426_I5 (module0.sv:426) |
| sub_x_86       | DW01_sub       | width=13   | sub_427_I5 (module0.sv:427) |
| add_x_87       | DW01_add       | width=13   | add_424_I6 (module0.sv:424) |
| sub_x_88       | DW01_sub       | width=13   | sub_425_I6 (module0.sv:425) |
| add_x_89       | DW01_add       | width=13   | add_426_I6 (module0.sv:426) |
| sub_x_90       | DW01_sub       | width=13   | sub_427_I6 (module0.sv:427) |
| add_x_91       | DW01_add       | width=13   | add_424_I7 (module0.sv:424) |
| sub_x_92       | DW01_sub       | width=13   | sub_425_I7 (module0.sv:425) |
| add_x_93       | DW01_add       | width=13   | add_426_I7 (module0.sv:426) |
| sub_x_94       | DW01_sub       | width=13   | sub_427_I7 (module0.sv:427) |
| add_x_95       | DW01_add       | width=13   | add_424_I8 (module0.sv:424) |
| sub_x_96       | DW01_sub       | width=13   | sub_425_I8 (module0.sv:425) |
| add_x_97       | DW01_add       | width=13   | add_426_I8 (module0.sv:426) |
| sub_x_98       | DW01_sub       | width=13   | sub_427_I8 (module0.sv:427) |
| add_x_99       | DW01_add       | width=13   | add_424_I9 (module0.sv:424) |
| sub_x_100      | DW01_sub       | width=13   | sub_425_I9 (module0.sv:425) |
| add_x_101      | DW01_add       | width=13   | add_426_I9 (module0.sv:426) |
| sub_x_102      | DW01_sub       | width=13   | sub_427_I9 (module0.sv:427) |
| add_x_103      | DW01_add       | width=13   | add_424_I10 (module0.sv:424) |
| sub_x_104      | DW01_sub       | width=13   | sub_425_I10 (module0.sv:425) |
| add_x_105      | DW01_add       | width=13   | add_426_I10 (module0.sv:426) |
| sub_x_106      | DW01_sub       | width=13   | sub_427_I10 (module0.sv:427) |
| add_x_107      | DW01_add       | width=13   | add_424_I11 (module0.sv:424) |
| sub_x_108      | DW01_sub       | width=13   | sub_425_I11 (module0.sv:425) |
| add_x_109      | DW01_add       | width=13   | add_426_I11 (module0.sv:426) |
| sub_x_110      | DW01_sub       | width=13   | sub_427_I11 (module0.sv:427) |
| add_x_111      | DW01_add       | width=13   | add_424_I12 (module0.sv:424) |
| sub_x_112      | DW01_sub       | width=13   | sub_425_I12 (module0.sv:425) |
| add_x_113      | DW01_add       | width=13   | add_426_I12 (module0.sv:426) |
| sub_x_114      | DW01_sub       | width=13   | sub_427_I12 (module0.sv:427) |
| add_x_115      | DW01_add       | width=13   | add_424_I13 (module0.sv:424) |
| sub_x_116      | DW01_sub       | width=13   | sub_425_I13 (module0.sv:425) |
| add_x_117      | DW01_add       | width=13   | add_426_I13 (module0.sv:426) |
| sub_x_118      | DW01_sub       | width=13   | sub_427_I13 (module0.sv:427) |
| add_x_119      | DW01_add       | width=13   | add_424_I14 (module0.sv:424) |
| sub_x_120      | DW01_sub       | width=13   | sub_425_I14 (module0.sv:425) |
| add_x_121      | DW01_add       | width=13   | add_426_I14 (module0.sv:426) |
| sub_x_122      | DW01_sub       | width=13   | sub_427_I14 (module0.sv:427) |
| add_x_123      | DW01_add       | width=13   | add_424_I15 (module0.sv:424) |
| sub_x_124      | DW01_sub       | width=13   | sub_425_I15 (module0.sv:425) |
| add_x_125      | DW01_add       | width=13   | add_426_I15 (module0.sv:426) |
| sub_x_126      | DW01_sub       | width=13   | sub_427_I15 (module0.sv:427) |
| add_x_127      | DW01_add       | width=13   | add_424_I16 (module0.sv:424) |
| sub_x_128      | DW01_sub       | width=13   | sub_425_I16 (module0.sv:425) |
| add_x_129      | DW01_add       | width=13   | add_426_I16 (module0.sv:426) |
| sub_x_130      | DW01_sub       | width=13   | sub_427_I16 (module0.sv:427) |
| DP_OP_568J4_122_8459            |            |                            |
|                | DP_OP_568J4_122_8459 |      |                            |
| DP_OP_569J4_123_8459            |            |                            |
|                | DP_OP_569J4_123_8459 |      |                            |
| DP_OP_570J4_124_8459            |            |                            |
|                | DP_OP_570J4_124_8459 |      |                            |
| DP_OP_571J4_125_8459            |            |                            |
|                | DP_OP_571J4_125_8459 |      |                            |
| DP_OP_572J4_126_8459            |            |                            |
|                | DP_OP_572J4_126_8459 |      |                            |
| DP_OP_573J4_127_8459            |            |                            |
|                | DP_OP_573J4_127_8459 |      |                            |
| DP_OP_574J4_128_8459            |            |                            |
|                | DP_OP_574J4_128_8459 |      |                            |
| DP_OP_575J4_129_8459            |            |                            |
|                | DP_OP_575J4_129_8459 |      |                            |
| DP_OP_576J4_130_8459            |            |                            |
|                | DP_OP_576J4_130_8459 |      |                            |
| DP_OP_577J4_131_8459            |            |                            |
|                | DP_OP_577J4_131_8459 |      |                            |
| DP_OP_578J4_132_8459            |            |                            |
|                | DP_OP_578J4_132_8459 |      |                            |
| DP_OP_579J4_133_8459            |            |                            |
|                | DP_OP_579J4_133_8459 |      |                            |
| DP_OP_580J4_134_8459            |            |                            |
|                | DP_OP_580J4_134_8459 |      |                            |
| DP_OP_581J4_135_8459            |            |                            |
|                | DP_OP_581J4_135_8459 |      |                            |
| DP_OP_582J4_136_8459            |            |                            |
|                | DP_OP_582J4_136_8459 |      |                            |
| DP_OP_583J4_137_8459            |            |                            |
|                | DP_OP_583J4_137_8459 |      |                            |
| DP_OP_584J4_138_8459            |            |                            |
|                | DP_OP_584J4_138_8459 |      |                            |
| DP_OP_585J4_139_8459            |            |                            |
|                | DP_OP_585J4_139_8459 |      |                            |
| DP_OP_586J4_140_8459            |            |                            |
|                | DP_OP_586J4_140_8459 |      |                            |
| DP_OP_587J4_141_8459            |            |                            |
|                | DP_OP_587J4_141_8459 |      |                            |
| DP_OP_588J4_142_8459            |            |                            |
|                | DP_OP_588J4_142_8459 |      |                            |
| DP_OP_589J4_143_8459            |            |                            |
|                | DP_OP_589J4_143_8459 |      |                            |
| DP_OP_590J4_144_8459            |            |                            |
|                | DP_OP_590J4_144_8459 |      |                            |
| DP_OP_591J4_145_8459            |            |                            |
|                | DP_OP_591J4_145_8459 |      |                            |
| DP_OP_592J4_146_8459            |            |                            |
|                | DP_OP_592J4_146_8459 |      |                            |
| DP_OP_593J4_147_8459            |            |                            |
|                | DP_OP_593J4_147_8459 |      |                            |
| DP_OP_594J4_148_8459            |            |                            |
|                | DP_OP_594J4_148_8459 |      |                            |
| DP_OP_595J4_149_8459            |            |                            |
|                | DP_OP_595J4_149_8459 |      |                            |
| DP_OP_596J4_150_8459            |            |                            |
|                | DP_OP_596J4_150_8459 |      |                            |
| DP_OP_597J4_151_8459            |            |                            |
|                | DP_OP_597J4_151_8459 |      |                            |
| DP_OP_598J4_152_8459            |            |                            |
|                | DP_OP_598J4_152_8459 |      |                            |
| DP_OP_599J4_153_8459            |            |                            |
|                | DP_OP_599J4_153_8459 |      |                            |
| DP_OP_600J4_154_8459            |            |                            |
|                | DP_OP_600J4_154_8459 |      |                            |
| DP_OP_601J4_155_8459            |            |                            |
|                | DP_OP_601J4_155_8459 |      |                            |
| DP_OP_602J4_156_8459            |            |                            |
|                | DP_OP_602J4_156_8459 |      |                            |
| DP_OP_603J4_157_8459            |            |                            |
|                | DP_OP_603J4_157_8459 |      |                            |
| DP_OP_604J4_158_8459            |            |                            |
|                | DP_OP_604J4_158_8459 |      |                            |
| DP_OP_605J4_159_8459            |            |                            |
|                | DP_OP_605J4_159_8459 |      |                            |
| DP_OP_606J4_160_8459            |            |                            |
|                | DP_OP_606J4_160_8459 |      |                            |
| DP_OP_607J4_161_8459            |            |                            |
|                | DP_OP_607J4_161_8459 |      |                            |
| DP_OP_608J4_162_8459            |            |                            |
|                | DP_OP_608J4_162_8459 |      |                            |
| DP_OP_609J4_163_8459            |            |                            |
|                | DP_OP_609J4_163_8459 |      |                            |
| DP_OP_610J4_164_8459            |            |                            |
|                | DP_OP_610J4_164_8459 |      |                            |
| DP_OP_611J4_165_8459            |            |                            |
|                | DP_OP_611J4_165_8459 |      |                            |
| DP_OP_612J4_166_8459            |            |                            |
|                | DP_OP_612J4_166_8459 |      |                            |
| DP_OP_613J4_167_8459            |            |                            |
|                | DP_OP_613J4_167_8459 |      |                            |
| DP_OP_614J4_168_8459            |            |                            |
|                | DP_OP_614J4_168_8459 |      |                            |
| DP_OP_615J4_169_8459            |            |                            |
|                | DP_OP_615J4_169_8459 |      |                            |
| DP_OP_616J4_170_8459            |            |                            |
|                | DP_OP_616J4_170_8459 |      |                            |
| DP_OP_617J4_171_8459            |            |                            |
|                | DP_OP_617J4_171_8459 |      |                            |
| DP_OP_618J4_172_8459            |            |                            |
|                | DP_OP_618J4_172_8459 |      |                            |
| DP_OP_619J4_173_8459            |            |                            |
|                | DP_OP_619J4_173_8459 |      |                            |
| DP_OP_620J4_174_8459            |            |                            |
|                | DP_OP_620J4_174_8459 |      |                            |
| DP_OP_621J4_175_8459            |            |                            |
|                | DP_OP_621J4_175_8459 |      |                            |
| DP_OP_622J4_176_8459            |            |                            |
|                | DP_OP_622J4_176_8459 |      |                            |
| DP_OP_623J4_177_8459            |            |                            |
|                | DP_OP_623J4_177_8459 |      |                            |
| DP_OP_624J4_178_8459            |            |                            |
|                | DP_OP_624J4_178_8459 |      |                            |
| DP_OP_625J4_179_8459            |            |                            |
|                | DP_OP_625J4_179_8459 |      |                            |
| DP_OP_626J4_180_8459            |            |                            |
|                | DP_OP_626J4_180_8459 |      |                            |
| DP_OP_627J4_181_8459            |            |                            |
|                | DP_OP_627J4_181_8459 |      |                            |
| DP_OP_628J4_182_8459            |            |                            |
|                | DP_OP_628J4_182_8459 |      |                            |
| DP_OP_629J4_183_8459            |            |                            |
|                | DP_OP_629J4_183_8459 |      |                            |
| DP_OP_630J4_184_8459            |            |                            |
|                | DP_OP_630J4_184_8459 |      |                            |
| DP_OP_631J4_185_8459            |            |                            |
|                | DP_OP_631J4_185_8459 |      |                            |
=============================================================================

Datapath Report for DP_OP_568J4_122_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_568J4_122_8459 | mult_436 (module0.sv:436) add_436 (module0.sv:436)  |
|                      | mult_436_2 (module0.sv:436)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T139  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T140  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T139 + T140 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_569J4_123_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_569J4_123_8459 | mult_436_I2 (module0.sv:436)                        |
|                      | add_436_I2 (module0.sv:436)                         |
|                      | mult_436_2_I2 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T151  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T152  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T151 + T152 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_570J4_124_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_570J4_124_8459 | mult_436_I3 (module0.sv:436)                        |
|                      | add_436_I3 (module0.sv:436)                         |
|                      | mult_436_2_I3 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T163  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T164  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T163 + T164 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_571J4_125_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_571J4_125_8459 | mult_436_I4 (module0.sv:436)                        |
|                      | add_436_I4 (module0.sv:436)                         |
|                      | mult_436_2_I4 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T175  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T176  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T175 + T176 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_572J4_126_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_572J4_126_8459 | mult_436_I5 (module0.sv:436)                        |
|                      | add_436_I5 (module0.sv:436)                         |
|                      | mult_436_2_I5 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T187  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T188  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T187 + T188 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_573J4_127_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_573J4_127_8459 | mult_436_I6 (module0.sv:436)                        |
|                      | add_436_I6 (module0.sv:436)                         |
|                      | mult_436_2_I6 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T199  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T200  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T199 + T200 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_574J4_128_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_574J4_128_8459 | mult_436_I7 (module0.sv:436)                        |
|                      | add_436_I7 (module0.sv:436)                         |
|                      | mult_436_2_I7 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T211  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T212  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T211 + T212 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_575J4_129_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_575J4_129_8459 | mult_436_I8 (module0.sv:436)                        |
|                      | add_436_I8 (module0.sv:436)                         |
|                      | mult_436_2_I8 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T223  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T224  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T223 + T224 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_576J4_130_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_576J4_130_8459 | mult_436_I9 (module0.sv:436)                        |
|                      | add_436_I9 (module0.sv:436)                         |
|                      | mult_436_2_I9 (module0.sv:436)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T235  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T236  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T235 + T236 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_577J4_131_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_577J4_131_8459 | mult_436_I10 (module0.sv:436)                       |
|                      | add_436_I10 (module0.sv:436)                        |
|                      | mult_436_2_I10 (module0.sv:436)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T247  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T248  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T247 + T248 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_578J4_132_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_578J4_132_8459 | mult_436_I11 (module0.sv:436)                       |
|                      | add_436_I11 (module0.sv:436)                        |
|                      | mult_436_2_I11 (module0.sv:436)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T259  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T260  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T259 + T260 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_579J4_133_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_579J4_133_8459 | mult_436_I12 (module0.sv:436)                       |
|                      | add_436_I12 (module0.sv:436)                        |
|                      | mult_436_2_I12 (module0.sv:436)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T271  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T272  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T271 + T272 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_580J4_134_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_580J4_134_8459 | mult_436_I13 (module0.sv:436)                       |
|                      | add_436_I13 (module0.sv:436)                        |
|                      | mult_436_2_I13 (module0.sv:436)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T283  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T284  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T283 + T284 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_581J4_135_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_581J4_135_8459 | mult_436_I14 (module0.sv:436)                       |
|                      | add_436_I14 (module0.sv:436)                        |
|                      | mult_436_2_I14 (module0.sv:436)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T295  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T296  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T295 + T296 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_582J4_136_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_582J4_136_8459 | mult_436_I15 (module0.sv:436)                       |
|                      | add_436_I15 (module0.sv:436)                        |
|                      | mult_436_2_I15 (module0.sv:436)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T307  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T308  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T307 + T308 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_583J4_137_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_583J4_137_8459 | mult_436_I16 (module0.sv:436)                       |
|                      | add_436_I16 (module0.sv:436)                        |
|                      | mult_436_2_I16 (module0.sv:436)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T319  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:436)                 |
| T320  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:436)                 |
| O1    | PO   | Unsigned | 23    | T319 + T320 (module0.sv:436)             |
==============================================================================

Datapath Report for DP_OP_584J4_138_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_584J4_138_8459 | mult_433 (module0.sv:433) sub_433 (module0.sv:433)  |
|                      | mult_433_2 (module0.sv:433)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T130  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T131  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T130 - T131 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_585J4_139_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_585J4_139_8459 | mult_433_I2 (module0.sv:433)                        |
|                      | sub_433_I2 (module0.sv:433)                         |
|                      | mult_433_2_I2 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T142  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T143  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T142 - T143 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_586J4_140_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_586J4_140_8459 | mult_433_I3 (module0.sv:433)                        |
|                      | sub_433_I3 (module0.sv:433)                         |
|                      | mult_433_2_I3 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T154  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T155  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T154 - T155 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_587J4_141_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_587J4_141_8459 | mult_433_I4 (module0.sv:433)                        |
|                      | sub_433_I4 (module0.sv:433)                         |
|                      | mult_433_2_I4 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T166  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T167  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T166 - T167 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_588J4_142_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_588J4_142_8459 | mult_433_I5 (module0.sv:433)                        |
|                      | sub_433_I5 (module0.sv:433)                         |
|                      | mult_433_2_I5 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T178  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T179  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T178 - T179 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_589J4_143_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_589J4_143_8459 | mult_433_I6 (module0.sv:433)                        |
|                      | sub_433_I6 (module0.sv:433)                         |
|                      | mult_433_2_I6 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T190  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T191  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T190 - T191 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_590J4_144_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_590J4_144_8459 | mult_433_I7 (module0.sv:433)                        |
|                      | sub_433_I7 (module0.sv:433)                         |
|                      | mult_433_2_I7 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T202  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T203  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T202 - T203 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_591J4_145_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_591J4_145_8459 | mult_433_I8 (module0.sv:433)                        |
|                      | sub_433_I8 (module0.sv:433)                         |
|                      | mult_433_2_I8 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T214  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T215  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T214 - T215 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_592J4_146_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_592J4_146_8459 | mult_433_I9 (module0.sv:433)                        |
|                      | sub_433_I9 (module0.sv:433)                         |
|                      | mult_433_2_I9 (module0.sv:433)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T226  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T227  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T226 - T227 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_593J4_147_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_593J4_147_8459 | mult_433_I10 (module0.sv:433)                       |
|                      | sub_433_I10 (module0.sv:433)                        |
|                      | mult_433_2_I10 (module0.sv:433)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T238  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T239  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T238 - T239 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_594J4_148_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_594J4_148_8459 | mult_433_I11 (module0.sv:433)                       |
|                      | sub_433_I11 (module0.sv:433)                        |
|                      | mult_433_2_I11 (module0.sv:433)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T250  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T251  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T250 - T251 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_595J4_149_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_595J4_149_8459 | mult_433_I12 (module0.sv:433)                       |
|                      | sub_433_I12 (module0.sv:433)                        |
|                      | mult_433_2_I12 (module0.sv:433)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T262  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T263  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T262 - T263 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_596J4_150_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_596J4_150_8459 | mult_433_I13 (module0.sv:433)                       |
|                      | sub_433_I13 (module0.sv:433)                        |
|                      | mult_433_2_I13 (module0.sv:433)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T274  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T275  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T274 - T275 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_597J4_151_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_597J4_151_8459 | mult_433_I14 (module0.sv:433)                       |
|                      | sub_433_I14 (module0.sv:433)                        |
|                      | mult_433_2_I14 (module0.sv:433)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T286  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T287  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T286 - T287 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_598J4_152_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_598J4_152_8459 | mult_433_I15 (module0.sv:433)                       |
|                      | sub_433_I15 (module0.sv:433)                        |
|                      | mult_433_2_I15 (module0.sv:433)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T298  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T299  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T298 - T299 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_599J4_153_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_599J4_153_8459 | mult_433_I16 (module0.sv:433)                       |
|                      | sub_433_I16 (module0.sv:433)                        |
|                      | mult_433_2_I16 (module0.sv:433)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T310  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:433)                 |
| T311  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:433)                 |
| O1    | PO   | Signed   | 23    | T310 - T311 (module0.sv:433)             |
==============================================================================

Datapath Report for DP_OP_600J4_154_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_600J4_154_8459 | mult_434 (module0.sv:434) sub_434 (module0.sv:434)  |
|                      | mult_434_2 (module0.sv:434)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T133  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T134  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T133 - T134 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_601J4_155_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_601J4_155_8459 | mult_434_I2 (module0.sv:434)                        |
|                      | sub_434_I2 (module0.sv:434)                         |
|                      | mult_434_2_I2 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T145  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T146  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T145 - T146 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_602J4_156_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_602J4_156_8459 | mult_434_I3 (module0.sv:434)                        |
|                      | sub_434_I3 (module0.sv:434)                         |
|                      | mult_434_2_I3 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T157  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T158  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T157 - T158 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_603J4_157_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_603J4_157_8459 | mult_434_I4 (module0.sv:434)                        |
|                      | sub_434_I4 (module0.sv:434)                         |
|                      | mult_434_2_I4 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T169  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T170  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T169 - T170 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_604J4_158_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_604J4_158_8459 | mult_434_I5 (module0.sv:434)                        |
|                      | sub_434_I5 (module0.sv:434)                         |
|                      | mult_434_2_I5 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T181  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T182  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T181 - T182 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_605J4_159_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_605J4_159_8459 | mult_434_I6 (module0.sv:434)                        |
|                      | sub_434_I6 (module0.sv:434)                         |
|                      | mult_434_2_I6 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T193  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T194  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T193 - T194 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_606J4_160_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_606J4_160_8459 | mult_434_I7 (module0.sv:434)                        |
|                      | sub_434_I7 (module0.sv:434)                         |
|                      | mult_434_2_I7 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T205  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T206  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T205 - T206 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_607J4_161_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_607J4_161_8459 | mult_434_I8 (module0.sv:434)                        |
|                      | sub_434_I8 (module0.sv:434)                         |
|                      | mult_434_2_I8 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T217  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T218  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T217 - T218 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_608J4_162_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_608J4_162_8459 | mult_434_I9 (module0.sv:434)                        |
|                      | sub_434_I9 (module0.sv:434)                         |
|                      | mult_434_2_I9 (module0.sv:434)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T229  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T230  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T229 - T230 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_609J4_163_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_609J4_163_8459 | mult_434_I10 (module0.sv:434)                       |
|                      | sub_434_I10 (module0.sv:434)                        |
|                      | mult_434_2_I10 (module0.sv:434)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T241  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T242  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T241 - T242 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_610J4_164_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_610J4_164_8459 | mult_434_I11 (module0.sv:434)                       |
|                      | sub_434_I11 (module0.sv:434)                        |
|                      | mult_434_2_I11 (module0.sv:434)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T253  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T254  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T253 - T254 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_611J4_165_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_611J4_165_8459 | mult_434_I12 (module0.sv:434)                       |
|                      | sub_434_I12 (module0.sv:434)                        |
|                      | mult_434_2_I12 (module0.sv:434)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T265  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T266  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T265 - T266 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_612J4_166_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_612J4_166_8459 | mult_434_I13 (module0.sv:434)                       |
|                      | sub_434_I13 (module0.sv:434)                        |
|                      | mult_434_2_I13 (module0.sv:434)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T277  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T278  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T277 - T278 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_613J4_167_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_613J4_167_8459 | mult_434_I14 (module0.sv:434)                       |
|                      | sub_434_I14 (module0.sv:434)                        |
|                      | mult_434_2_I14 (module0.sv:434)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T289  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T290  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T289 - T290 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_614J4_168_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_614J4_168_8459 | mult_434_I15 (module0.sv:434)                       |
|                      | sub_434_I15 (module0.sv:434)                        |
|                      | mult_434_2_I15 (module0.sv:434)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T301  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T302  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T301 - T302 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_615J4_169_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_615J4_169_8459 | mult_434_I16 (module0.sv:434)                       |
|                      | sub_434_I16 (module0.sv:434)                        |
|                      | mult_434_2_I16 (module0.sv:434)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T313  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:434)                 |
| T314  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:434)                 |
| O1    | PO   | Signed   | 23    | T313 - T314 (module0.sv:434)             |
==============================================================================

Datapath Report for DP_OP_616J4_170_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_616J4_170_8459 | mult_435 (module0.sv:435) add_435 (module0.sv:435)  |
|                      | mult_435_2 (module0.sv:435)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T136  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T137  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T136 + T137 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_617J4_171_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_617J4_171_8459 | mult_435_I2 (module0.sv:435)                        |
|                      | add_435_I2 (module0.sv:435)                         |
|                      | mult_435_2_I2 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T148  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T149  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T148 + T149 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_618J4_172_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_618J4_172_8459 | mult_435_I3 (module0.sv:435)                        |
|                      | add_435_I3 (module0.sv:435)                         |
|                      | mult_435_2_I3 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T160  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T161  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T160 + T161 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_619J4_173_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_619J4_173_8459 | mult_435_I4 (module0.sv:435)                        |
|                      | add_435_I4 (module0.sv:435)                         |
|                      | mult_435_2_I4 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T172  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T173  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T172 + T173 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_620J4_174_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_620J4_174_8459 | mult_435_I5 (module0.sv:435)                        |
|                      | add_435_I5 (module0.sv:435)                         |
|                      | mult_435_2_I5 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T184  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T185  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T184 + T185 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_621J4_175_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_621J4_175_8459 | mult_435_I6 (module0.sv:435)                        |
|                      | add_435_I6 (module0.sv:435)                         |
|                      | mult_435_2_I6 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T196  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T197  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T196 + T197 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_622J4_176_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_622J4_176_8459 | mult_435_I7 (module0.sv:435)                        |
|                      | add_435_I7 (module0.sv:435)                         |
|                      | mult_435_2_I7 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T208  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T209  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T208 + T209 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_623J4_177_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_623J4_177_8459 | mult_435_I8 (module0.sv:435)                        |
|                      | add_435_I8 (module0.sv:435)                         |
|                      | mult_435_2_I8 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T220  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T221  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T220 + T221 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_624J4_178_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_624J4_178_8459 | mult_435_I9 (module0.sv:435)                        |
|                      | add_435_I9 (module0.sv:435)                         |
|                      | mult_435_2_I9 (module0.sv:435)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T232  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T233  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T232 + T233 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_625J4_179_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_625J4_179_8459 | mult_435_I10 (module0.sv:435)                       |
|                      | add_435_I10 (module0.sv:435)                        |
|                      | mult_435_2_I10 (module0.sv:435)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T244  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T245  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T244 + T245 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_626J4_180_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_626J4_180_8459 | mult_435_I11 (module0.sv:435)                       |
|                      | add_435_I11 (module0.sv:435)                        |
|                      | mult_435_2_I11 (module0.sv:435)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T256  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T257  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T256 + T257 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_627J4_181_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_627J4_181_8459 | mult_435_I12 (module0.sv:435)                       |
|                      | add_435_I12 (module0.sv:435)                        |
|                      | mult_435_2_I12 (module0.sv:435)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T268  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T269  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T268 + T269 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_628J4_182_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_628J4_182_8459 | mult_435_I13 (module0.sv:435)                       |
|                      | add_435_I13 (module0.sv:435)                        |
|                      | mult_435_2_I13 (module0.sv:435)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T280  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T281  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T280 + T281 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_629J4_183_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_629J4_183_8459 | mult_435_I14 (module0.sv:435)                       |
|                      | add_435_I14 (module0.sv:435)                        |
|                      | mult_435_2_I14 (module0.sv:435)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T292  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T293  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T292 + T293 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_630J4_184_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_630J4_184_8459 | mult_435_I15 (module0.sv:435)                       |
|                      | add_435_I15 (module0.sv:435)                        |
|                      | mult_435_2_I15 (module0.sv:435)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T304  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T305  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T304 + T305 (module0.sv:435)             |
==============================================================================

Datapath Report for DP_OP_631J4_185_8459
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_631J4_185_8459 | mult_435_I16 (module0.sv:435)                       |
|                      | add_435_I16 (module0.sv:435)                        |
|                      | mult_435_2_I16 (module0.sv:435)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T316  | IFO  | Signed   | 23    | I1 * I2 (module0.sv:435)                 |
| T317  | IFO  | Signed   | 23    | I3 * I4 (module0.sv:435)                 |
| O1    | PO   | Unsigned | 23    | T316 + T317 (module0.sv:435)             |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| add_x_73           | DW01_add         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| add_x_77           | DW01_add         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_79           | DW01_add         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| add_x_81           | DW01_add         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| add_x_85           | DW01_add         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| sub_x_88           | DW01_sub         | apparch (area)     |                |
| add_x_89           | DW01_add         | apparch (area)     |                |
| sub_x_90           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| add_x_93           | DW01_add         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_95           | DW01_add         | apparch (area)     |                |
| sub_x_96           | DW01_sub         | apparch (area)     |                |
| add_x_97           | DW01_add         | apparch (area)     |                |
| sub_x_98           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | apparch (area)     |                |
| sub_x_100          | DW01_sub         | apparch (area)     |                |
| add_x_101          | DW01_add         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_103          | DW01_add         | apparch (area)     |                |
| sub_x_104          | DW01_sub         | apparch (area)     |                |
| add_x_105          | DW01_add         | apparch (area)     |                |
| sub_x_106          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | apparch (area)     |                |
| sub_x_108          | DW01_sub         | apparch (area)     |                |
| add_x_109          | DW01_add         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_111          | DW01_add         | apparch (area)     |                |
| sub_x_112          | DW01_sub         | apparch (area)     |                |
| add_x_113          | DW01_add         | apparch (area)     |                |
| sub_x_114          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | apparch (area)     |                |
| sub_x_116          | DW01_sub         | apparch (area)     |                |
| add_x_117          | DW01_add         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_119          | DW01_add         | apparch (area)     |                |
| sub_x_120          | DW01_sub         | apparch (area)     |                |
| add_x_121          | DW01_add         | apparch (area)     |                |
| sub_x_122          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | apparch (area)     |                |
| sub_x_124          | DW01_sub         | apparch (area)     |                |
| add_x_125          | DW01_add         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
| add_x_127          | DW01_add         | apparch (area)     |                |
| sub_x_128          | DW01_sub         | apparch (area)     |                |
| add_x_129          | DW01_add         | apparch (area)     |                |
| sub_x_130          | DW01_sub         | apparch (area)     |                |
| DP_OP_568J4_122_8459                  |                    |                |
|                    | DP_OP_568J4_122_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_569J4_123_8459                  |                    |                |
|                    | DP_OP_569J4_123_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_570J4_124_8459                  |                    |                |
|                    | DP_OP_570J4_124_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_571J4_125_8459                  |                    |                |
|                    | DP_OP_571J4_125_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_572J4_126_8459                  |                    |                |
|                    | DP_OP_572J4_126_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_573J4_127_8459                  |                    |                |
|                    | DP_OP_573J4_127_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_574J4_128_8459                  |                    |                |
|                    | DP_OP_574J4_128_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_575J4_129_8459                  |                    |                |
|                    | DP_OP_575J4_129_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_576J4_130_8459                  |                    |                |
|                    | DP_OP_576J4_130_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_577J4_131_8459                  |                    |                |
|                    | DP_OP_577J4_131_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_578J4_132_8459                  |                    |                |
|                    | DP_OP_578J4_132_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_579J4_133_8459                  |                    |                |
|                    | DP_OP_579J4_133_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_580J4_134_8459                  |                    |                |
|                    | DP_OP_580J4_134_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_581J4_135_8459                  |                    |                |
|                    | DP_OP_581J4_135_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_582J4_136_8459                  |                    |                |
|                    | DP_OP_582J4_136_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_583J4_137_8459                  |                    |                |
|                    | DP_OP_583J4_137_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_584J4_138_8459                  |                    |                |
|                    | DP_OP_584J4_138_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_585J4_139_8459                  |                    |                |
|                    | DP_OP_585J4_139_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_586J4_140_8459                  |                    |                |
|                    | DP_OP_586J4_140_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_587J4_141_8459                  |                    |                |
|                    | DP_OP_587J4_141_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_588J4_142_8459                  |                    |                |
|                    | DP_OP_588J4_142_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_589J4_143_8459                  |                    |                |
|                    | DP_OP_589J4_143_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_590J4_144_8459                  |                    |                |
|                    | DP_OP_590J4_144_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_591J4_145_8459                  |                    |                |
|                    | DP_OP_591J4_145_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_592J4_146_8459                  |                    |                |
|                    | DP_OP_592J4_146_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_593J4_147_8459                  |                    |                |
|                    | DP_OP_593J4_147_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_594J4_148_8459                  |                    |                |
|                    | DP_OP_594J4_148_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_595J4_149_8459                  |                    |                |
|                    | DP_OP_595J4_149_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_596J4_150_8459                  |                    |                |
|                    | DP_OP_596J4_150_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_597J4_151_8459                  |                    |                |
|                    | DP_OP_597J4_151_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_598J4_152_8459                  |                    |                |
|                    | DP_OP_598J4_152_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_599J4_153_8459                  |                    |                |
|                    | DP_OP_599J4_153_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_600J4_154_8459                  |                    |                |
|                    | DP_OP_600J4_154_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_601J4_155_8459                  |                    |                |
|                    | DP_OP_601J4_155_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_602J4_156_8459                  |                    |                |
|                    | DP_OP_602J4_156_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_603J4_157_8459                  |                    |                |
|                    | DP_OP_603J4_157_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_604J4_158_8459                  |                    |                |
|                    | DP_OP_604J4_158_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_605J4_159_8459                  |                    |                |
|                    | DP_OP_605J4_159_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_606J4_160_8459                  |                    |                |
|                    | DP_OP_606J4_160_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_607J4_161_8459                  |                    |                |
|                    | DP_OP_607J4_161_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_608J4_162_8459                  |                    |                |
|                    | DP_OP_608J4_162_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_609J4_163_8459                  |                    |                |
|                    | DP_OP_609J4_163_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_610J4_164_8459                  |                    |                |
|                    | DP_OP_610J4_164_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_611J4_165_8459                  |                    |                |
|                    | DP_OP_611J4_165_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_612J4_166_8459                  |                    |                |
|                    | DP_OP_612J4_166_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_613J4_167_8459                  |                    |                |
|                    | DP_OP_613J4_167_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_614J4_168_8459                  |                    |                |
|                    | DP_OP_614J4_168_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_615J4_169_8459                  |                    |                |
|                    | DP_OP_615J4_169_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_616J4_170_8459                  |                    |                |
|                    | DP_OP_616J4_170_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_617J4_171_8459                  |                    |                |
|                    | DP_OP_617J4_171_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_618J4_172_8459                  |                    |                |
|                    | DP_OP_618J4_172_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_619J4_173_8459                  |                    |                |
|                    | DP_OP_619J4_173_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_620J4_174_8459                  |                    |                |
|                    | DP_OP_620J4_174_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_621J4_175_8459                  |                    |                |
|                    | DP_OP_621J4_175_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_622J4_176_8459                  |                    |                |
|                    | DP_OP_622J4_176_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_623J4_177_8459                  |                    |                |
|                    | DP_OP_623J4_177_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_624J4_178_8459                  |                    |                |
|                    | DP_OP_624J4_178_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_625J4_179_8459                  |                    |                |
|                    | DP_OP_625J4_179_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_626J4_180_8459                  |                    |                |
|                    | DP_OP_626J4_180_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_627J4_181_8459                  |                    |                |
|                    | DP_OP_627J4_181_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_628J4_182_8459                  |                    |                |
|                    | DP_OP_628J4_182_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_629J4_183_8459                  |                    |                |
|                    | DP_OP_629J4_183_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_630J4_184_8459                  |                    |                |
|                    | DP_OP_630J4_184_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_631J4_185_8459                  |                    |                |
|                    | DP_OP_631J4_185_8459 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : twf512
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/twf_m0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_27 (twf_m0.sv:27)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N64_FIX12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX12_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N64_FIX12_1
****************************************

No implementations to report
 
****************************************
Design : step_num_counter_NUM4
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=2    | gt_203 (counter.sv:203)    |
| add_x_2        | DW01_inc       | width=2    | add_221 (counter.sv:221)   |
|                |                |            | add_231 (counter.sv:231)   |
|                |                |            | add_241 (counter.sv:241)   |
|                |                |            | add_251 (counter.sv:251)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step0_1
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=11   | add_233 (module0.sv:233)   |
| sub_x_4        | DW01_sub       | width=11   | sub_234 (module0.sv:234)   |
| add_x_5        | DW01_add       | width=11   | add_235 (module0.sv:235)   |
| sub_x_6        | DW01_sub       | width=11   | sub_236 (module0.sv:236)   |
| add_x_7        | DW01_add       | width=11   | add_233_I2 (module0.sv:233) |
| sub_x_8        | DW01_sub       | width=11   | sub_234_I2 (module0.sv:234) |
| add_x_9        | DW01_add       | width=11   | add_235_I2 (module0.sv:235) |
| sub_x_10       | DW01_sub       | width=11   | sub_236_I2 (module0.sv:236) |
| add_x_11       | DW01_add       | width=11   | add_233_I3 (module0.sv:233) |
| sub_x_12       | DW01_sub       | width=11   | sub_234_I3 (module0.sv:234) |
| add_x_13       | DW01_add       | width=11   | add_235_I3 (module0.sv:235) |
| sub_x_14       | DW01_sub       | width=11   | sub_236_I3 (module0.sv:236) |
| add_x_15       | DW01_add       | width=11   | add_233_I4 (module0.sv:233) |
| sub_x_16       | DW01_sub       | width=11   | sub_234_I4 (module0.sv:234) |
| add_x_17       | DW01_add       | width=11   | add_235_I4 (module0.sv:235) |
| sub_x_18       | DW01_sub       | width=11   | sub_236_I4 (module0.sv:236) |
| add_x_19       | DW01_add       | width=11   | add_233_I5 (module0.sv:233) |
| sub_x_20       | DW01_sub       | width=11   | sub_234_I5 (module0.sv:234) |
| add_x_21       | DW01_add       | width=11   | add_235_I5 (module0.sv:235) |
| sub_x_22       | DW01_sub       | width=11   | sub_236_I5 (module0.sv:236) |
| add_x_23       | DW01_add       | width=11   | add_233_I6 (module0.sv:233) |
| sub_x_24       | DW01_sub       | width=11   | sub_234_I6 (module0.sv:234) |
| add_x_25       | DW01_add       | width=11   | add_235_I6 (module0.sv:235) |
| sub_x_26       | DW01_sub       | width=11   | sub_236_I6 (module0.sv:236) |
| add_x_27       | DW01_add       | width=11   | add_233_I7 (module0.sv:233) |
| sub_x_28       | DW01_sub       | width=11   | sub_234_I7 (module0.sv:234) |
| add_x_29       | DW01_add       | width=11   | add_235_I7 (module0.sv:235) |
| sub_x_30       | DW01_sub       | width=11   | sub_236_I7 (module0.sv:236) |
| add_x_31       | DW01_add       | width=11   | add_233_I8 (module0.sv:233) |
| sub_x_32       | DW01_sub       | width=11   | sub_234_I8 (module0.sv:234) |
| add_x_33       | DW01_add       | width=11   | add_235_I8 (module0.sv:235) |
| sub_x_34       | DW01_sub       | width=11   | sub_236_I8 (module0.sv:236) |
| add_x_35       | DW01_add       | width=11   | add_233_I9 (module0.sv:233) |
| sub_x_36       | DW01_sub       | width=11   | sub_234_I9 (module0.sv:234) |
| add_x_37       | DW01_add       | width=11   | add_235_I9 (module0.sv:235) |
| sub_x_38       | DW01_sub       | width=11   | sub_236_I9 (module0.sv:236) |
| add_x_39       | DW01_add       | width=11   | add_233_I10 (module0.sv:233) |
| sub_x_40       | DW01_sub       | width=11   | sub_234_I10 (module0.sv:234) |
| add_x_41       | DW01_add       | width=11   | add_235_I10 (module0.sv:235) |
| sub_x_42       | DW01_sub       | width=11   | sub_236_I10 (module0.sv:236) |
| add_x_43       | DW01_add       | width=11   | add_233_I11 (module0.sv:233) |
| sub_x_44       | DW01_sub       | width=11   | sub_234_I11 (module0.sv:234) |
| add_x_45       | DW01_add       | width=11   | add_235_I11 (module0.sv:235) |
| sub_x_46       | DW01_sub       | width=11   | sub_236_I11 (module0.sv:236) |
| add_x_47       | DW01_add       | width=11   | add_233_I12 (module0.sv:233) |
| sub_x_48       | DW01_sub       | width=11   | sub_234_I12 (module0.sv:234) |
| add_x_49       | DW01_add       | width=11   | add_235_I12 (module0.sv:235) |
| sub_x_50       | DW01_sub       | width=11   | sub_236_I12 (module0.sv:236) |
| add_x_51       | DW01_add       | width=11   | add_233_I13 (module0.sv:233) |
| sub_x_52       | DW01_sub       | width=11   | sub_234_I13 (module0.sv:234) |
| add_x_53       | DW01_add       | width=11   | add_235_I13 (module0.sv:235) |
| sub_x_54       | DW01_sub       | width=11   | sub_236_I13 (module0.sv:236) |
| add_x_55       | DW01_add       | width=11   | add_233_I14 (module0.sv:233) |
| sub_x_56       | DW01_sub       | width=11   | sub_234_I14 (module0.sv:234) |
| add_x_57       | DW01_add       | width=11   | add_235_I14 (module0.sv:235) |
| sub_x_58       | DW01_sub       | width=11   | sub_236_I14 (module0.sv:236) |
| add_x_59       | DW01_add       | width=11   | add_233_I15 (module0.sv:233) |
| sub_x_60       | DW01_sub       | width=11   | sub_234_I15 (module0.sv:234) |
| add_x_61       | DW01_add       | width=11   | add_235_I15 (module0.sv:235) |
| sub_x_62       | DW01_sub       | width=11   | sub_236_I15 (module0.sv:236) |
| add_x_63       | DW01_add       | width=11   | add_233_I16 (module0.sv:233) |
| sub_x_64       | DW01_sub       | width=11   | sub_234_I16 (module0.sv:234) |
| add_x_65       | DW01_add       | width=11   | add_235_I16 (module0.sv:235) |
| sub_x_66       | DW01_sub       | width=11   | sub_236_I16 (module0.sv:236) |
| add_x_67       | DW01_add       | width=11   | add_241 (module0.sv:241)   |
| sub_x_68       | DW01_sub       | width=11   | sub_242 (module0.sv:242)   |
| add_x_69       | DW01_add       | width=11   | add_243 (module0.sv:243)   |
| sub_x_70       | DW01_sub       | width=11   | sub_244 (module0.sv:244)   |
| add_x_71       | DW01_add       | width=11   | add_241_I2 (module0.sv:241) |
| sub_x_72       | DW01_sub       | width=11   | sub_242_I2 (module0.sv:242) |
| add_x_73       | DW01_add       | width=11   | add_243_I2 (module0.sv:243) |
| sub_x_74       | DW01_sub       | width=11   | sub_244_I2 (module0.sv:244) |
| add_x_75       | DW01_add       | width=11   | add_241_I3 (module0.sv:241) |
| sub_x_76       | DW01_sub       | width=11   | sub_242_I3 (module0.sv:242) |
| add_x_77       | DW01_add       | width=11   | add_243_I3 (module0.sv:243) |
| sub_x_78       | DW01_sub       | width=11   | sub_244_I3 (module0.sv:244) |
| add_x_79       | DW01_add       | width=11   | add_241_I4 (module0.sv:241) |
| sub_x_80       | DW01_sub       | width=11   | sub_242_I4 (module0.sv:242) |
| add_x_81       | DW01_add       | width=11   | add_243_I4 (module0.sv:243) |
| sub_x_82       | DW01_sub       | width=11   | sub_244_I4 (module0.sv:244) |
| add_x_83       | DW01_add       | width=11   | add_241_I5 (module0.sv:241) |
| sub_x_84       | DW01_sub       | width=11   | sub_242_I5 (module0.sv:242) |
| add_x_85       | DW01_add       | width=11   | add_243_I5 (module0.sv:243) |
| sub_x_86       | DW01_sub       | width=11   | sub_244_I5 (module0.sv:244) |
| add_x_87       | DW01_add       | width=11   | add_241_I6 (module0.sv:241) |
| sub_x_88       | DW01_sub       | width=11   | sub_242_I6 (module0.sv:242) |
| add_x_89       | DW01_add       | width=11   | add_243_I6 (module0.sv:243) |
| sub_x_90       | DW01_sub       | width=11   | sub_244_I6 (module0.sv:244) |
| add_x_91       | DW01_add       | width=11   | add_241_I7 (module0.sv:241) |
| sub_x_92       | DW01_sub       | width=11   | sub_242_I7 (module0.sv:242) |
| add_x_93       | DW01_add       | width=11   | add_243_I7 (module0.sv:243) |
| sub_x_94       | DW01_sub       | width=11   | sub_244_I7 (module0.sv:244) |
| add_x_95       | DW01_add       | width=11   | add_241_I8 (module0.sv:241) |
| sub_x_96       | DW01_sub       | width=11   | sub_242_I8 (module0.sv:242) |
| add_x_97       | DW01_add       | width=11   | add_243_I8 (module0.sv:243) |
| sub_x_98       | DW01_sub       | width=11   | sub_244_I8 (module0.sv:244) |
| add_x_99       | DW01_add       | width=11   | add_241_I9 (module0.sv:241) |
| sub_x_100      | DW01_sub       | width=11   | sub_242_I9 (module0.sv:242) |
| add_x_101      | DW01_add       | width=11   | add_243_I9 (module0.sv:243) |
| sub_x_102      | DW01_sub       | width=11   | sub_244_I9 (module0.sv:244) |
| add_x_103      | DW01_add       | width=11   | add_241_I10 (module0.sv:241) |
| sub_x_104      | DW01_sub       | width=11   | sub_242_I10 (module0.sv:242) |
| add_x_105      | DW01_add       | width=11   | add_243_I10 (module0.sv:243) |
| sub_x_106      | DW01_sub       | width=11   | sub_244_I10 (module0.sv:244) |
| add_x_107      | DW01_add       | width=11   | add_241_I11 (module0.sv:241) |
| sub_x_108      | DW01_sub       | width=11   | sub_242_I11 (module0.sv:242) |
| add_x_109      | DW01_add       | width=11   | add_243_I11 (module0.sv:243) |
| sub_x_110      | DW01_sub       | width=11   | sub_244_I11 (module0.sv:244) |
| add_x_111      | DW01_add       | width=11   | add_241_I12 (module0.sv:241) |
| sub_x_112      | DW01_sub       | width=11   | sub_242_I12 (module0.sv:242) |
| add_x_113      | DW01_add       | width=11   | add_243_I12 (module0.sv:243) |
| sub_x_114      | DW01_sub       | width=11   | sub_244_I12 (module0.sv:244) |
| add_x_115      | DW01_add       | width=11   | add_241_I13 (module0.sv:241) |
| sub_x_116      | DW01_sub       | width=11   | sub_242_I13 (module0.sv:242) |
| add_x_117      | DW01_add       | width=11   | add_243_I13 (module0.sv:243) |
| sub_x_118      | DW01_sub       | width=11   | sub_244_I13 (module0.sv:244) |
| add_x_119      | DW01_add       | width=11   | add_241_I14 (module0.sv:241) |
| sub_x_120      | DW01_sub       | width=11   | sub_242_I14 (module0.sv:242) |
| add_x_121      | DW01_add       | width=11   | add_243_I14 (module0.sv:243) |
| sub_x_122      | DW01_sub       | width=11   | sub_244_I14 (module0.sv:244) |
| add_x_123      | DW01_add       | width=11   | add_241_I15 (module0.sv:241) |
| sub_x_124      | DW01_sub       | width=11   | sub_242_I15 (module0.sv:242) |
| add_x_125      | DW01_add       | width=11   | add_243_I15 (module0.sv:243) |
| sub_x_126      | DW01_sub       | width=11   | sub_244_I15 (module0.sv:244) |
| add_x_127      | DW01_add       | width=11   | add_241_I16 (module0.sv:241) |
| sub_x_128      | DW01_sub       | width=11   | sub_242_I16 (module0.sv:242) |
| add_x_129      | DW01_add       | width=11   | add_243_I16 (module0.sv:243) |
| sub_x_130      | DW01_sub       | width=11   | sub_244_I16 (module0.sv:244) |
| add_x_131      | DW01_inc       | width=4    | add_249 (module0.sv:249)   |
| lt_x_132       | DW_cmp         | width=4    | lt_264 (module0.sv:264)    |
| DP_OP_2701J2_122_5615           |            |                            |
|                | DP_OP_2701J2_122_5615 |     |                            |
| DP_OP_2702J2_123_5615           |            |                            |
|                | DP_OP_2702J2_123_5615 |     |                            |
| DP_OP_2703J2_124_5615           |            |                            |
|                | DP_OP_2703J2_124_5615 |     |                            |
| DP_OP_2704J2_125_5615           |            |                            |
|                | DP_OP_2704J2_125_5615 |     |                            |
| DP_OP_2705J2_126_5615           |            |                            |
|                | DP_OP_2705J2_126_5615 |     |                            |
| DP_OP_2706J2_127_5615           |            |                            |
|                | DP_OP_2706J2_127_5615 |     |                            |
| DP_OP_2707J2_128_5615           |            |                            |
|                | DP_OP_2707J2_128_5615 |     |                            |
| DP_OP_2708J2_129_5615           |            |                            |
|                | DP_OP_2708J2_129_5615 |     |                            |
| DP_OP_2709J2_130_5615           |            |                            |
|                | DP_OP_2709J2_130_5615 |     |                            |
| DP_OP_2710J2_131_5615           |            |                            |
|                | DP_OP_2710J2_131_5615 |     |                            |
| DP_OP_2711J2_132_5615           |            |                            |
|                | DP_OP_2711J2_132_5615 |     |                            |
| DP_OP_2712J2_133_5615           |            |                            |
|                | DP_OP_2712J2_133_5615 |     |                            |
| DP_OP_2713J2_134_5615           |            |                            |
|                | DP_OP_2713J2_134_5615 |     |                            |
| DP_OP_2714J2_135_5615           |            |                            |
|                | DP_OP_2714J2_135_5615 |     |                            |
| DP_OP_2715J2_136_5615           |            |                            |
|                | DP_OP_2715J2_136_5615 |     |                            |
| DP_OP_2716J2_137_5615           |            |                            |
|                | DP_OP_2716J2_137_5615 |     |                            |
| DP_OP_2717J2_138_5615           |            |                            |
|                | DP_OP_2717J2_138_5615 |     |                            |
| DP_OP_2718J2_139_5615           |            |                            |
|                | DP_OP_2718J2_139_5615 |     |                            |
| DP_OP_2719J2_140_5615           |            |                            |
|                | DP_OP_2719J2_140_5615 |     |                            |
| DP_OP_2720J2_141_5615           |            |                            |
|                | DP_OP_2720J2_141_5615 |     |                            |
| DP_OP_2721J2_142_5615           |            |                            |
|                | DP_OP_2721J2_142_5615 |     |                            |
| DP_OP_2722J2_143_5615           |            |                            |
|                | DP_OP_2722J2_143_5615 |     |                            |
| DP_OP_2723J2_144_5615           |            |                            |
|                | DP_OP_2723J2_144_5615 |     |                            |
| DP_OP_2724J2_145_5615           |            |                            |
|                | DP_OP_2724J2_145_5615 |     |                            |
| DP_OP_2725J2_146_5615           |            |                            |
|                | DP_OP_2725J2_146_5615 |     |                            |
| DP_OP_2726J2_147_5615           |            |                            |
|                | DP_OP_2726J2_147_5615 |     |                            |
| DP_OP_2727J2_148_5615           |            |                            |
|                | DP_OP_2727J2_148_5615 |     |                            |
| DP_OP_2728J2_149_5615           |            |                            |
|                | DP_OP_2728J2_149_5615 |     |                            |
| DP_OP_2729J2_150_5615           |            |                            |
|                | DP_OP_2729J2_150_5615 |     |                            |
| DP_OP_2730J2_151_5615           |            |                            |
|                | DP_OP_2730J2_151_5615 |     |                            |
| DP_OP_2731J2_152_5615           |            |                            |
|                | DP_OP_2731J2_152_5615 |     |                            |
| DP_OP_2732J2_153_5615           |            |                            |
|                | DP_OP_2732J2_153_5615 |     |                            |
| sub_x_206      | DW01_sub       | width=20   | add_262 (module0.sv:262)   |
|                |                |            | sub_262 (module0.sv:262)   |
| sub_x_207      | DW01_sub       | width=20   | add_262_I2 (module0.sv:262) |
                |                |            | sub_262_I2 (module0.sv:262) |
| sub_x_208      | DW01_sub       | width=20   | add_262_I3 (module0.sv:262) |
                |                |            | sub_262_I3 (module0.sv:262) |
| sub_x_209      | DW01_sub       | width=20   | add_262_I4 (module0.sv:262) |
                |                |            | sub_262_I4 (module0.sv:262) |
| sub_x_210      | DW01_sub       | width=20   | add_262_I5 (module0.sv:262) |
                |                |            | sub_262_I5 (module0.sv:262) |
| sub_x_211      | DW01_sub       | width=20   | add_262_I6 (module0.sv:262) |
                |                |            | sub_262_I6 (module0.sv:262) |
| sub_x_212      | DW01_sub       | width=20   | add_262_I7 (module0.sv:262) |
                |                |            | sub_262_I7 (module0.sv:262) |
| sub_x_213      | DW01_sub       | width=20   | add_262_I8 (module0.sv:262) |
                |                |            | sub_262_I8 (module0.sv:262) |
| sub_x_214      | DW01_sub       | width=20   | add_262_I9 (module0.sv:262) |
                |                |            | sub_262_I9 (module0.sv:262) |
| sub_x_215      | DW01_sub       | width=20   | add_262_I10 (module0.sv:262) |
               |                |            | sub_262_I10 (module0.sv:262) |
| sub_x_216      | DW01_sub       | width=20   | add_262_I11 (module0.sv:262) |
               |                |            | sub_262_I11 (module0.sv:262) |
| sub_x_217      | DW01_sub       | width=20   | add_262_I12 (module0.sv:262) |
               |                |            | sub_262_I12 (module0.sv:262) |
| sub_x_218      | DW01_sub       | width=20   | add_262_I13 (module0.sv:262) |
               |                |            | sub_262_I13 (module0.sv:262) |
| sub_x_219      | DW01_sub       | width=20   | add_262_I14 (module0.sv:262) |
               |                |            | sub_262_I14 (module0.sv:262) |
| sub_x_220      | DW01_sub       | width=20   | add_262_I15 (module0.sv:262) |
               |                |            | sub_262_I15 (module0.sv:262) |
| sub_x_221      | DW01_sub       | width=20   | add_262_I16 (module0.sv:262) |
               |                |            | sub_262_I16 (module0.sv:262) |
=============================================================================

Datapath Report for DP_OP_2701J2_122_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2701J2_122_5615 | add_124_C273_2_rn (function.sv:124)                |
|                      | add_124_2_C273_2_rn (function.sv:124)               |
|                      | add_124_3_C273_2_rn (function.sv:124)               |
|                      | add_124_4_C273_2_rn (function.sv:124)               |
|                      | add_124_C273_rn (function.sv:124)                   |
|                      | add_124_2_C273_rn (function.sv:124)                 |
|                      | add_124_3_C273_rn (function.sv:124)                 |
|                      | add_124_4_C273_rn (function.sv:124)                 |
|                      | add_273 (module0.sv:273) add_273_2 (module0.sv:273) |
|                      | add_124_C276_2_rn (function.sv:124)                 |
|                      | add_124_2_C276_2_rn (function.sv:124)               |
|                      | add_124_3_C276_2_rn (function.sv:124)               |
|                      | add_124_4_C276_2_rn (function.sv:124)               |
|                      | add_124_C276_rn (function.sv:124)                   |
|                      | add_124_2_C276_rn (function.sv:124)                 |
|                      | add_124_3_C276_rn (function.sv:124)                 |
|                      | add_124_4_C276_rn (function.sv:124)                 |
|                      | sub_276 (module0.sv:276) add_276 (module0.sv:276)   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2395 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2491 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2395 + T2491 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2395 - T2491 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2702J2_123_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2702J2_123_5615 | add_124_C273_2_I2_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I2_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I2_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I2_rn (function.sv:124)            |
|                      | add_124_C273_I2_rn (function.sv:124)                |
|                      | add_124_2_C273_I2_rn (function.sv:124)              |
|                      | add_124_3_C273_I2_rn (function.sv:124)              |
|                      | add_124_4_C273_I2_rn (function.sv:124)              |
|                      | add_273_I2 (module0.sv:273)                         |
|                      | add_273_2_I2 (module0.sv:273)                       |
|                      | add_124_C276_2_I2_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I2_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I2_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I2_rn (function.sv:124)            |
|                      | add_124_C276_I2_rn (function.sv:124)                |
|                      | add_124_2_C276_I2_rn (function.sv:124)              |
|                      | add_124_3_C276_I2_rn (function.sv:124)              |
|                      | add_124_4_C276_I2_rn (function.sv:124)              |
|                      | sub_276_I2 (module0.sv:276)                         |
|                      | add_276_I2 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2401 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2497 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2401 + T2497 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2401 - T2497 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2703J2_124_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2703J2_124_5615 | add_124_C273_2_I3_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I3_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I3_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I3_rn (function.sv:124)            |
|                      | add_124_C273_I3_rn (function.sv:124)                |
|                      | add_124_2_C273_I3_rn (function.sv:124)              |
|                      | add_124_3_C273_I3_rn (function.sv:124)              |
|                      | add_124_4_C273_I3_rn (function.sv:124)              |
|                      | add_273_I3 (module0.sv:273)                         |
|                      | add_273_2_I3 (module0.sv:273)                       |
|                      | add_124_C276_2_I3_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I3_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I3_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I3_rn (function.sv:124)            |
|                      | add_124_C276_I3_rn (function.sv:124)                |
|                      | add_124_2_C276_I3_rn (function.sv:124)              |
|                      | add_124_3_C276_I3_rn (function.sv:124)              |
|                      | add_124_4_C276_I3_rn (function.sv:124)              |
|                      | sub_276_I3 (module0.sv:276)                         |
|                      | add_276_I3 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2407 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2503 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2407 + T2503 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2407 - T2503 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2704J2_125_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2704J2_125_5615 | add_124_C273_2_I4_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I4_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I4_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I4_rn (function.sv:124)            |
|                      | add_124_C273_I4_rn (function.sv:124)                |
|                      | add_124_2_C273_I4_rn (function.sv:124)              |
|                      | add_124_3_C273_I4_rn (function.sv:124)              |
|                      | add_124_4_C273_I4_rn (function.sv:124)              |
|                      | add_273_I4 (module0.sv:273)                         |
|                      | add_273_2_I4 (module0.sv:273)                       |
|                      | add_124_C276_2_I4_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I4_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I4_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I4_rn (function.sv:124)            |
|                      | add_124_C276_I4_rn (function.sv:124)                |
|                      | add_124_2_C276_I4_rn (function.sv:124)              |
|                      | add_124_3_C276_I4_rn (function.sv:124)              |
|                      | add_124_4_C276_I4_rn (function.sv:124)              |
|                      | sub_276_I4 (module0.sv:276)                         |
|                      | add_276_I4 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2413 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2509 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2413 + T2509 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2413 - T2509 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2705J2_126_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2705J2_126_5615 | add_124_C273_2_I5_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I5_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I5_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I5_rn (function.sv:124)            |
|                      | add_124_C273_I5_rn (function.sv:124)                |
|                      | add_124_2_C273_I5_rn (function.sv:124)              |
|                      | add_124_3_C273_I5_rn (function.sv:124)              |
|                      | add_124_4_C273_I5_rn (function.sv:124)              |
|                      | add_273_I5 (module0.sv:273)                         |
|                      | add_273_2_I5 (module0.sv:273)                       |
|                      | add_124_C276_2_I5_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I5_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I5_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I5_rn (function.sv:124)            |
|                      | add_124_C276_I5_rn (function.sv:124)                |
|                      | add_124_2_C276_I5_rn (function.sv:124)              |
|                      | add_124_3_C276_I5_rn (function.sv:124)              |
|                      | add_124_4_C276_I5_rn (function.sv:124)              |
|                      | sub_276_I5 (module0.sv:276)                         |
|                      | add_276_I5 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2419 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2515 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2419 + T2515 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2419 - T2515 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2706J2_127_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2706J2_127_5615 | add_124_C273_2_I6_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I6_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I6_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I6_rn (function.sv:124)            |
|                      | add_124_C273_I6_rn (function.sv:124)                |
|                      | add_124_2_C273_I6_rn (function.sv:124)              |
|                      | add_124_3_C273_I6_rn (function.sv:124)              |
|                      | add_124_4_C273_I6_rn (function.sv:124)              |
|                      | add_273_I6 (module0.sv:273)                         |
|                      | add_273_2_I6 (module0.sv:273)                       |
|                      | add_124_C276_2_I6_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I6_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I6_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I6_rn (function.sv:124)            |
|                      | add_124_C276_I6_rn (function.sv:124)                |
|                      | add_124_2_C276_I6_rn (function.sv:124)              |
|                      | add_124_3_C276_I6_rn (function.sv:124)              |
|                      | add_124_4_C276_I6_rn (function.sv:124)              |
|                      | sub_276_I6 (module0.sv:276)                         |
|                      | add_276_I6 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2425 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2521 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2425 + T2521 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2425 - T2521 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2707J2_128_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2707J2_128_5615 | add_124_C273_2_I7_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I7_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I7_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I7_rn (function.sv:124)            |
|                      | add_124_C273_I7_rn (function.sv:124)                |
|                      | add_124_2_C273_I7_rn (function.sv:124)              |
|                      | add_124_3_C273_I7_rn (function.sv:124)              |
|                      | add_124_4_C273_I7_rn (function.sv:124)              |
|                      | add_273_I7 (module0.sv:273)                         |
|                      | add_273_2_I7 (module0.sv:273)                       |
|                      | add_124_C276_2_I7_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I7_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I7_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I7_rn (function.sv:124)            |
|                      | add_124_C276_I7_rn (function.sv:124)                |
|                      | add_124_2_C276_I7_rn (function.sv:124)              |
|                      | add_124_3_C276_I7_rn (function.sv:124)              |
|                      | add_124_4_C276_I7_rn (function.sv:124)              |
|                      | sub_276_I7 (module0.sv:276)                         |
|                      | add_276_I7 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2431 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2527 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2431 + T2527 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2431 - T2527 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2708J2_129_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2708J2_129_5615 | add_124_C273_2_I8_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I8_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I8_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I8_rn (function.sv:124)            |
|                      | add_124_C273_I8_rn (function.sv:124)                |
|                      | add_124_2_C273_I8_rn (function.sv:124)              |
|                      | add_124_3_C273_I8_rn (function.sv:124)              |
|                      | add_124_4_C273_I8_rn (function.sv:124)              |
|                      | add_273_I8 (module0.sv:273)                         |
|                      | add_273_2_I8 (module0.sv:273)                       |
|                      | add_124_C276_2_I8_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I8_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I8_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I8_rn (function.sv:124)            |
|                      | add_124_C276_I8_rn (function.sv:124)                |
|                      | add_124_2_C276_I8_rn (function.sv:124)              |
|                      | add_124_3_C276_I8_rn (function.sv:124)              |
|                      | add_124_4_C276_I8_rn (function.sv:124)              |
|                      | sub_276_I8 (module0.sv:276)                         |
|                      | add_276_I8 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2437 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2533 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2437 + T2533 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2437 - T2533 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2709J2_130_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2709J2_130_5615 | add_124_C273_2_I9_rn (function.sv:124)             |
|                      | add_124_2_C273_2_I9_rn (function.sv:124)            |
|                      | add_124_3_C273_2_I9_rn (function.sv:124)            |
|                      | add_124_4_C273_2_I9_rn (function.sv:124)            |
|                      | add_124_C273_I9_rn (function.sv:124)                |
|                      | add_124_2_C273_I9_rn (function.sv:124)              |
|                      | add_124_3_C273_I9_rn (function.sv:124)              |
|                      | add_124_4_C273_I9_rn (function.sv:124)              |
|                      | add_273_I9 (module0.sv:273)                         |
|                      | add_273_2_I9 (module0.sv:273)                       |
|                      | add_124_C276_2_I9_rn (function.sv:124)              |
|                      | add_124_2_C276_2_I9_rn (function.sv:124)            |
|                      | add_124_3_C276_2_I9_rn (function.sv:124)            |
|                      | add_124_4_C276_2_I9_rn (function.sv:124)            |
|                      | add_124_C276_I9_rn (function.sv:124)                |
|                      | add_124_2_C276_I9_rn (function.sv:124)              |
|                      | add_124_3_C276_I9_rn (function.sv:124)              |
|                      | add_124_4_C276_I9_rn (function.sv:124)              |
|                      | sub_276_I9 (module0.sv:276)                         |
|                      | add_276_I9 (module0.sv:276)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2443 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2539 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2443 + T2539 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2443 - T2539 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2710J2_131_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2710J2_131_5615 | add_124_C273_2_I10_rn (function.sv:124)            |
|                      | add_124_2_C273_2_I10_rn (function.sv:124)           |
|                      | add_124_3_C273_2_I10_rn (function.sv:124)           |
|                      | add_124_4_C273_2_I10_rn (function.sv:124)           |
|                      | add_124_C273_I10_rn (function.sv:124)               |
|                      | add_124_2_C273_I10_rn (function.sv:124)             |
|                      | add_124_3_C273_I10_rn (function.sv:124)             |
|                      | add_124_4_C273_I10_rn (function.sv:124)             |
|                      | add_273_I10 (module0.sv:273)                        |
|                      | add_273_2_I10 (module0.sv:273)                      |
|                      | add_124_C276_2_I10_rn (function.sv:124)             |
|                      | add_124_2_C276_2_I10_rn (function.sv:124)           |
|                      | add_124_3_C276_2_I10_rn (function.sv:124)           |
|                      | add_124_4_C276_2_I10_rn (function.sv:124)           |
|                      | add_124_C276_I10_rn (function.sv:124)               |
|                      | add_124_2_C276_I10_rn (function.sv:124)             |
|                      | add_124_3_C276_I10_rn (function.sv:124)             |
|                      | add_124_4_C276_I10_rn (function.sv:124)             |
|                      | sub_276_I10 (module0.sv:276)                        |
|                      | add_276_I10 (module0.sv:276)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2449 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2545 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2449 + T2545 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2449 - T2545 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2711J2_132_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2711J2_132_5615 | add_124_C273_2_I11_rn (function.sv:124)            |
|                      | add_124_2_C273_2_I11_rn (function.sv:124)           |
|                      | add_124_3_C273_2_I11_rn (function.sv:124)           |
|                      | add_124_4_C273_2_I11_rn (function.sv:124)           |
|                      | add_124_C273_I11_rn (function.sv:124)               |
|                      | add_124_2_C273_I11_rn (function.sv:124)             |
|                      | add_124_3_C273_I11_rn (function.sv:124)             |
|                      | add_124_4_C273_I11_rn (function.sv:124)             |
|                      | add_273_I11 (module0.sv:273)                        |
|                      | add_273_2_I11 (module0.sv:273)                      |
|                      | add_124_C276_2_I11_rn (function.sv:124)             |
|                      | add_124_2_C276_2_I11_rn (function.sv:124)           |
|                      | add_124_3_C276_2_I11_rn (function.sv:124)           |
|                      | add_124_4_C276_2_I11_rn (function.sv:124)           |
|                      | add_124_C276_I11_rn (function.sv:124)               |
|                      | add_124_2_C276_I11_rn (function.sv:124)             |
|                      | add_124_3_C276_I11_rn (function.sv:124)             |
|                      | add_124_4_C276_I11_rn (function.sv:124)             |
|                      | sub_276_I11 (module0.sv:276)                        |
|                      | add_276_I11 (module0.sv:276)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2455 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2551 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2455 + T2551 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2455 - T2551 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2712J2_133_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2712J2_133_5615 | add_124_C273_2_I12_rn (function.sv:124)            |
|                      | add_124_2_C273_2_I12_rn (function.sv:124)           |
|                      | add_124_3_C273_2_I12_rn (function.sv:124)           |
|                      | add_124_4_C273_2_I12_rn (function.sv:124)           |
|                      | add_124_C273_I12_rn (function.sv:124)               |
|                      | add_124_2_C273_I12_rn (function.sv:124)             |
|                      | add_124_3_C273_I12_rn (function.sv:124)             |
|                      | add_124_4_C273_I12_rn (function.sv:124)             |
|                      | add_273_I12 (module0.sv:273)                        |
|                      | add_273_2_I12 (module0.sv:273)                      |
|                      | add_124_C276_2_I12_rn (function.sv:124)             |
|                      | add_124_2_C276_2_I12_rn (function.sv:124)           |
|                      | add_124_3_C276_2_I12_rn (function.sv:124)           |
|                      | add_124_4_C276_2_I12_rn (function.sv:124)           |
|                      | add_124_C276_I12_rn (function.sv:124)               |
|                      | add_124_2_C276_I12_rn (function.sv:124)             |
|                      | add_124_3_C276_I12_rn (function.sv:124)             |
|                      | add_124_4_C276_I12_rn (function.sv:124)             |
|                      | sub_276_I12 (module0.sv:276)                        |
|                      | add_276_I12 (module0.sv:276)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2461 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2557 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2461 + T2557 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2461 - T2557 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2713J2_134_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2713J2_134_5615 | add_124_C273_2_I13_rn (function.sv:124)            |
|                      | add_124_2_C273_2_I13_rn (function.sv:124)           |
|                      | add_124_3_C273_2_I13_rn (function.sv:124)           |
|                      | add_124_4_C273_2_I13_rn (function.sv:124)           |
|                      | add_124_C273_I13_rn (function.sv:124)               |
|                      | add_124_2_C273_I13_rn (function.sv:124)             |
|                      | add_124_3_C273_I13_rn (function.sv:124)             |
|                      | add_124_4_C273_I13_rn (function.sv:124)             |
|                      | add_273_I13 (module0.sv:273)                        |
|                      | add_273_2_I13 (module0.sv:273)                      |
|                      | add_124_C276_2_I13_rn (function.sv:124)             |
|                      | add_124_2_C276_2_I13_rn (function.sv:124)           |
|                      | add_124_3_C276_2_I13_rn (function.sv:124)           |
|                      | add_124_4_C276_2_I13_rn (function.sv:124)           |
|                      | add_124_C276_I13_rn (function.sv:124)               |
|                      | add_124_2_C276_I13_rn (function.sv:124)             |
|                      | add_124_3_C276_I13_rn (function.sv:124)             |
|                      | add_124_4_C276_I13_rn (function.sv:124)             |
|                      | sub_276_I13 (module0.sv:276)                        |
|                      | add_276_I13 (module0.sv:276)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2467 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2563 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2467 + T2563 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2467 - T2563 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2714J2_135_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2714J2_135_5615 | add_124_C273_2_I14_rn (function.sv:124)            |
|                      | add_124_2_C273_2_I14_rn (function.sv:124)           |
|                      | add_124_3_C273_2_I14_rn (function.sv:124)           |
|                      | add_124_4_C273_2_I14_rn (function.sv:124)           |
|                      | add_124_C273_I14_rn (function.sv:124)               |
|                      | add_124_2_C273_I14_rn (function.sv:124)             |
|                      | add_124_3_C273_I14_rn (function.sv:124)             |
|                      | add_124_4_C273_I14_rn (function.sv:124)             |
|                      | add_273_I14 (module0.sv:273)                        |
|                      | add_273_2_I14 (module0.sv:273)                      |
|                      | add_124_C276_2_I14_rn (function.sv:124)             |
|                      | add_124_2_C276_2_I14_rn (function.sv:124)           |
|                      | add_124_3_C276_2_I14_rn (function.sv:124)           |
|                      | add_124_4_C276_2_I14_rn (function.sv:124)           |
|                      | add_124_C276_I14_rn (function.sv:124)               |
|                      | add_124_2_C276_I14_rn (function.sv:124)             |
|                      | add_124_3_C276_I14_rn (function.sv:124)             |
|                      | add_124_4_C276_I14_rn (function.sv:124)             |
|                      | sub_276_I14 (module0.sv:276)                        |
|                      | add_276_I14 (module0.sv:276)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2473 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2569 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2473 + T2569 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2473 - T2569 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2715J2_136_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2715J2_136_5615 | add_124_C273_2_I15_rn (function.sv:124)            |
|                      | add_124_2_C273_2_I15_rn (function.sv:124)           |
|                      | add_124_3_C273_2_I15_rn (function.sv:124)           |
|                      | add_124_4_C273_2_I15_rn (function.sv:124)           |
|                      | add_124_C273_I15_rn (function.sv:124)               |
|                      | add_124_2_C273_I15_rn (function.sv:124)             |
|                      | add_124_3_C273_I15_rn (function.sv:124)             |
|                      | add_124_4_C273_I15_rn (function.sv:124)             |
|                      | add_273_I15 (module0.sv:273)                        |
|                      | add_273_2_I15 (module0.sv:273)                      |
|                      | add_124_C276_2_I15_rn (function.sv:124)             |
|                      | add_124_2_C276_2_I15_rn (function.sv:124)           |
|                      | add_124_3_C276_2_I15_rn (function.sv:124)           |
|                      | add_124_4_C276_2_I15_rn (function.sv:124)           |
|                      | add_124_C276_I15_rn (function.sv:124)               |
|                      | add_124_2_C276_I15_rn (function.sv:124)             |
|                      | add_124_3_C276_I15_rn (function.sv:124)             |
|                      | add_124_4_C276_I15_rn (function.sv:124)             |
|                      | sub_276_I15 (module0.sv:276)                        |
|                      | add_276_I15 (module0.sv:276)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2479 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2575 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2479 + T2575 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2479 - T2575 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2716J2_137_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2716J2_137_5615 | add_124_C273_2_I16_rn (function.sv:124)            |
|                      | add_124_2_C273_2_I16_rn (function.sv:124)           |
|                      | add_124_3_C273_2_I16_rn (function.sv:124)           |
|                      | add_124_4_C273_2_I16_rn (function.sv:124)           |
|                      | add_124_C273_I16_rn (function.sv:124)               |
|                      | add_124_2_C273_I16_rn (function.sv:124)             |
|                      | add_124_3_C273_I16_rn (function.sv:124)             |
|                      | add_124_4_C273_I16_rn (function.sv:124)             |
|                      | add_273_I16 (module0.sv:273)                        |
|                      | add_273_2_I16 (module0.sv:273)                      |
|                      | add_124_C276_2_I16_rn (function.sv:124)             |
|                      | add_124_2_C276_2_I16_rn (function.sv:124)           |
|                      | add_124_3_C276_2_I16_rn (function.sv:124)           |
|                      | add_124_4_C276_2_I16_rn (function.sv:124)           |
|                      | add_124_C276_I16_rn (function.sv:124)               |
|                      | add_124_2_C276_I16_rn (function.sv:124)             |
|                      | add_124_3_C276_I16_rn (function.sv:124)             |
|                      | add_124_4_C276_I16_rn (function.sv:124)             |
|                      | sub_276_I16 (module0.sv:276)                        |
|                      | add_276_I16 (module0.sv:276)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2485 | IFO  | Signed   | 19    | $unsigned(8'b10000000) + I1 + I2 + I3 + I4 + I5 ( function.sv:124 function.sv:273 function.sv:276 ) |
| T2581 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:273 function.sv:276 ) |
| O1    | PO   | Signed   | 20    | T2485 + T2581 ( function.sv:124 function.sv:273 ) |
| O2    | PO   | Signed   | 20    | T2485 - T2581 ( function.sv:124 function.sv:276 ) |
==============================================================================

Datapath Report for DP_OP_2717J2_138_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2717J2_138_5615 | add_124_C277_rn (function.sv:124)                  |
|                      | add_124_2_C277_rn (function.sv:124)                 |
|                      | add_124_3_C277_rn (function.sv:124)                 |
|                      | add_124_4_C277_rn (function.sv:124)                 |
|                      | add_128_C277_rn (function.sv:128)                   |
|                      | add_128_2_C277_rn (function.sv:128)                 |
|                      | add_128_3_C277_rn (function.sv:128)                 |
|                      | add_128_4_C277_rn (function.sv:128)                 |
|                      | sub_128_C277_rn (function.sv:128)                   |
|                      | sub_277 (module0.sv:277) add_277 (module0.sv:277)   |
|                      | add_124_C274_rn (function.sv:124)                   |
|                      | add_124_2_C274_rn (function.sv:124)                 |
|                      | add_124_3_C274_rn (function.sv:124)                 |
|                      | add_124_4_C274_rn (function.sv:124)                 |
|                      | add_128_C274_rn (function.sv:128)                   |
|                      | add_128_2_C274_rn (function.sv:128)                 |
|                      | add_128_3_C274_rn (function.sv:128)                 |
|                      | add_128_4_C274_rn (function.sv:128)                 |
|                      | sub_128_C274_rn (function.sv:128)                   |
|                      | add_274 (module0.sv:274) add_274_2 (module0.sv:274) |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2299 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2587 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2299 - T2587 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2299 + T2587 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2718J2_139_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2718J2_139_5615 | add_124_C277_I2_rn (function.sv:124)               |
|                      | add_124_2_C277_I2_rn (function.sv:124)              |
|                      | add_124_3_C277_I2_rn (function.sv:124)              |
|                      | add_124_4_C277_I2_rn (function.sv:124)              |
|                      | add_128_C277_I2_rn (function.sv:128)                |
|                      | add_128_2_C277_I2_rn (function.sv:128)              |
|                      | add_128_3_C277_I2_rn (function.sv:128)              |
|                      | add_128_4_C277_I2_rn (function.sv:128)              |
|                      | sub_128_C277_I2_rn (function.sv:128)                |
|                      | sub_277_I2 (module0.sv:277)                         |
|                      | add_277_I2 (module0.sv:277)                         |
|                      | add_124_C274_I2_rn (function.sv:124)                |
|                      | add_124_2_C274_I2_rn (function.sv:124)              |
|                      | add_124_3_C274_I2_rn (function.sv:124)              |
|                      | add_124_4_C274_I2_rn (function.sv:124)              |
|                      | add_128_C274_I2_rn (function.sv:128)                |
|                      | add_128_2_C274_I2_rn (function.sv:128)              |
|                      | add_128_3_C274_I2_rn (function.sv:128)              |
|                      | add_128_4_C274_I2_rn (function.sv:128)              |
|                      | sub_128_C274_I2_rn (function.sv:128)                |
|                      | add_274_I2 (module0.sv:274)                         |
|                      | add_274_2_I2 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2305 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2593 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2305 - T2593 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2305 + T2593 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2719J2_140_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2719J2_140_5615 | add_124_C277_I3_rn (function.sv:124)               |
|                      | add_124_2_C277_I3_rn (function.sv:124)              |
|                      | add_124_3_C277_I3_rn (function.sv:124)              |
|                      | add_124_4_C277_I3_rn (function.sv:124)              |
|                      | add_128_C277_I3_rn (function.sv:128)                |
|                      | add_128_2_C277_I3_rn (function.sv:128)              |
|                      | add_128_3_C277_I3_rn (function.sv:128)              |
|                      | add_128_4_C277_I3_rn (function.sv:128)              |
|                      | sub_128_C277_I3_rn (function.sv:128)                |
|                      | sub_277_I3 (module0.sv:277)                         |
|                      | add_277_I3 (module0.sv:277)                         |
|                      | add_124_C274_I3_rn (function.sv:124)                |
|                      | add_124_2_C274_I3_rn (function.sv:124)              |
|                      | add_124_3_C274_I3_rn (function.sv:124)              |
|                      | add_124_4_C274_I3_rn (function.sv:124)              |
|                      | add_128_C274_I3_rn (function.sv:128)                |
|                      | add_128_2_C274_I3_rn (function.sv:128)              |
|                      | add_128_3_C274_I3_rn (function.sv:128)              |
|                      | add_128_4_C274_I3_rn (function.sv:128)              |
|                      | sub_128_C274_I3_rn (function.sv:128)                |
|                      | add_274_I3 (module0.sv:274)                         |
|                      | add_274_2_I3 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2311 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2599 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2311 - T2599 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2311 + T2599 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2720J2_141_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2720J2_141_5615 | add_124_C277_I4_rn (function.sv:124)               |
|                      | add_124_2_C277_I4_rn (function.sv:124)              |
|                      | add_124_3_C277_I4_rn (function.sv:124)              |
|                      | add_124_4_C277_I4_rn (function.sv:124)              |
|                      | add_128_C277_I4_rn (function.sv:128)                |
|                      | add_128_2_C277_I4_rn (function.sv:128)              |
|                      | add_128_3_C277_I4_rn (function.sv:128)              |
|                      | add_128_4_C277_I4_rn (function.sv:128)              |
|                      | sub_128_C277_I4_rn (function.sv:128)                |
|                      | sub_277_I4 (module0.sv:277)                         |
|                      | add_277_I4 (module0.sv:277)                         |
|                      | add_124_C274_I4_rn (function.sv:124)                |
|                      | add_124_2_C274_I4_rn (function.sv:124)              |
|                      | add_124_3_C274_I4_rn (function.sv:124)              |
|                      | add_124_4_C274_I4_rn (function.sv:124)              |
|                      | add_128_C274_I4_rn (function.sv:128)                |
|                      | add_128_2_C274_I4_rn (function.sv:128)              |
|                      | add_128_3_C274_I4_rn (function.sv:128)              |
|                      | add_128_4_C274_I4_rn (function.sv:128)              |
|                      | sub_128_C274_I4_rn (function.sv:128)                |
|                      | add_274_I4 (module0.sv:274)                         |
|                      | add_274_2_I4 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2317 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2605 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2317 - T2605 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2317 + T2605 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2721J2_142_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2721J2_142_5615 | add_124_C277_I5_rn (function.sv:124)               |
|                      | add_124_2_C277_I5_rn (function.sv:124)              |
|                      | add_124_3_C277_I5_rn (function.sv:124)              |
|                      | add_124_4_C277_I5_rn (function.sv:124)              |
|                      | add_128_C277_I5_rn (function.sv:128)                |
|                      | add_128_2_C277_I5_rn (function.sv:128)              |
|                      | add_128_3_C277_I5_rn (function.sv:128)              |
|                      | add_128_4_C277_I5_rn (function.sv:128)              |
|                      | sub_128_C277_I5_rn (function.sv:128)                |
|                      | sub_277_I5 (module0.sv:277)                         |
|                      | add_277_I5 (module0.sv:277)                         |
|                      | add_124_C274_I5_rn (function.sv:124)                |
|                      | add_124_2_C274_I5_rn (function.sv:124)              |
|                      | add_124_3_C274_I5_rn (function.sv:124)              |
|                      | add_124_4_C274_I5_rn (function.sv:124)              |
|                      | add_128_C274_I5_rn (function.sv:128)                |
|                      | add_128_2_C274_I5_rn (function.sv:128)              |
|                      | add_128_3_C274_I5_rn (function.sv:128)              |
|                      | add_128_4_C274_I5_rn (function.sv:128)              |
|                      | sub_128_C274_I5_rn (function.sv:128)                |
|                      | add_274_I5 (module0.sv:274)                         |
|                      | add_274_2_I5 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2323 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2611 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2323 - T2611 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2323 + T2611 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2722J2_143_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2722J2_143_5615 | add_124_C277_I6_rn (function.sv:124)               |
|                      | add_124_2_C277_I6_rn (function.sv:124)              |
|                      | add_124_3_C277_I6_rn (function.sv:124)              |
|                      | add_124_4_C277_I6_rn (function.sv:124)              |
|                      | add_128_C277_I6_rn (function.sv:128)                |
|                      | add_128_2_C277_I6_rn (function.sv:128)              |
|                      | add_128_3_C277_I6_rn (function.sv:128)              |
|                      | add_128_4_C277_I6_rn (function.sv:128)              |
|                      | sub_128_C277_I6_rn (function.sv:128)                |
|                      | sub_277_I6 (module0.sv:277)                         |
|                      | add_277_I6 (module0.sv:277)                         |
|                      | add_124_C274_I6_rn (function.sv:124)                |
|                      | add_124_2_C274_I6_rn (function.sv:124)              |
|                      | add_124_3_C274_I6_rn (function.sv:124)              |
|                      | add_124_4_C274_I6_rn (function.sv:124)              |
|                      | add_128_C274_I6_rn (function.sv:128)                |
|                      | add_128_2_C274_I6_rn (function.sv:128)              |
|                      | add_128_3_C274_I6_rn (function.sv:128)              |
|                      | add_128_4_C274_I6_rn (function.sv:128)              |
|                      | sub_128_C274_I6_rn (function.sv:128)                |
|                      | add_274_I6 (module0.sv:274)                         |
|                      | add_274_2_I6 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2329 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2617 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2329 - T2617 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2329 + T2617 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2723J2_144_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2723J2_144_5615 | add_124_C277_I7_rn (function.sv:124)               |
|                      | add_124_2_C277_I7_rn (function.sv:124)              |
|                      | add_124_3_C277_I7_rn (function.sv:124)              |
|                      | add_124_4_C277_I7_rn (function.sv:124)              |
|                      | add_128_C277_I7_rn (function.sv:128)                |
|                      | add_128_2_C277_I7_rn (function.sv:128)              |
|                      | add_128_3_C277_I7_rn (function.sv:128)              |
|                      | add_128_4_C277_I7_rn (function.sv:128)              |
|                      | sub_128_C277_I7_rn (function.sv:128)                |
|                      | sub_277_I7 (module0.sv:277)                         |
|                      | add_277_I7 (module0.sv:277)                         |
|                      | add_124_C274_I7_rn (function.sv:124)                |
|                      | add_124_2_C274_I7_rn (function.sv:124)              |
|                      | add_124_3_C274_I7_rn (function.sv:124)              |
|                      | add_124_4_C274_I7_rn (function.sv:124)              |
|                      | add_128_C274_I7_rn (function.sv:128)                |
|                      | add_128_2_C274_I7_rn (function.sv:128)              |
|                      | add_128_3_C274_I7_rn (function.sv:128)              |
|                      | add_128_4_C274_I7_rn (function.sv:128)              |
|                      | sub_128_C274_I7_rn (function.sv:128)                |
|                      | add_274_I7 (module0.sv:274)                         |
|                      | add_274_2_I7 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2335 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2623 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2335 - T2623 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2335 + T2623 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2724J2_145_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2724J2_145_5615 | add_124_C277_I8_rn (function.sv:124)               |
|                      | add_124_2_C277_I8_rn (function.sv:124)              |
|                      | add_124_3_C277_I8_rn (function.sv:124)              |
|                      | add_124_4_C277_I8_rn (function.sv:124)              |
|                      | add_128_C277_I8_rn (function.sv:128)                |
|                      | add_128_2_C277_I8_rn (function.sv:128)              |
|                      | add_128_3_C277_I8_rn (function.sv:128)              |
|                      | add_128_4_C277_I8_rn (function.sv:128)              |
|                      | sub_128_C277_I8_rn (function.sv:128)                |
|                      | sub_277_I8 (module0.sv:277)                         |
|                      | add_277_I8 (module0.sv:277)                         |
|                      | add_124_C274_I8_rn (function.sv:124)                |
|                      | add_124_2_C274_I8_rn (function.sv:124)              |
|                      | add_124_3_C274_I8_rn (function.sv:124)              |
|                      | add_124_4_C274_I8_rn (function.sv:124)              |
|                      | add_128_C274_I8_rn (function.sv:128)                |
|                      | add_128_2_C274_I8_rn (function.sv:128)              |
|                      | add_128_3_C274_I8_rn (function.sv:128)              |
|                      | add_128_4_C274_I8_rn (function.sv:128)              |
|                      | sub_128_C274_I8_rn (function.sv:128)                |
|                      | add_274_I8 (module0.sv:274)                         |
|                      | add_274_2_I8 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2341 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2629 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2341 - T2629 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2341 + T2629 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2725J2_146_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2725J2_146_5615 | add_124_C277_I9_rn (function.sv:124)               |
|                      | add_124_2_C277_I9_rn (function.sv:124)              |
|                      | add_124_3_C277_I9_rn (function.sv:124)              |
|                      | add_124_4_C277_I9_rn (function.sv:124)              |
|                      | add_128_C277_I9_rn (function.sv:128)                |
|                      | add_128_2_C277_I9_rn (function.sv:128)              |
|                      | add_128_3_C277_I9_rn (function.sv:128)              |
|                      | add_128_4_C277_I9_rn (function.sv:128)              |
|                      | sub_128_C277_I9_rn (function.sv:128)                |
|                      | sub_277_I9 (module0.sv:277)                         |
|                      | add_277_I9 (module0.sv:277)                         |
|                      | add_124_C274_I9_rn (function.sv:124)                |
|                      | add_124_2_C274_I9_rn (function.sv:124)              |
|                      | add_124_3_C274_I9_rn (function.sv:124)              |
|                      | add_124_4_C274_I9_rn (function.sv:124)              |
|                      | add_128_C274_I9_rn (function.sv:128)                |
|                      | add_128_2_C274_I9_rn (function.sv:128)              |
|                      | add_128_3_C274_I9_rn (function.sv:128)              |
|                      | add_128_4_C274_I9_rn (function.sv:128)              |
|                      | sub_128_C274_I9_rn (function.sv:128)                |
|                      | add_274_I9 (module0.sv:274)                         |
|                      | add_274_2_I9 (module0.sv:274)                       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2347 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2635 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2347 - T2635 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2347 + T2635 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2726J2_147_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2726J2_147_5615 | add_124_C277_I10_rn (function.sv:124)              |
|                      | add_124_2_C277_I10_rn (function.sv:124)             |
|                      | add_124_3_C277_I10_rn (function.sv:124)             |
|                      | add_124_4_C277_I10_rn (function.sv:124)             |
|                      | add_128_C277_I10_rn (function.sv:128)               |
|                      | add_128_2_C277_I10_rn (function.sv:128)             |
|                      | add_128_3_C277_I10_rn (function.sv:128)             |
|                      | add_128_4_C277_I10_rn (function.sv:128)             |
|                      | sub_128_C277_I10_rn (function.sv:128)               |
|                      | sub_277_I10 (module0.sv:277)                        |
|                      | add_277_I10 (module0.sv:277)                        |
|                      | add_124_C274_I10_rn (function.sv:124)               |
|                      | add_124_2_C274_I10_rn (function.sv:124)             |
|                      | add_124_3_C274_I10_rn (function.sv:124)             |
|                      | add_124_4_C274_I10_rn (function.sv:124)             |
|                      | add_128_C274_I10_rn (function.sv:128)               |
|                      | add_128_2_C274_I10_rn (function.sv:128)             |
|                      | add_128_3_C274_I10_rn (function.sv:128)             |
|                      | add_128_4_C274_I10_rn (function.sv:128)             |
|                      | sub_128_C274_I10_rn (function.sv:128)               |
|                      | add_274_I10 (module0.sv:274)                        |
|                      | add_274_2_I10 (module0.sv:274)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2353 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2641 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2353 - T2641 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2353 + T2641 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2727J2_148_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2727J2_148_5615 | add_124_C277_I11_rn (function.sv:124)              |
|                      | add_124_2_C277_I11_rn (function.sv:124)             |
|                      | add_124_3_C277_I11_rn (function.sv:124)             |
|                      | add_124_4_C277_I11_rn (function.sv:124)             |
|                      | add_128_C277_I11_rn (function.sv:128)               |
|                      | add_128_2_C277_I11_rn (function.sv:128)             |
|                      | add_128_3_C277_I11_rn (function.sv:128)             |
|                      | add_128_4_C277_I11_rn (function.sv:128)             |
|                      | sub_128_C277_I11_rn (function.sv:128)               |
|                      | sub_277_I11 (module0.sv:277)                        |
|                      | add_277_I11 (module0.sv:277)                        |
|                      | add_124_C274_I11_rn (function.sv:124)               |
|                      | add_124_2_C274_I11_rn (function.sv:124)             |
|                      | add_124_3_C274_I11_rn (function.sv:124)             |
|                      | add_124_4_C274_I11_rn (function.sv:124)             |
|                      | add_128_C274_I11_rn (function.sv:128)               |
|                      | add_128_2_C274_I11_rn (function.sv:128)             |
|                      | add_128_3_C274_I11_rn (function.sv:128)             |
|                      | add_128_4_C274_I11_rn (function.sv:128)             |
|                      | sub_128_C274_I11_rn (function.sv:128)               |
|                      | add_274_I11 (module0.sv:274)                        |
|                      | add_274_2_I11 (module0.sv:274)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2359 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2647 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2359 - T2647 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2359 + T2647 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2728J2_149_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2728J2_149_5615 | add_124_C277_I12_rn (function.sv:124)              |
|                      | add_124_2_C277_I12_rn (function.sv:124)             |
|                      | add_124_3_C277_I12_rn (function.sv:124)             |
|                      | add_124_4_C277_I12_rn (function.sv:124)             |
|                      | add_128_C277_I12_rn (function.sv:128)               |
|                      | add_128_2_C277_I12_rn (function.sv:128)             |
|                      | add_128_3_C277_I12_rn (function.sv:128)             |
|                      | add_128_4_C277_I12_rn (function.sv:128)             |
|                      | sub_128_C277_I12_rn (function.sv:128)               |
|                      | sub_277_I12 (module0.sv:277)                        |
|                      | add_277_I12 (module0.sv:277)                        |
|                      | add_124_C274_I12_rn (function.sv:124)               |
|                      | add_124_2_C274_I12_rn (function.sv:124)             |
|                      | add_124_3_C274_I12_rn (function.sv:124)             |
|                      | add_124_4_C274_I12_rn (function.sv:124)             |
|                      | add_128_C274_I12_rn (function.sv:128)               |
|                      | add_128_2_C274_I12_rn (function.sv:128)             |
|                      | add_128_3_C274_I12_rn (function.sv:128)             |
|                      | add_128_4_C274_I12_rn (function.sv:128)             |
|                      | sub_128_C274_I12_rn (function.sv:128)               |
|                      | add_274_I12 (module0.sv:274)                        |
|                      | add_274_2_I12 (module0.sv:274)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2365 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2653 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2365 - T2653 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2365 + T2653 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2729J2_150_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2729J2_150_5615 | add_124_C277_I13_rn (function.sv:124)              |
|                      | add_124_2_C277_I13_rn (function.sv:124)             |
|                      | add_124_3_C277_I13_rn (function.sv:124)             |
|                      | add_124_4_C277_I13_rn (function.sv:124)             |
|                      | add_128_C277_I13_rn (function.sv:128)               |
|                      | add_128_2_C277_I13_rn (function.sv:128)             |
|                      | add_128_3_C277_I13_rn (function.sv:128)             |
|                      | add_128_4_C277_I13_rn (function.sv:128)             |
|                      | sub_128_C277_I13_rn (function.sv:128)               |
|                      | sub_277_I13 (module0.sv:277)                        |
|                      | add_277_I13 (module0.sv:277)                        |
|                      | add_124_C274_I13_rn (function.sv:124)               |
|                      | add_124_2_C274_I13_rn (function.sv:124)             |
|                      | add_124_3_C274_I13_rn (function.sv:124)             |
|                      | add_124_4_C274_I13_rn (function.sv:124)             |
|                      | add_128_C274_I13_rn (function.sv:128)               |
|                      | add_128_2_C274_I13_rn (function.sv:128)             |
|                      | add_128_3_C274_I13_rn (function.sv:128)             |
|                      | add_128_4_C274_I13_rn (function.sv:128)             |
|                      | sub_128_C274_I13_rn (function.sv:128)               |
|                      | add_274_I13 (module0.sv:274)                        |
|                      | add_274_2_I13 (module0.sv:274)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2371 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2659 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2371 - T2659 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2371 + T2659 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2730J2_151_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2730J2_151_5615 | add_124_C277_I14_rn (function.sv:124)              |
|                      | add_124_2_C277_I14_rn (function.sv:124)             |
|                      | add_124_3_C277_I14_rn (function.sv:124)             |
|                      | add_124_4_C277_I14_rn (function.sv:124)             |
|                      | add_128_C277_I14_rn (function.sv:128)               |
|                      | add_128_2_C277_I14_rn (function.sv:128)             |
|                      | add_128_3_C277_I14_rn (function.sv:128)             |
|                      | add_128_4_C277_I14_rn (function.sv:128)             |
|                      | sub_128_C277_I14_rn (function.sv:128)               |
|                      | sub_277_I14 (module0.sv:277)                        |
|                      | add_277_I14 (module0.sv:277)                        |
|                      | add_124_C274_I14_rn (function.sv:124)               |
|                      | add_124_2_C274_I14_rn (function.sv:124)             |
|                      | add_124_3_C274_I14_rn (function.sv:124)             |
|                      | add_124_4_C274_I14_rn (function.sv:124)             |
|                      | add_128_C274_I14_rn (function.sv:128)               |
|                      | add_128_2_C274_I14_rn (function.sv:128)             |
|                      | add_128_3_C274_I14_rn (function.sv:128)             |
|                      | add_128_4_C274_I14_rn (function.sv:128)             |
|                      | sub_128_C274_I14_rn (function.sv:128)               |
|                      | add_274_I14 (module0.sv:274)                        |
|                      | add_274_2_I14 (module0.sv:274)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2377 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2665 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2377 - T2665 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2377 + T2665 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2731J2_152_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2731J2_152_5615 | add_124_C277_I15_rn (function.sv:124)              |
|                      | add_124_2_C277_I15_rn (function.sv:124)             |
|                      | add_124_3_C277_I15_rn (function.sv:124)             |
|                      | add_124_4_C277_I15_rn (function.sv:124)             |
|                      | add_128_C277_I15_rn (function.sv:128)               |
|                      | add_128_2_C277_I15_rn (function.sv:128)             |
|                      | add_128_3_C277_I15_rn (function.sv:128)             |
|                      | add_128_4_C277_I15_rn (function.sv:128)             |
|                      | sub_128_C277_I15_rn (function.sv:128)               |
|                      | sub_277_I15 (module0.sv:277)                        |
|                      | add_277_I15 (module0.sv:277)                        |
|                      | add_124_C274_I15_rn (function.sv:124)               |
|                      | add_124_2_C274_I15_rn (function.sv:124)             |
|                      | add_124_3_C274_I15_rn (function.sv:124)             |
|                      | add_124_4_C274_I15_rn (function.sv:124)             |
|                      | add_128_C274_I15_rn (function.sv:128)               |
|                      | add_128_2_C274_I15_rn (function.sv:128)             |
|                      | add_128_3_C274_I15_rn (function.sv:128)             |
|                      | add_128_4_C274_I15_rn (function.sv:128)             |
|                      | sub_128_C274_I15_rn (function.sv:128)               |
|                      | add_274_I15 (module0.sv:274)                        |
|                      | add_274_2_I15 (module0.sv:274)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2383 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2671 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2383 - T2671 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2383 + T2671 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================

Datapath Report for DP_OP_2732J2_153_5615
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2732J2_153_5615 | add_124_C277_I16_rn (function.sv:124)              |
|                      | add_124_2_C277_I16_rn (function.sv:124)             |
|                      | add_124_3_C277_I16_rn (function.sv:124)             |
|                      | add_124_4_C277_I16_rn (function.sv:124)             |
|                      | add_128_C277_I16_rn (function.sv:128)               |
|                      | add_128_2_C277_I16_rn (function.sv:128)             |
|                      | add_128_3_C277_I16_rn (function.sv:128)             |
|                      | add_128_4_C277_I16_rn (function.sv:128)             |
|                      | sub_128_C277_I16_rn (function.sv:128)               |
|                      | sub_277_I16 (module0.sv:277)                        |
|                      | add_277_I16 (module0.sv:277)                        |
|                      | add_124_C274_I16_rn (function.sv:124)               |
|                      | add_124_2_C274_I16_rn (function.sv:124)             |
|                      | add_124_3_C274_I16_rn (function.sv:124)             |
|                      | add_124_4_C274_I16_rn (function.sv:124)             |
|                      | add_128_C274_I16_rn (function.sv:128)               |
|                      | add_128_2_C274_I16_rn (function.sv:128)             |
|                      | add_128_3_C274_I16_rn (function.sv:128)             |
|                      | add_128_4_C274_I16_rn (function.sv:128)             |
|                      | sub_128_C274_I16_rn (function.sv:128)               |
|                      | add_274_I16 (module0.sv:274)                        |
|                      | add_274_2_I16 (module0.sv:274)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 18    |                                          |
| I2    | PI   | Signed   | 16    |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 13    |                                          |
| I5    | PI   | Signed   | 11    |                                          |
| I6    | PI   | Signed   | 18    |                                          |
| I7    | PI   | Signed   | 16    |                                          |
| I8    | PI   | Signed   | 15    |                                          |
| I9    | PI   | Signed   | 13    |                                          |
| I10   | PI   | Signed   | 11    |                                          |
| T2389 | IFO  | Signed   | 20    | $unsigned(20'b00000000000010000000) - I1 - I2 - I3 - I4 - I5 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| T2677 | IFO  | Signed   | 19    | I6 + I7 + I8 + I9 + I10 ( function.sv:124 function.sv:128 function.sv:274 function.sv:277 ) |
| O1    | PO   | Signed   | 20    | T2389 - T2677 ( function.sv:124 function.sv:128 function.sv:277 ) |
| O2    | PO   | Signed   | 20    | T2389 + T2677 ( function.sv:124 function.sv:128 function.sv:274 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| add_x_73           | DW01_add         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| add_x_77           | DW01_add         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| add_x_79           | DW01_add         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| add_x_81           | DW01_add         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| add_x_83           | DW01_add         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| add_x_85           | DW01_add         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| sub_x_88           | DW01_sub         | apparch (area)     |                |
| add_x_89           | DW01_add         | apparch (area)     |                |
| sub_x_90           | DW01_sub         | apparch (area)     |                |
| add_x_91           | DW01_add         | apparch (area)     |                |
| sub_x_92           | DW01_sub         | apparch (area)     |                |
| add_x_93           | DW01_add         | apparch (area)     |                |
| sub_x_94           | DW01_sub         | apparch (area)     |                |
| add_x_95           | DW01_add         | apparch (area)     |                |
| sub_x_96           | DW01_sub         | apparch (area)     |                |
| add_x_97           | DW01_add         | apparch (area)     |                |
| sub_x_98           | DW01_sub         | apparch (area)     |                |
| add_x_99           | DW01_add         | apparch (area)     |                |
| sub_x_100          | DW01_sub         | apparch (area)     |                |
| add_x_101          | DW01_add         | apparch (area)     |                |
| sub_x_102          | DW01_sub         | apparch (area)     |                |
| add_x_103          | DW01_add         | apparch (area)     |                |
| sub_x_104          | DW01_sub         | apparch (area)     |                |
| add_x_105          | DW01_add         | apparch (area)     |                |
| sub_x_106          | DW01_sub         | apparch (area)     |                |
| add_x_107          | DW01_add         | apparch (area)     |                |
| sub_x_108          | DW01_sub         | apparch (area)     |                |
| add_x_109          | DW01_add         | apparch (area)     |                |
| sub_x_110          | DW01_sub         | apparch (area)     |                |
| add_x_111          | DW01_add         | apparch (area)     |                |
| sub_x_112          | DW01_sub         | apparch (area)     |                |
| add_x_113          | DW01_add         | apparch (area)     |                |
| sub_x_114          | DW01_sub         | apparch (area)     |                |
| add_x_115          | DW01_add         | apparch (area)     |                |
| sub_x_116          | DW01_sub         | apparch (area)     |                |
| add_x_117          | DW01_add         | apparch (area)     |                |
| sub_x_118          | DW01_sub         | apparch (area)     |                |
| add_x_119          | DW01_add         | apparch (area)     |                |
| sub_x_120          | DW01_sub         | apparch (area)     |                |
| add_x_121          | DW01_add         | apparch (area)     |                |
| sub_x_122          | DW01_sub         | apparch (area)     |                |
| add_x_123          | DW01_add         | apparch (area)     |                |
| sub_x_124          | DW01_sub         | apparch (area)     |                |
| add_x_125          | DW01_add         | apparch (area)     |                |
| sub_x_126          | DW01_sub         | apparch (area)     |                |
| add_x_127          | DW01_add         | apparch (area)     |                |
| sub_x_128          | DW01_sub         | apparch (area)     |                |
| add_x_129          | DW01_add         | apparch (area)     |                |
| sub_x_130          | DW01_sub         | apparch (area)     |                |
| add_x_131          | DW01_inc         | apparch (area)     |                |
| lt_x_132           | DW_cmp           | apparch (area)     |                |
| sub_x_206          | DW01_sub         | apparch (area)     |                |
| sub_x_207          | DW01_sub         | apparch (area)     |                |
| sub_x_208          | DW01_sub         | apparch (area)     |                |
| sub_x_209          | DW01_sub         | apparch (area)     |                |
| sub_x_210          | DW01_sub         | apparch (area)     |                |
| sub_x_211          | DW01_sub         | apparch (area)     |                |
| sub_x_212          | DW01_sub         | apparch (area)     |                |
| sub_x_213          | DW01_sub         | apparch (area)     |                |
| sub_x_214          | DW01_sub         | apparch (area)     |                |
| sub_x_215          | DW01_sub         | apparch (area)     |                |
| sub_x_216          | DW01_sub         | apparch (area)     |                |
| sub_x_217          | DW01_sub         | apparch (area)     |                |
| sub_x_218          | DW01_sub         | apparch (area)     |                |
| sub_x_219          | DW01_sub         | apparch (area)     |                |
| sub_x_220          | DW01_sub         | apparch (area)     |                |
| sub_x_221          | DW01_sub         | apparch (area)     |                |
| DP_OP_2701J2_122_5615                 |                    |                |
|                    | DP_OP_2701J2_122_5615 | str (area)    |                |
| DP_OP_2702J2_123_5615                 |                    |                |
|                    | DP_OP_2702J2_123_5615 | str (area)    |                |
| DP_OP_2703J2_124_5615                 |                    |                |
|                    | DP_OP_2703J2_124_5615 | str (area)    |                |
| DP_OP_2704J2_125_5615                 |                    |                |
|                    | DP_OP_2704J2_125_5615 | str (area)    |                |
| DP_OP_2705J2_126_5615                 |                    |                |
|                    | DP_OP_2705J2_126_5615 | str (area)    |                |
| DP_OP_2706J2_127_5615                 |                    |                |
|                    | DP_OP_2706J2_127_5615 | str (area)    |                |
| DP_OP_2707J2_128_5615                 |                    |                |
|                    | DP_OP_2707J2_128_5615 | str (area)    |                |
| DP_OP_2708J2_129_5615                 |                    |                |
|                    | DP_OP_2708J2_129_5615 | str (area)    |                |
| DP_OP_2709J2_130_5615                 |                    |                |
|                    | DP_OP_2709J2_130_5615 | str (area)    |                |
| DP_OP_2710J2_131_5615                 |                    |                |
|                    | DP_OP_2710J2_131_5615 | str (area)    |                |
| DP_OP_2711J2_132_5615                 |                    |                |
|                    | DP_OP_2711J2_132_5615 | str (area)    |                |
| DP_OP_2712J2_133_5615                 |                    |                |
|                    | DP_OP_2712J2_133_5615 | str (area)    |                |
| DP_OP_2713J2_134_5615                 |                    |                |
|                    | DP_OP_2713J2_134_5615 | str (area)    |                |
| DP_OP_2714J2_135_5615                 |                    |                |
|                    | DP_OP_2714J2_135_5615 | str (area)    |                |
| DP_OP_2715J2_136_5615                 |                    |                |
|                    | DP_OP_2715J2_136_5615 | str (area)    |                |
| DP_OP_2716J2_137_5615                 |                    |                |
|                    | DP_OP_2716J2_137_5615 | str (area)    |                |
| DP_OP_2717J2_138_5615                 |                    |                |
|                    | DP_OP_2717J2_138_5615 | str (area)    |                |
| DP_OP_2718J2_139_5615                 |                    |                |
|                    | DP_OP_2718J2_139_5615 | str (area)    |                |
| DP_OP_2719J2_140_5615                 |                    |                |
|                    | DP_OP_2719J2_140_5615 | str (area)    |                |
| DP_OP_2720J2_141_5615                 |                    |                |
|                    | DP_OP_2720J2_141_5615 | str (area)    |                |
| DP_OP_2721J2_142_5615                 |                    |                |
|                    | DP_OP_2721J2_142_5615 | str (area)    |                |
| DP_OP_2722J2_143_5615                 |                    |                |
|                    | DP_OP_2722J2_143_5615 | str (area)    |                |
| DP_OP_2723J2_144_5615                 |                    |                |
|                    | DP_OP_2723J2_144_5615 | str (area)    |                |
| DP_OP_2724J2_145_5615                 |                    |                |
|                    | DP_OP_2724J2_145_5615 | str (area)    |                |
| DP_OP_2725J2_146_5615                 |                    |                |
|                    | DP_OP_2725J2_146_5615 | str (area)    |                |
| DP_OP_2726J2_147_5615                 |                    |                |
|                    | DP_OP_2726J2_147_5615 | str (area)    |                |
| DP_OP_2727J2_148_5615                 |                    |                |
|                    | DP_OP_2727J2_148_5615 | str (area)    |                |
| DP_OP_2728J2_149_5615                 |                    |                |
|                    | DP_OP_2728J2_149_5615 | str (area)    |                |
| DP_OP_2729J2_150_5615                 |                    |                |
|                    | DP_OP_2729J2_150_5615 | str (area)    |                |
| DP_OP_2730J2_151_5615                 |                    |                |
|                    | DP_OP_2730J2_151_5615 | str (area)    |                |
| DP_OP_2731J2_152_5615                 |                    |                |
|                    | DP_OP_2731J2_152_5615 | str (area)    |                |
| DP_OP_2732J2_153_5615                 |                    |                |
|                    | DP_OP_2732J2_153_5615 | str (area)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX10_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX10_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX10_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N128_FIX10_1
****************************************

No implementations to report
 
****************************************
Design : step_num_counter_NUM8
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=2    | gt_203 (counter.sv:203)    |
| add_x_2        | DW01_inc       | width=3    | add_221 (counter.sv:221)   |
|                |                |            | add_231 (counter.sv:231)   |
|                |                |            | add_241 (counter.sv:241)   |
|                |                |            | add_251 (counter.sv:251)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step0_0
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/module0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=10   | add_79 (module0.sv:79)     |
| sub_x_4        | DW01_sub       | width=10   | sub_80 (module0.sv:80)     |
| add_x_5        | DW01_add       | width=10   | add_81 (module0.sv:81)     |
| sub_x_6        | DW01_sub       | width=10   | sub_82 (module0.sv:82)     |
| add_x_7        | DW01_add       | width=10   | add_79_I2 (module0.sv:79)  |
| sub_x_8        | DW01_sub       | width=10   | sub_80_I2 (module0.sv:80)  |
| add_x_9        | DW01_add       | width=10   | add_81_I2 (module0.sv:81)  |
| sub_x_10       | DW01_sub       | width=10   | sub_82_I2 (module0.sv:82)  |
| add_x_11       | DW01_add       | width=10   | add_79_I3 (module0.sv:79)  |
| sub_x_12       | DW01_sub       | width=10   | sub_80_I3 (module0.sv:80)  |
| add_x_13       | DW01_add       | width=10   | add_81_I3 (module0.sv:81)  |
| sub_x_14       | DW01_sub       | width=10   | sub_82_I3 (module0.sv:82)  |
| add_x_15       | DW01_add       | width=10   | add_79_I4 (module0.sv:79)  |
| sub_x_16       | DW01_sub       | width=10   | sub_80_I4 (module0.sv:80)  |
| add_x_17       | DW01_add       | width=10   | add_81_I4 (module0.sv:81)  |
| sub_x_18       | DW01_sub       | width=10   | sub_82_I4 (module0.sv:82)  |
| add_x_19       | DW01_add       | width=10   | add_79_I5 (module0.sv:79)  |
| sub_x_20       | DW01_sub       | width=10   | sub_80_I5 (module0.sv:80)  |
| add_x_21       | DW01_add       | width=10   | add_81_I5 (module0.sv:81)  |
| sub_x_22       | DW01_sub       | width=10   | sub_82_I5 (module0.sv:82)  |
| add_x_23       | DW01_add       | width=10   | add_79_I6 (module0.sv:79)  |
| sub_x_24       | DW01_sub       | width=10   | sub_80_I6 (module0.sv:80)  |
| add_x_25       | DW01_add       | width=10   | add_81_I6 (module0.sv:81)  |
| sub_x_26       | DW01_sub       | width=10   | sub_82_I6 (module0.sv:82)  |
| add_x_27       | DW01_add       | width=10   | add_79_I7 (module0.sv:79)  |
| sub_x_28       | DW01_sub       | width=10   | sub_80_I7 (module0.sv:80)  |
| add_x_29       | DW01_add       | width=10   | add_81_I7 (module0.sv:81)  |
| sub_x_30       | DW01_sub       | width=10   | sub_82_I7 (module0.sv:82)  |
| add_x_31       | DW01_add       | width=10   | add_79_I8 (module0.sv:79)  |
| sub_x_32       | DW01_sub       | width=10   | sub_80_I8 (module0.sv:80)  |
| add_x_33       | DW01_add       | width=10   | add_81_I8 (module0.sv:81)  |
| sub_x_34       | DW01_sub       | width=10   | sub_82_I8 (module0.sv:82)  |
| add_x_35       | DW01_add       | width=10   | add_79_I9 (module0.sv:79)  |
| sub_x_36       | DW01_sub       | width=10   | sub_80_I9 (module0.sv:80)  |
| add_x_37       | DW01_add       | width=10   | add_81_I9 (module0.sv:81)  |
| sub_x_38       | DW01_sub       | width=10   | sub_82_I9 (module0.sv:82)  |
| add_x_39       | DW01_add       | width=10   | add_79_I10 (module0.sv:79) |
| sub_x_40       | DW01_sub       | width=10   | sub_80_I10 (module0.sv:80) |
| add_x_41       | DW01_add       | width=10   | add_81_I10 (module0.sv:81) |
| sub_x_42       | DW01_sub       | width=10   | sub_82_I10 (module0.sv:82) |
| add_x_43       | DW01_add       | width=10   | add_79_I11 (module0.sv:79) |
| sub_x_44       | DW01_sub       | width=10   | sub_80_I11 (module0.sv:80) |
| add_x_45       | DW01_add       | width=10   | add_81_I11 (module0.sv:81) |
| sub_x_46       | DW01_sub       | width=10   | sub_82_I11 (module0.sv:82) |
| add_x_47       | DW01_add       | width=10   | add_79_I12 (module0.sv:79) |
| sub_x_48       | DW01_sub       | width=10   | sub_80_I12 (module0.sv:80) |
| add_x_49       | DW01_add       | width=10   | add_81_I12 (module0.sv:81) |
| sub_x_50       | DW01_sub       | width=10   | sub_82_I12 (module0.sv:82) |
| add_x_51       | DW01_add       | width=10   | add_79_I13 (module0.sv:79) |
| sub_x_52       | DW01_sub       | width=10   | sub_80_I13 (module0.sv:80) |
| add_x_53       | DW01_add       | width=10   | add_81_I13 (module0.sv:81) |
| sub_x_54       | DW01_sub       | width=10   | sub_82_I13 (module0.sv:82) |
| add_x_55       | DW01_add       | width=10   | add_79_I14 (module0.sv:79) |
| sub_x_56       | DW01_sub       | width=10   | sub_80_I14 (module0.sv:80) |
| add_x_57       | DW01_add       | width=10   | add_81_I14 (module0.sv:81) |
| sub_x_58       | DW01_sub       | width=10   | sub_82_I14 (module0.sv:82) |
| add_x_59       | DW01_add       | width=10   | add_79_I15 (module0.sv:79) |
| sub_x_60       | DW01_sub       | width=10   | sub_80_I15 (module0.sv:80) |
| add_x_61       | DW01_add       | width=10   | add_81_I15 (module0.sv:81) |
| sub_x_62       | DW01_sub       | width=10   | sub_82_I15 (module0.sv:82) |
| add_x_63       | DW01_add       | width=10   | add_79_I16 (module0.sv:79) |
| sub_x_64       | DW01_sub       | width=10   | sub_80_I16 (module0.sv:80) |
| add_x_65       | DW01_add       | width=10   | add_81_I16 (module0.sv:81) |
| sub_x_66       | DW01_sub       | width=10   | sub_82_I16 (module0.sv:82) |
| add_x_67       | DW01_inc       | width=4    | add_90 (module0.sv:90)     |
| sub_x_68       | DW01_sub       | width=10   | sub_116 (module0.sv:116)   |
| sub_x_69       | DW01_sub       | width=10   | sub_116_I2 (module0.sv:116) |
| sub_x_70       | DW01_sub       | width=10   | sub_116_I3 (module0.sv:116) |
| sub_x_71       | DW01_sub       | width=10   | sub_116_I4 (module0.sv:116) |
| sub_x_72       | DW01_sub       | width=10   | sub_116_I5 (module0.sv:116) |
| sub_x_73       | DW01_sub       | width=10   | sub_116_I6 (module0.sv:116) |
| sub_x_74       | DW01_sub       | width=10   | sub_116_I7 (module0.sv:116) |
| sub_x_75       | DW01_sub       | width=10   | sub_116_I8 (module0.sv:116) |
| sub_x_76       | DW01_sub       | width=10   | sub_116_I9 (module0.sv:116) |
| sub_x_77       | DW01_sub       | width=10   | sub_116_I10 (module0.sv:116) |
| sub_x_78       | DW01_sub       | width=10   | sub_116_I11 (module0.sv:116) |
| sub_x_79       | DW01_sub       | width=10   | sub_116_I12 (module0.sv:116) |
| sub_x_80       | DW01_sub       | width=10   | sub_116_I13 (module0.sv:116) |
| sub_x_81       | DW01_sub       | width=10   | sub_116_I14 (module0.sv:116) |
| sub_x_82       | DW01_sub       | width=10   | sub_116_I15 (module0.sv:116) |
| sub_x_83       | DW01_sub       | width=10   | sub_116_I16 (module0.sv:116) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_inc         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| sub_x_75           | DW01_sub         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| sub_x_81           | DW01_sub         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : step0_num_counter_NUM16
****************************************

Resource Report for this hierarchy in file ../verilog/fft/FFT_FINAL/counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_64 (counter.sv:64)     |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX9_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_reg_N256_FIX9_1
****************************************

No implementations to report
1
 
****************************************
Report : reference
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:43:55 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
index_reorder                 39096.895412       1  39096.895412  b, h, n
index_sum                      1033.560003       1   1033.560003  b, h, n
module0_cbfp_cnt_size5_array_size16_array_num4_din_size23_dout_size11_buffer_depth64
                              20376.791562       1  20376.791562  b, h, n
module1_cbfp_cnt_size5_array_size16_array_num4_din_size25_dout_size12_buffer_depth64
                               5298.299998       1   5298.299998  b, h, n
step0_0                       10649.565384       1  10649.565384  b, h, n
step0_1                       24265.552317       1  24265.552317  b, h, n
step0_2                       43586.164027       1  43586.164027  b, h, n
step1_0                        5413.209575       1   5413.209575  b, h, n
step1_1                       12324.698268       1  12324.698268  b, h, n
step1_2                       16427.618200       1  16427.618200  b, h, n
step2_0                        2133.448796       1   2133.448796  b, h, n
step2_1                        3256.027169       1   3256.027169  b, h, n
step2_2                        3906.299996       1   3906.299996  b, h, n
-----------------------------------------------------------------------------
Total 13 references                                 187768.130707
1
 
****************************************
Report : net fanout
        -threshold 1000
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:43:55 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                  28609   dr, h        1001000.00    clk
rst                  55094   h            1001000.00    rst
M0_0/n6520            2514   dr, h        1001000.00    M0_0/U886/Z
M0_1/n1296            2890   dr, h        1001000.00    M0_1/U4097/Z
M0_2/n776             4545   dr, h        1001000.00    M0_2/U9616/Z
M1_0/n7850            3012   dr, h        1001000.00    M1_0/U1125/Z
M1_1/n1096            3300   dr, h        1001000.00    M1_1/U3066/Z
M1_2/n5850            3697   dr, h        1001000.00    M1_2/U1478/Z
M1_2/n5851            3156   dr, h        1001000.00    M1_2/U1477/Z
M1_CBFP/N34           1635   dr, h        1001000.00    M1_CBFP/U12/Z
M2_0/n8500            1602   dr, h        1001000.00    M2_0/U255/Z
M2_1/n4780            1758   dr, h        1001000.00    M2_1/U450/Z
M2_2/n5258            1801   dr, h        1001000.00    M2_2/U1212/Z
REORDER/n83938       27564   dr, h        1001000.00    REORDER/U11426/Z
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:44:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'fft_clk')
  Endpoint: M1_2/bfly12_re_reg_0__24_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                  500.00     500.00 f
  clk (in)                                                0.00 #   500.00 f
  M1_2/clk (step1_2)                                      0.00 #   500.00 f
  M1_2/clk_gate_bfly12_im_reg_0_/CLK (SNPS_CLOCK_GATE_HIGH_step1_2_0)
                                                          0.00 #   500.00 f
  M1_2/clk_gate_bfly12_im_reg_0_/latch/Z (SC7P5T_CKGPRELATNX1_CSC20L)
                                                       2381.91 #  2881.91 f
  M1_2/clk_gate_bfly12_im_reg_0_/ENCLK (SNPS_CLOCK_GATE_HIGH_step1_2_0)
                                                          0.00    2881.91 f
  M1_2/bfly12_re_reg_0__24_/CLK (SC7P5T_SDFFRQX4_S_CSC20L)
                                                          0.00    2881.91 f
  data arrival time                                               2881.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rst
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:44:04 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rst (input port)
  Endpoint: M1_2/TWF64/clk_gate_twf_r_reg_0_/latch
            (gating element for clock fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00 #     0.00 f
  M1_2/rst (step1_2)                                      0.00 #     0.00 f
  M1_2/TWF64/rst (twf64)                                  0.00 #     0.00 f
  M1_2/TWF64/U18/Z (SC7P5T_NR2IAX2_CSC20L)               12.58 #    12.58 f
  M1_2/TWF64/clk_gate_twf_r_reg_0_/EN (SNPS_CLOCK_GATE_HIGH_twf64)
                                                          0.00      12.58 f
  M1_2/TWF64/clk_gate_twf_r_reg_0_/latch/E (SC7P5T_CKGPRELATNX1_CSC20L)
                                                          0.00      12.58 f
  data arrival time                                                 12.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : valid
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid (input port)
  Endpoint: M0_0/SR_RE/shift_din_reg_0__2__5_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  valid (in)                                              0.00       0.00 r
  M0_0/valid (step0_0)                                    0.00       0.00 r
  M0_0/U457/Z (SC7P5T_INVX20_CSC20L)                     11.32      11.32 f
  M0_0/U841/Z (SC7P5T_NR2X1_MR_CSC20L)                   16.82      28.13 r
  M0_0/SR_RE/bfly_re[122] (shift_reg_N256_FIX9_1)         0.00      28.13 r
  M0_0/SR_RE/shift_din_reg_0__2__5_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      28.13 r
  data arrival time                                                 28.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[143]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[143] (in)                                        0.00       0.00 f
  M0_0/din_re[143] (step0_0)                              0.00       0.00 f
  M0_0/U2558/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2560/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U94/Z (SC7P5T_INVX1_CSC20L)                       20.10      44.90 r
  M0_0/U3774/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[142]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[142] (in)                                        0.00       0.00 f
  M0_0/din_re[142] (step0_0)                              0.00       0.00 f
  M0_0/U2535/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2536/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2538/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2539/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2556/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2557/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2561/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2927/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[141]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[141] (in)                                        0.00       0.00 f
  M0_0/din_re[141] (step0_0)                              0.00       0.00 f
  M0_0/U2540/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2542/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U93/Z (SC7P5T_INVX1_CSC20L)                       19.79      46.12 r
  M0_0/U2554/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2555/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2556/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2557/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2561/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2927/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[140]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[140] (in)                                        0.00       0.00 r
  M0_0/din_re[140] (step0_0)                              0.00       0.00 r
  M0_0/U2543/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2545/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U90/Z (SC7P5T_INVX1_CSC20L)                       18.16      42.84 f
  M0_0/U2552/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2553/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2554/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2555/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2556/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2557/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2561/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2927/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[139]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[139] (in)                                        0.00       0.00 r
  M0_0/din_re[139] (step0_0)                              0.00       0.00 r
  M0_0/U1615/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1617/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1618/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1619/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2550/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2551/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2552/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2553/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2554/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2555/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2556/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2557/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2561/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2927/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[138]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[138] (in)                                        0.00       0.00 f
  M0_0/din_re[138] (step0_0)                              0.00       0.00 f
  M0_0/U1631/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1632/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1633/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1634/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3124/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3125/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3126/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3127/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3128/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3129/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3774/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[137]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[137] (in)                                        0.00       0.00 f
  M0_0/din_re[137] (step0_0)                              0.00       0.00 f
  M0_0/U1621/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1628/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U91/Z (SC7P5T_INVX1_CSC20L)                       19.95      50.67 r
  M0_0/U2547/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2548/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2549/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2550/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2551/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2552/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2553/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2554/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2555/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2556/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2557/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2561/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2927/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[136]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[136] (in)                                        0.00       0.00 r
  M0_0/din_re[136] (step0_0)                              0.00       0.00 r
  M0_0/U1040/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1042/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1043/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1044/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1625/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1626/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1629/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1630/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1632/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1633/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1634/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3124/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3125/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3126/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3127/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3128/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3129/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3774/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[135]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[135] (in)                                        0.00       0.00 r
  M0_0/din_re[135] (step0_0)                              0.00       0.00 r
  M0_0/U1038/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U805/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2546/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2547/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2548/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2549/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2550/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2551/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2552/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2553/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2554/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2555/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2556/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2557/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2561/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2927/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[134]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[134] (in)                                        0.00       0.00 f
  M0_0/din_re[134] (step0_0)                              0.00       0.00 f
  M0_0/U2418/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2420/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U116/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3775/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[133]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[133] (in)                                        0.00       0.00 f
  M0_0/din_re[133] (step0_0)                              0.00       0.00 f
  M0_0/U2395/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2396/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2398/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2399/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2416/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2417/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2421/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2929/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[132]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[132] (in)                                        0.00       0.00 f
  M0_0/din_re[132] (step0_0)                              0.00       0.00 f
  M0_0/U2400/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2402/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U110/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2414/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2415/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2416/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2417/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2421/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2929/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[131]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[131] (in)                                        0.00       0.00 r
  M0_0/din_re[131] (step0_0)                              0.00       0.00 r
  M0_0/U2403/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2405/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U112/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2412/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2413/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2414/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2415/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2416/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2417/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2421/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2929/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[130]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[130] (in)                                        0.00       0.00 r
  M0_0/din_re[130] (step0_0)                              0.00       0.00 r
  M0_0/U1844/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1846/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1847/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1848/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2410/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2411/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2412/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2413/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2414/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2415/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2416/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2417/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2421/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2929/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[129]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[129] (in)                                        0.00       0.00 f
  M0_0/din_re[129] (step0_0)                              0.00       0.00 f
  M0_0/U1860/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1861/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1862/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1863/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3160/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3161/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3162/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3163/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3164/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3165/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3775/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[128]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[128] (in)                                        0.00       0.00 f
  M0_0/din_re[128] (step0_0)                              0.00       0.00 f
  M0_0/U1850/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1857/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U113/Z (SC7P5T_INVX1_CSC20L)                      19.95      52.08 r
  M0_0/U2407/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2408/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2409/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2410/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2411/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2412/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2413/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2414/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2415/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2416/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2417/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2421/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2929/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[127]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[127] (in)                                        0.00       0.00 r
  M0_0/din_re[127] (step0_0)                              0.00       0.00 r
  M0_0/U1024/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1026/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1027/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1028/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1854/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1855/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1858/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1859/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1861/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1862/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1863/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3160/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3161/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3162/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3163/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3164/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3165/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3775/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[126]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[126] (in)                                        0.00       0.00 r
  M0_0/din_re[126] (step0_0)                              0.00       0.00 r
  M0_0/U1022/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U804/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2406/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2407/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2408/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2409/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2410/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2411/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2412/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2413/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2414/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2415/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2416/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2417/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2421/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2929/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[125]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[125] (in)                                        0.00       0.00 f
  M0_0/din_re[125] (step0_0)                              0.00       0.00 f
  M0_0/U2642/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2644/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U188/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3778/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[124]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[124] (in)                                        0.00       0.00 f
  M0_0/din_re[124] (step0_0)                              0.00       0.00 f
  M0_0/U2619/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2620/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2622/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2623/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2640/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2641/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2645/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2924/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[123]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[123] (in)                                        0.00       0.00 f
  M0_0/din_re[123] (step0_0)                              0.00       0.00 f
  M0_0/U2624/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2626/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U189/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2638/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2639/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2640/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2641/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2645/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2924/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[122]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[122] (in)                                        0.00       0.00 r
  M0_0/din_re[122] (step0_0)                              0.00       0.00 r
  M0_0/U2627/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2629/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U185/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2636/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2637/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2638/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2639/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2640/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2641/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2645/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2924/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[121]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[121] (in)                                        0.00       0.00 r
  M0_0/din_re[121] (step0_0)                              0.00       0.00 r
  M0_0/U2011/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U2013/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U2014/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U2015/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2634/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2635/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2636/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2637/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2638/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2639/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2640/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2641/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2645/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2924/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[120]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[120] (in)                                        0.00       0.00 f
  M0_0/din_re[120] (step0_0)                              0.00       0.00 f
  M0_0/U2026/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U2027/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U2028/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U2029/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U2953/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U2954/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U2955/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U2956/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U2957/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U2958/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3778/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[119]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[119] (in)                                        0.00       0.00 f
  M0_0/din_re[119] (step0_0)                              0.00       0.00 f
  M0_0/U2017/Z (SC7P5T_INVX2_CSC20L)                      8.03       8.03 r
  M0_0/U2023/Z (SC7P5T_OAI22X1_CSC20L)                   22.57      30.60 f
  M0_0/U75/Z (SC7P5T_INVX1_CSC20L)                       19.95      50.55 r
  M0_0/U2631/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.21 f
  M0_0/U2632/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      75.99 r
  M0_0/U2633/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.74 f
  M0_0/U2634/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.70 r
  M0_0/U2635/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.79 f
  M0_0/U2636/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.25 r
  M0_0/U2637/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.15 f
  M0_0/U2638/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.61 r
  M0_0/U2639/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.52 f
  M0_0/U2640/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     197.98 r
  M0_0/U2641/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.39 f
  M0_0/U2645/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.70 r
  M0_0/U2924/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.76 f
  M0_0/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.76 f
  data arrival time                                                233.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[118]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[118] (in)                                        0.00       0.00 r
  M0_0/din_re[118] (step0_0)                              0.00       0.00 r
  M0_0/U1144/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1146/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1147/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1148/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U2020/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U2021/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U2024/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U2025/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U2027/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U2028/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U2029/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U2953/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U2954/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U2955/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U2956/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U2957/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U2958/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3778/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[117]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[117] (in)                                        0.00       0.00 r
  M0_0/din_re[117] (step0_0)                              0.00       0.00 r
  M0_0/U1142/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U803/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2630/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2631/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2632/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2633/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2634/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2635/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2636/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2637/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2638/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2639/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2640/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2641/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2645/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2924/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[116]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[116] (in)                                        0.00       0.00 f
  M0_0/din_re[116] (step0_0)                              0.00       0.00 f
  M0_0/U2334/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2336/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U196/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3781/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[115]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[115] (in)                                        0.00       0.00 f
  M0_0/din_re[115] (step0_0)                              0.00       0.00 f
  M0_0/U2311/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2312/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2314/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2315/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2332/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2333/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2337/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2928/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[114]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[114] (in)                                        0.00       0.00 f
  M0_0/din_re[114] (step0_0)                              0.00       0.00 f
  M0_0/U2316/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2318/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U178/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2330/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2331/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2332/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2333/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2337/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2928/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[113]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[113] (in)                                        0.00       0.00 r
  M0_0/din_re[113] (step0_0)                              0.00       0.00 r
  M0_0/U2319/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2321/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U179/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2328/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2329/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2330/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2331/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2332/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2333/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2337/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2928/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[112]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[112] (in)                                        0.00       0.00 r
  M0_0/din_re[112] (step0_0)                              0.00       0.00 r
  M0_0/U1990/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1992/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1993/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1994/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2326/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2327/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2328/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2329/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2330/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2331/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2332/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2333/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2337/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2928/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[111]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[111] (in)                                        0.00       0.00 f
  M0_0/din_re[111] (step0_0)                              0.00       0.00 f
  M0_0/U2006/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U2007/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U2008/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U2009/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U2962/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U2963/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U2964/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U2965/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U2966/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U2967/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3781/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[110]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[110] (in)                                        0.00       0.00 f
  M0_0/din_re[110] (step0_0)                              0.00       0.00 f
  M0_0/U1996/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U2003/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U180/Z (SC7P5T_INVX1_CSC20L)                      19.95      52.08 r
  M0_0/U2323/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2324/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2325/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2326/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2327/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2328/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2329/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2330/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2331/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2332/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2333/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2337/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2928/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[109]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[109] (in)                                        0.00       0.00 r
  M0_0/din_re[109] (step0_0)                              0.00       0.00 r
  M0_0/U1136/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1138/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1139/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1140/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U2000/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U2001/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U2004/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U2005/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U2007/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U2008/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U2009/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U2962/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U2963/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U2964/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U2965/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U2966/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U2967/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3781/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[108]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[108] (in)                                        0.00       0.00 r
  M0_0/din_re[108] (step0_0)                              0.00       0.00 r
  M0_0/U1134/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U802/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2322/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2323/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2324/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2325/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2326/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2327/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2328/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2329/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2330/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2331/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2332/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2333/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2337/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2928/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[107]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[107] (in)                                        0.00       0.00 f
  M0_0/din_re[107] (step0_0)                              0.00       0.00 f
  M0_0/U2166/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2168/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U132/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3786/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_re_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[106]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[106] (in)                                        0.00       0.00 f
  M0_0/din_re[106] (step0_0)                              0.00       0.00 f
  M0_0/U2143/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2144/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2146/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2147/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2164/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2165/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2169/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2926/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[105]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[105] (in)                                        0.00       0.00 f
  M0_0/din_re[105] (step0_0)                              0.00       0.00 f
  M0_0/U2148/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2150/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U134/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2162/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2163/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2164/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2165/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2169/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2926/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[104]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[104] (in)                                        0.00       0.00 r
  M0_0/din_re[104] (step0_0)                              0.00       0.00 r
  M0_0/U2151/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2153/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U137/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2160/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2161/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2162/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2163/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2164/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2165/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2169/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2926/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[103]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[103] (in)                                        0.00       0.00 r
  M0_0/din_re[103] (step0_0)                              0.00       0.00 r
  M0_0/U1782/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1784/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1785/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1786/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2158/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2159/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2160/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2161/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2162/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2163/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2164/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2165/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2169/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2926/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[102]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[102] (in)                                        0.00       0.00 f
  M0_0/din_re[102] (step0_0)                              0.00       0.00 f
  M0_0/U1798/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1799/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1800/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1801/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3034/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3035/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3036/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3037/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3038/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3039/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3786/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[101]
              (input port)
  Endpoint: M0_0/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[101] (in)                                        0.00       0.00 f
  M0_0/din_re[101] (step0_0)                              0.00       0.00 f
  M0_0/U1788/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1795/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U190/Z (SC7P5T_INVX1_CSC20L)                      19.95      52.08 r
  M0_0/U2155/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2156/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2157/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2158/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2159/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2160/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2161/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2162/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2163/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2164/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2165/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2169/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2926/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[100]
              (input port)
  Endpoint: M0_0/sub_step00_re_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[100] (in)                                        0.00       0.00 r
  M0_0/din_re[100] (step0_0)                              0.00       0.00 r
  M0_0/U1088/Z (SC7P5T_INVX2_CSC20L)                      3.69       3.69 f
  M0_0/U1090/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.13      12.82 r
  M0_0/U1091/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      30.83 f
  M0_0/U1092/Z (SC7P5T_INVX2_CSC20L)                     13.48      44.31 r
  M0_0/U1792/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1793/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1796/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1797/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1799/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1800/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1801/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3034/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3035/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3036/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3037/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3038/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3039/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3786/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_re_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[99] (input port)
  Endpoint: M0_0/add_step00_re_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[99] (in)                                         0.00       0.00 r
  M0_0/din_re[99] (step0_0)                               0.00       0.00 r
  M0_0/U1086/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U801/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2154/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2155/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2156/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2157/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2158/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2159/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2160/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2161/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2162/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2163/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2164/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2165/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2169/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2926/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[98] (input port)
  Endpoint: M0_0/sub_step00_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[98] (in)                                         0.00       0.00 f
  M0_0/din_re[98] (step0_0)                               0.00       0.00 f
  M0_0/U2054/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2056/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U166/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3783/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[97] (input port)
  Endpoint: M0_0/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[97] (in)                                         0.00       0.00 f
  M0_0/din_re[97] (step0_0)                               0.00       0.00 f
  M0_0/U2031/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2032/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2034/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2035/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2052/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2053/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2057/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2908/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[96] (input port)
  Endpoint: M0_0/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[96] (in)                                         0.00       0.00 f
  M0_0/din_re[96] (step0_0)                               0.00       0.00 f
  M0_0/U2036/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2038/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U164/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2050/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2051/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2052/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2053/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2057/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2908/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[95] (input port)
  Endpoint: M0_0/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[95] (in)                                         0.00       0.00 r
  M0_0/din_re[95] (step0_0)                               0.00       0.00 r
  M0_0/U2039/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2041/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U152/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2048/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2049/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2050/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2051/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2052/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2053/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2057/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2908/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[94] (input port)
  Endpoint: M0_0/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[94] (in)                                         0.00       0.00 r
  M0_0/din_re[94] (step0_0)                               0.00       0.00 r
  M0_0/U1719/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1721/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1722/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1723/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2046/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2047/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2048/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2049/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2050/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2051/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2052/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2053/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2057/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2908/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[93] (input port)
  Endpoint: M0_0/sub_step00_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[93] (in)                                         0.00       0.00 f
  M0_0/din_re[93] (step0_0)                               0.00       0.00 f
  M0_0/U1735/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1736/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1737/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1738/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3016/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3017/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3018/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3019/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3020/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3021/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3783/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[92] (input port)
  Endpoint: M0_0/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[92] (in)                                         0.00       0.00 f
  M0_0/din_re[92] (step0_0)                               0.00       0.00 f
  M0_0/U1725/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1732/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U129/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2043/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2044/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2045/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2046/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2047/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2048/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2049/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2050/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2051/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2052/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2053/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2057/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2908/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[91] (input port)
  Endpoint: M0_0/sub_step00_re_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[91] (in)                                         0.00       0.00 r
  M0_0/din_re[91] (step0_0)                               0.00       0.00 r
  M0_0/U1128/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1130/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1131/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1132/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1729/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1730/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1733/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1734/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1736/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1737/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1738/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3016/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3017/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3018/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3019/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3020/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3021/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3783/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[90] (input port)
  Endpoint: M0_0/add_step00_re_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[90] (in)                                         0.00       0.00 r
  M0_0/din_re[90] (step0_0)                               0.00       0.00 r
  M0_0/U1126/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U800/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2042/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2043/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2044/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2045/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2046/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2047/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2048/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2049/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2050/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2051/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2052/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2053/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2057/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2908/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[89] (input port)
  Endpoint: M0_0/sub_step00_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[89] (in)                                         0.00       0.00 f
  M0_0/din_re[89] (step0_0)                               0.00       0.00 f
  M0_0/U2194/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2196/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U181/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3792/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[88] (input port)
  Endpoint: M0_0/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[88] (in)                                         0.00       0.00 f
  M0_0/din_re[88] (step0_0)                               0.00       0.00 f
  M0_0/U2171/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2172/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2174/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2175/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2192/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2193/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2197/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[87] (input port)
  Endpoint: M0_0/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[87] (in)                                         0.00       0.00 f
  M0_0/din_re[87] (step0_0)                               0.00       0.00 f
  M0_0/U2176/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2178/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U193/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2190/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2191/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2192/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2193/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2197/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[86] (input port)
  Endpoint: M0_0/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[86] (in)                                         0.00       0.00 r
  M0_0/din_re[86] (step0_0)                               0.00       0.00 r
  M0_0/U2179/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2181/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U136/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2188/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2189/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2190/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2191/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2192/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2193/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2197/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[85] (input port)
  Endpoint: M0_0/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[85] (in)                                         0.00       0.00 r
  M0_0/din_re[85] (step0_0)                               0.00       0.00 r
  M0_0/U1677/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1679/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1680/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1681/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2186/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2187/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2188/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2189/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2190/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2191/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2192/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2193/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2197/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[84] (input port)
  Endpoint: M0_0/sub_step00_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[84] (in)                                         0.00       0.00 f
  M0_0/din_re[84] (step0_0)                               0.00       0.00 f
  M0_0/U1693/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1694/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1695/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1696/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3169/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3170/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3171/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3172/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3173/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3174/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3792/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[83] (input port)
  Endpoint: M0_0/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[83] (in)                                         0.00       0.00 f
  M0_0/din_re[83] (step0_0)                               0.00       0.00 f
  M0_0/U1683/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1690/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U128/Z (SC7P5T_INVX1_CSC20L)                      19.95      52.08 r
  M0_0/U2183/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2184/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2185/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2186/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2187/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2188/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2189/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2190/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2191/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2192/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2193/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2197/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[82] (input port)
  Endpoint: M0_0/sub_step00_re_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[82] (in)                                         0.00       0.00 r
  M0_0/din_re[82] (step0_0)                               0.00       0.00 r
  M0_0/U1120/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1122/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1123/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1124/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1687/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1688/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1691/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1692/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1694/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1695/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1696/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3169/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3170/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3171/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3172/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3173/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3174/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3792/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[81] (input port)
  Endpoint: M0_0/add_step00_re_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[81] (in)                                         0.00       0.00 r
  M0_0/din_re[81] (step0_0)                               0.00       0.00 r
  M0_0/U1118/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U799/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2182/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2183/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2184/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2185/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2186/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2187/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2188/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2189/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2190/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2191/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2192/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2193/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2197/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2916/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[80] (input port)
  Endpoint: M0_0/sub_step00_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[80] (in)                                         0.00       0.00 f
  M0_0/din_re[80] (step0_0)                               0.00       0.00 f
  M0_0/U2586/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2588/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U100/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3776/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[79] (input port)
  Endpoint: M0_0/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[79] (in)                                         0.00       0.00 f
  M0_0/din_re[79] (step0_0)                               0.00       0.00 f
  M0_0/U2563/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2564/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2566/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2567/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2584/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2585/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2589/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2902/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[78] (input port)
  Endpoint: M0_0/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[78] (in)                                         0.00       0.00 f
  M0_0/din_re[78] (step0_0)                               0.00       0.00 f
  M0_0/U2568/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2570/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U102/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2582/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2583/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2584/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2585/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2589/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2902/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[77] (input port)
  Endpoint: M0_0/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[77] (in)                                         0.00       0.00 r
  M0_0/din_re[77] (step0_0)                               0.00       0.00 r
  M0_0/U2571/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2573/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U103/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2580/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2581/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2582/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2583/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2584/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2585/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2589/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2902/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[76] (input port)
  Endpoint: M0_0/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[76] (in)                                         0.00       0.00 r
  M0_0/din_re[76] (step0_0)                               0.00       0.00 r
  M0_0/U1573/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1575/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1576/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1577/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2578/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2579/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2580/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2581/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2582/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2583/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2584/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2585/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2589/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2902/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[75] (input port)
  Endpoint: M0_0/sub_step00_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[75] (in)                                         0.00       0.00 f
  M0_0/din_re[75] (step0_0)                               0.00       0.00 f
  M0_0/U1589/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1590/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1591/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1592/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U2980/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U2981/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U2982/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U2983/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U2984/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U2985/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3776/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[74] (input port)
  Endpoint: M0_0/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[74] (in)                                         0.00       0.00 f
  M0_0/din_re[74] (step0_0)                               0.00       0.00 f
  M0_0/U1579/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1586/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U83/Z (SC7P5T_INVX1_CSC20L)                       19.95      52.08 r
  M0_0/U2575/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2576/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2577/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2578/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2579/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2580/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2581/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2582/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2583/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2584/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2585/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2589/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2902/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[73] (input port)
  Endpoint: M0_0/sub_step00_re_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[73] (in)                                         0.00       0.00 r
  M0_0/din_re[73] (step0_0)                               0.00       0.00 r
  M0_0/U1112/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1114/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1115/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1116/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1583/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1584/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1587/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1588/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1590/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1591/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1592/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U2980/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U2981/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U2982/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U2983/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U2984/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U2985/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3776/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[72] (input port)
  Endpoint: M0_0/add_step00_re_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[72] (in)                                         0.00       0.00 r
  M0_0/din_re[72] (step0_0)                               0.00       0.00 r
  M0_0/U1110/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U798/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2574/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2575/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2576/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2577/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2578/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2579/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2580/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2581/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2582/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2583/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2584/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2585/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2589/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2902/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[71] (input port)
  Endpoint: M0_0/sub_step00_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[71] (in)                                         0.00       0.00 f
  M0_0/din_re[71] (step0_0)                               0.00       0.00 f
  M0_0/U2250/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2252/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U183/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3777/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[70] (input port)
  Endpoint: M0_0/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[70] (in)                                         0.00       0.00 f
  M0_0/din_re[70] (step0_0)                               0.00       0.00 f
  M0_0/U2227/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2228/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2230/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2231/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2248/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2249/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2253/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2900/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[69] (input port)
  Endpoint: M0_0/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[69] (in)                                         0.00       0.00 f
  M0_0/din_re[69] (step0_0)                               0.00       0.00 f
  M0_0/U2232/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2234/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U87/Z (SC7P5T_INVX1_CSC20L)                       19.79      46.12 r
  M0_0/U2246/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2247/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2248/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2249/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2253/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2900/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[68] (input port)
  Endpoint: M0_0/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[68] (in)                                         0.00       0.00 r
  M0_0/din_re[68] (step0_0)                               0.00       0.00 r
  M0_0/U2235/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2237/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U79/Z (SC7P5T_INVX1_CSC20L)                       18.16      42.84 f
  M0_0/U2244/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2245/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2246/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2247/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2248/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2249/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2253/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2900/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[67] (input port)
  Endpoint: M0_0/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[67] (in)                                         0.00       0.00 r
  M0_0/din_re[67] (step0_0)                               0.00       0.00 r
  M0_0/U1428/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1430/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1431/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1432/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2242/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2243/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2244/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2245/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2246/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2247/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2248/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2249/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2253/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2900/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[66] (input port)
  Endpoint: M0_0/sub_step00_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[66] (in)                                         0.00       0.00 f
  M0_0/din_re[66] (step0_0)                               0.00       0.00 f
  M0_0/U1444/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1445/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1446/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1447/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3043/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3044/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3045/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3046/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3047/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3048/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3777/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[65] (input port)
  Endpoint: M0_0/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[65] (in)                                         0.00       0.00 f
  M0_0/din_re[65] (step0_0)                               0.00       0.00 f
  M0_0/U1434/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1441/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U106/Z (SC7P5T_INVX1_CSC20L)                      19.95      52.08 r
  M0_0/U2239/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2240/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2241/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2242/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2243/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2244/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2245/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2246/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2247/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2248/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2249/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2253/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2900/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[64] (input port)
  Endpoint: M0_0/sub_step00_re_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[64] (in)                                         0.00       0.00 r
  M0_0/din_re[64] (step0_0)                               0.00       0.00 r
  M0_0/U1104/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1106/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1107/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1108/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1438/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1439/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1442/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1443/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1445/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1446/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1447/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3043/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3044/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3045/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3046/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3047/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3048/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3777/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[63] (input port)
  Endpoint: M0_0/add_step00_re_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[63] (in)                                         0.00       0.00 r
  M0_0/din_re[63] (step0_0)                               0.00       0.00 r
  M0_0/U1102/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U797/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2238/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2239/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2240/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2241/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2242/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2243/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2244/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2245/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2246/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2247/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2248/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2249/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2253/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2900/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[62] (input port)
  Endpoint: M0_0/sub_step00_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[62] (in)                                         0.00       0.00 f
  M0_0/din_re[62] (step0_0)                               0.00       0.00 f
  M0_0/U2838/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2840/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U159/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3779/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_re_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[61] (input port)
  Endpoint: M0_0/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[61] (in)                                         0.00       0.00 f
  M0_0/din_re[61] (step0_0)                               0.00       0.00 f
  M0_0/U2815/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2816/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2818/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2819/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2836/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2837/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2841/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2903/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[60] (input port)
  Endpoint: M0_0/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[60] (in)                                         0.00       0.00 f
  M0_0/din_re[60] (step0_0)                               0.00       0.00 f
  M0_0/U2820/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2822/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U163/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2834/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2835/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2836/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2837/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2841/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2903/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[59] (input port)
  Endpoint: M0_0/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[59] (in)                                         0.00       0.00 r
  M0_0/din_re[59] (step0_0)                               0.00       0.00 r
  M0_0/U2823/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2825/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U158/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2832/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2833/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2834/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2835/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2836/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2837/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2841/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2903/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[58] (input port)
  Endpoint: M0_0/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[58] (in)                                         0.00       0.00 r
  M0_0/din_re[58] (step0_0)                               0.00       0.00 r
  M0_0/U1532/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1534/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1535/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1536/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2830/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2831/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2832/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2833/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2834/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2835/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2836/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2837/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2841/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2903/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[57] (input port)
  Endpoint: M0_0/sub_step00_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[57] (in)                                         0.00       0.00 f
  M0_0/din_re[57] (step0_0)                               0.00       0.00 f
  M0_0/U1547/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1548/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1549/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1550/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3178/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3179/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3180/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3181/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3182/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3183/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3779/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[56] (input port)
  Endpoint: M0_0/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[56] (in)                                         0.00       0.00 f
  M0_0/din_re[56] (step0_0)                               0.00       0.00 f
  M0_0/U1538/Z (SC7P5T_INVX2_CSC20L)                      8.03       8.03 r
  M0_0/U1544/Z (SC7P5T_OAI22X1_CSC20L)                   22.57      30.60 f
  M0_0/U174/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.55 r
  M0_0/U2827/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.21 f
  M0_0/U2828/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      75.99 r
  M0_0/U2829/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.74 f
  M0_0/U2830/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.70 r
  M0_0/U2831/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.79 f
  M0_0/U2832/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.25 r
  M0_0/U2833/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.15 f
  M0_0/U2834/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.61 r
  M0_0/U2835/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.52 f
  M0_0/U2836/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     197.98 r
  M0_0/U2837/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.39 f
  M0_0/U2841/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.70 r
  M0_0/U2903/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.76 f
  M0_0/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.76 f
  data arrival time                                                233.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[55] (input port)
  Endpoint: M0_0/sub_step00_re_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[55] (in)                                         0.00       0.00 r
  M0_0/din_re[55] (step0_0)                               0.00       0.00 r
  M0_0/U1096/Z (SC7P5T_INVX2_CSC20L)                      3.69       3.69 f
  M0_0/U1098/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.13      12.82 r
  M0_0/U1099/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      30.83 f
  M0_0/U1100/Z (SC7P5T_INVX2_CSC20L)                     13.48      44.31 r
  M0_0/U1541/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1542/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1545/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1546/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1548/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1549/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1550/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3178/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3179/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3180/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3181/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3182/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3183/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3779/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_re_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[54] (input port)
  Endpoint: M0_0/add_step00_re_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[54] (in)                                         0.00       0.00 r
  M0_0/din_re[54] (step0_0)                               0.00       0.00 r
  M0_0/U1094/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U796/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2826/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2827/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2828/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2829/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2830/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2831/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2832/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2833/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2834/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2835/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2836/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2837/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2841/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2903/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[53] (input port)
  Endpoint: M0_0/sub_step00_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[53] (in)                                         0.00       0.00 f
  M0_0/din_re[53] (step0_0)                               0.00       0.00 f
  M0_0/U2810/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2812/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U146/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3770/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[52] (input port)
  Endpoint: M0_0/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[52] (in)                                         0.00       0.00 f
  M0_0/din_re[52] (step0_0)                               0.00       0.00 f
  M0_0/U2787/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2788/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2790/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2791/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2808/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2809/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2813/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2912/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[51] (input port)
  Endpoint: M0_0/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[51] (in)                                         0.00       0.00 f
  M0_0/din_re[51] (step0_0)                               0.00       0.00 f
  M0_0/U2792/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2794/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U142/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2806/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2807/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2808/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2809/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2813/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2912/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[50] (input port)
  Endpoint: M0_0/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[50] (in)                                         0.00       0.00 r
  M0_0/din_re[50] (step0_0)                               0.00       0.00 r
  M0_0/U2795/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2797/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U145/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2804/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2805/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2806/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2807/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2808/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2809/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2813/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2912/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[49] (input port)
  Endpoint: M0_0/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[49] (in)                                         0.00       0.00 r
  M0_0/din_re[49] (step0_0)                               0.00       0.00 r
  M0_0/U1490/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1492/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1493/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1494/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2802/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2803/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2804/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2805/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2806/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2807/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2808/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2809/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2813/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2912/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[48] (input port)
  Endpoint: M0_0/sub_step00_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[48] (in)                                         0.00       0.00 f
  M0_0/din_re[48] (step0_0)                               0.00       0.00 f
  M0_0/U1506/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1507/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1508/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1509/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3025/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3026/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3027/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3028/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3029/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3030/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3770/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[47] (input port)
  Endpoint: M0_0/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[47] (in)                                         0.00       0.00 f
  M0_0/din_re[47] (step0_0)                               0.00       0.00 f
  M0_0/U1496/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1503/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U131/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2799/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2800/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2801/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2802/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2803/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2804/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2805/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2806/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2807/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2808/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2809/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2813/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2912/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[46] (input port)
  Endpoint: M0_0/sub_step00_re_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[46] (in)                                         0.00       0.00 r
  M0_0/din_re[46] (step0_0)                               0.00       0.00 r
  M0_0/U1080/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1082/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1083/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1084/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1500/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1501/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1504/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1505/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1507/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1508/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1509/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3025/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3026/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3027/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3028/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3029/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3030/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3770/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[45] (input port)
  Endpoint: M0_0/add_step00_re_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[45] (in)                                         0.00       0.00 r
  M0_0/din_re[45] (step0_0)                               0.00       0.00 r
  M0_0/U1078/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U795/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2798/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2799/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2800/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2801/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2802/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2803/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2804/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2805/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2806/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2807/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2808/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2809/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2813/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2912/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[44] (input port)
  Endpoint: M0_0/sub_step00_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[44] (in)                                         0.00       0.00 f
  M0_0/din_re[44] (step0_0)                               0.00       0.00 f
  M0_0/U2726/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2728/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U175/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3771/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[43] (input port)
  Endpoint: M0_0/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[43] (in)                                         0.00       0.00 f
  M0_0/din_re[43] (step0_0)                               0.00       0.00 f
  M0_0/U2703/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2704/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2706/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2707/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2724/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2725/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2729/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[42] (input port)
  Endpoint: M0_0/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[42] (in)                                         0.00       0.00 f
  M0_0/din_re[42] (step0_0)                               0.00       0.00 f
  M0_0/U2708/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2710/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U177/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2722/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2723/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2724/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2725/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2729/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[41] (input port)
  Endpoint: M0_0/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[41] (in)                                         0.00       0.00 r
  M0_0/din_re[41] (step0_0)                               0.00       0.00 r
  M0_0/U2711/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2713/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U198/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2720/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2721/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2722/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2723/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2724/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2725/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2729/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[40] (input port)
  Endpoint: M0_0/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[40] (in)                                         0.00       0.00 r
  M0_0/din_re[40] (step0_0)                               0.00       0.00 r
  M0_0/U1594/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1596/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1597/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1598/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2718/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2719/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2720/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2721/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2722/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2723/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2724/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2725/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2729/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[39] (input port)
  Endpoint: M0_0/sub_step00_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[39] (in)                                         0.00       0.00 f
  M0_0/din_re[39] (step0_0)                               0.00       0.00 f
  M0_0/U1610/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1611/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1612/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1613/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U2989/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U2990/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U2991/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U2992/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U2993/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U2994/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3771/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[38] (input port)
  Endpoint: M0_0/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[38] (in)                                         0.00       0.00 f
  M0_0/din_re[38] (step0_0)                               0.00       0.00 f
  M0_0/U1600/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1607/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U192/Z (SC7P5T_INVX1_CSC20L)                      19.95      52.08 r
  M0_0/U2715/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2716/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2717/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2718/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2719/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2720/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2721/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2722/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2723/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2724/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2725/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2729/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[37] (input port)
  Endpoint: M0_0/sub_step00_re_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[37] (in)                                         0.00       0.00 r
  M0_0/din_re[37] (step0_0)                               0.00       0.00 r
  M0_0/U1072/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1074/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1075/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1076/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1604/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1605/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1608/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1609/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1611/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1612/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1613/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U2989/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U2990/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U2991/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U2992/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U2993/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U2994/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3771/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[36] (input port)
  Endpoint: M0_0/add_step00_re_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[36] (in)                                         0.00       0.00 r
  M0_0/din_re[36] (step0_0)                               0.00       0.00 r
  M0_0/U1070/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U794/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2714/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2715/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2716/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2717/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2718/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2719/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2720/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2721/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2722/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2723/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2724/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2725/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2729/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2907/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[35] (input port)
  Endpoint: M0_0/sub_step00_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[35] (in)                                         0.00       0.00 f
  M0_0/din_re[35] (step0_0)                               0.00       0.00 f
  M0_0/U2390/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2392/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U80/Z (SC7P5T_INVX1_CSC20L)                       20.10      44.90 r
  M0_0/U3772/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[34] (input port)
  Endpoint: M0_0/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[34] (in)                                         0.00       0.00 f
  M0_0/din_re[34] (step0_0)                               0.00       0.00 f
  M0_0/U2367/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2368/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2370/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2371/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2388/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2389/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2393/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2909/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[33] (input port)
  Endpoint: M0_0/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[33] (in)                                         0.00       0.00 f
  M0_0/din_re[33] (step0_0)                               0.00       0.00 f
  M0_0/U2372/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2374/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U84/Z (SC7P5T_INVX1_CSC20L)                       19.79      44.71 r
  M0_0/U2386/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2387/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2388/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2389/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2393/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2909/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[32] (input port)
  Endpoint: M0_0/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[32] (in)                                         0.00       0.00 r
  M0_0/din_re[32] (step0_0)                               0.00       0.00 r
  M0_0/U2375/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2377/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U86/Z (SC7P5T_INVX1_CSC20L)                       18.16      41.71 f
  M0_0/U2384/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2385/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2386/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2387/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2388/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2389/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2393/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2909/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[31] (input port)
  Endpoint: M0_0/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[31] (in)                                         0.00       0.00 r
  M0_0/din_re[31] (step0_0)                               0.00       0.00 r
  M0_0/U1907/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1909/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1910/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1911/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2382/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2383/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2384/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2385/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2386/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2387/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2388/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2389/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2393/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2909/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[30] (input port)
  Endpoint: M0_0/sub_step00_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[30] (in)                                         0.00       0.00 f
  M0_0/din_re[30] (step0_0)                               0.00       0.00 f
  M0_0/U1923/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1924/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1925/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1926/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3115/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3116/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3117/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3118/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3119/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3120/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3772/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[29] (input port)
  Endpoint: M0_0/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[29] (in)                                         0.00       0.00 f
  M0_0/din_re[29] (step0_0)                               0.00       0.00 f
  M0_0/U1913/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1920/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U73/Z (SC7P5T_INVX1_CSC20L)                       19.95      52.08 r
  M0_0/U2379/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2380/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2381/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2382/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2383/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2384/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2385/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2386/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2387/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2388/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2389/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2393/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2909/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[28] (input port)
  Endpoint: M0_0/sub_step00_re_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[28] (in)                                         0.00       0.00 r
  M0_0/din_re[28] (step0_0)                               0.00       0.00 r
  M0_0/U1064/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1066/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1067/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1068/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1917/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1918/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1921/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1922/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1924/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1925/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1926/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3115/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3116/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3117/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3118/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3119/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3120/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3772/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[27] (input port)
  Endpoint: M0_0/add_step00_re_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[27] (in)                                         0.00       0.00 r
  M0_0/din_re[27] (step0_0)                               0.00       0.00 r
  M0_0/U1062/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U793/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2378/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2379/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2380/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2381/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2382/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2383/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2384/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2385/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2386/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2387/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2388/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2389/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2393/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2909/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[26] (input port)
  Endpoint: M0_0/sub_step00_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[26] (in)                                         0.00       0.00 f
  M0_0/din_re[26] (step0_0)                               0.00       0.00 f
  M0_0/U2082/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2084/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U99/Z (SC7P5T_INVX1_CSC20L)                       20.10      44.90 r
  M0_0/U3773/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[25] (input port)
  Endpoint: M0_0/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[25] (in)                                         0.00       0.00 f
  M0_0/din_re[25] (step0_0)                               0.00       0.00 f
  M0_0/U2059/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2060/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2062/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2063/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2080/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2081/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2085/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2922/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[24] (input port)
  Endpoint: M0_0/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[24] (in)                                         0.00       0.00 f
  M0_0/din_re[24] (step0_0)                               0.00       0.00 f
  M0_0/U2064/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2066/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U101/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2078/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2079/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2080/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2081/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2085/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2922/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[23] (input port)
  Endpoint: M0_0/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[23] (in)                                         0.00       0.00 r
  M0_0/din_re[23] (step0_0)                               0.00       0.00 r
  M0_0/U2067/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2069/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U104/Z (SC7P5T_INVX1_CSC20L)                      18.16      42.84 f
  M0_0/U2076/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2077/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2078/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2079/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2080/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2081/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2085/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2922/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[22] (input port)
  Endpoint: M0_0/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[22] (in)                                         0.00       0.00 r
  M0_0/din_re[22] (step0_0)                               0.00       0.00 r
  M0_0/U1969/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1971/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1972/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1973/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2074/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2075/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2076/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2077/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2078/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2079/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2080/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2081/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2085/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2922/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[21] (input port)
  Endpoint: M0_0/sub_step00_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[21] (in)                                         0.00       0.00 f
  M0_0/din_re[21] (step0_0)                               0.00       0.00 f
  M0_0/U1985/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1986/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1987/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1988/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3097/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3098/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3099/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3100/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3101/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3102/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3773/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[20] (input port)
  Endpoint: M0_0/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[20] (in)                                         0.00       0.00 f
  M0_0/din_re[20] (step0_0)                               0.00       0.00 f
  M0_0/U1975/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1982/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U71/Z (SC7P5T_INVX1_CSC20L)                       19.95      52.08 r
  M0_0/U2071/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2072/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2073/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2074/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2075/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2076/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2077/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2078/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2079/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2080/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2081/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2085/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2922/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[19] (input port)
  Endpoint: M0_0/sub_step00_re_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[19] (in)                                         0.00       0.00 r
  M0_0/din_re[19] (step0_0)                               0.00       0.00 r
  M0_0/U1056/Z (SC7P5T_INVX2_CSC20L)                      4.42       4.42 f
  M0_0/U1058/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.62      14.04 r
  M0_0/U1059/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      32.05 f
  M0_0/U1060/Z (SC7P5T_INVX2_CSC20L)                     13.48      45.53 r
  M0_0/U1979/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      54.63 f
  M0_0/U1980/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      67.94 r
  M0_0/U1983/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      78.05 f
  M0_0/U1984/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      93.13 r
  M0_0/U1986/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     102.87 f
  M0_0/U1987/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     116.76 r
  M0_0/U1988/Z (SC7P5T_INVX2_CSC20L)                      7.93     124.69 f
  M0_0/U3097/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     146.06 f
  M0_0/U3098/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     159.13 r
  M0_0/U3099/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     169.75 f
  M0_0/U3100/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     181.87 r
  M0_0/U3101/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     192.49 f
  M0_0/U3102/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     213.11 r
  M0_0/U3773/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     243.32 r
  M0_0/sub_step00_re_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     243.32 r
  data arrival time                                                243.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[18] (input port)
  Endpoint: M0_0/add_step00_re_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[18] (in)                                         0.00       0.00 r
  M0_0/din_re[18] (step0_0)                               0.00       0.00 r
  M0_0/U1054/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U792/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2070/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2071/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2072/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2073/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2074/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2075/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2076/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2077/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2078/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2079/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2080/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2081/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2085/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2922/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[17] (input port)
  Endpoint: M0_0/sub_step00_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[17] (in)                                         0.00       0.00 f
  M0_0/din_re[17] (step0_0)                               0.00       0.00 f
  M0_0/U2530/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2532/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U92/Z (SC7P5T_INVX1_CSC20L)                       20.10      43.50 r
  M0_0/U3780/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_re_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[16] (input port)
  Endpoint: M0_0/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[16] (in)                                         0.00       0.00 f
  M0_0/din_re[16] (step0_0)                               0.00       0.00 f
  M0_0/U2507/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2508/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2510/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2511/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2528/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2529/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2533/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2921/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[15] (input port)
  Endpoint: M0_0/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[15] (in)                                         0.00       0.00 f
  M0_0/din_re[15] (step0_0)                               0.00       0.00 f
  M0_0/U2512/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2514/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U89/Z (SC7P5T_INVX1_CSC20L)                       19.79      46.12 r
  M0_0/U2526/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2527/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2528/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2529/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2533/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2921/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[14] (input port)
  Endpoint: M0_0/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[14] (in)                                         0.00       0.00 r
  M0_0/din_re[14] (step0_0)                               0.00       0.00 r
  M0_0/U2515/Z (SC7P5T_INVX2_CSC20L)                      4.39       4.39 f
  M0_0/U2517/Z (SC7P5T_OAI22X1_CSC20L)                   20.29      24.68 r
  M0_0/U98/Z (SC7P5T_INVX1_CSC20L)                       18.16      42.84 f
  M0_0/U2524/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      56.90 r
  M0_0/U2525/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      67.81 f
  M0_0/U2526/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      83.27 r
  M0_0/U2527/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      94.17 f
  M0_0/U2528/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     109.63 r
  M0_0/U2529/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     120.05 f
  M0_0/U2533/Z (SC7P5T_INVX2_CSC20L)                      9.31     129.36 r
  M0_0/U2921/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     145.41 f
  M0_0/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     145.41 f
  data arrival time                                                145.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[13] (input port)
  Endpoint: M0_0/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[13] (in)                                         0.00       0.00 r
  M0_0/din_re[13] (step0_0)                               0.00       0.00 r
  M0_0/U1948/Z (SC7P5T_INVX2_CSC20L)                      5.39       5.39 f
  M0_0/U1950/Z (SC7P5T_OR2X2_A_CSC20L)                   23.69      29.08 f
  M0_0/U1951/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      42.06 r
  M0_0/U1952/Z (SC7P5T_INVX2_CSC20L)                     10.19      52.25 f
  M0_0/U2522/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      64.10 r
  M0_0/U2523/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      75.18 f
  M0_0/U2524/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      90.64 r
  M0_0/U2525/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     101.54 f
  M0_0/U2526/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     117.00 r
  M0_0/U2527/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     127.91 f
  M0_0/U2528/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.37 r
  M0_0/U2529/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     153.78 f
  M0_0/U2533/Z (SC7P5T_INVX2_CSC20L)                      9.31     163.09 r
  M0_0/U2921/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     179.15 f
  M0_0/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     179.15 f
  data arrival time                                                179.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[12] (input port)
  Endpoint: M0_0/sub_step00_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[12] (in)                                         0.00       0.00 f
  M0_0/din_re[12] (step0_0)                               0.00       0.00 f
  M0_0/U1964/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1965/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1966/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1967/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3151/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3152/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3153/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3154/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3155/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3156/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3780/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[11] (input port)
  Endpoint: M0_0/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[11] (in)                                         0.00       0.00 f
  M0_0/din_re[11] (step0_0)                               0.00       0.00 f
  M0_0/U1954/Z (SC7P5T_INVX2_CSC20L)                      8.97       8.97 r
  M0_0/U1961/Z (SC7P5T_OAI22X1_CSC20L)                   23.16      32.13 f
  M0_0/U96/Z (SC7P5T_INVX1_CSC20L)                       19.95      52.08 r
  M0_0/U2519/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      62.74 f
  M0_0/U2520/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      77.53 r
  M0_0/U2521/CON (SC7P5T_FCGENIX1_CSC20L)                23.74     101.27 f
  M0_0/U2522/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     120.24 r
  M0_0/U2523/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     131.32 f
  M0_0/U2524/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     146.78 r
  M0_0/U2525/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     157.68 f
  M0_0/U2526/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     173.14 r
  M0_0/U2527/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     184.05 f
  M0_0/U2528/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     199.51 r
  M0_0/U2529/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     209.92 f
  M0_0/U2533/Z (SC7P5T_INVX2_CSC20L)                      9.31     219.23 r
  M0_0/U2921/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     235.29 f
  M0_0/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     235.29 f
  data arrival time                                                235.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[10] (input port)
  Endpoint: M0_0/sub_step00_re_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[10] (in)                                         0.00       0.00 r
  M0_0/din_re[10] (step0_0)                               0.00       0.00 r
  M0_0/U1048/Z (SC7P5T_INVX2_CSC20L)                      3.69       3.69 f
  M0_0/U1050/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.13      12.82 r
  M0_0/U1051/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      30.83 f
  M0_0/U1052/Z (SC7P5T_INVX2_CSC20L)                     13.48      44.31 r
  M0_0/U1958/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1959/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1962/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1963/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1965/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1966/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1967/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3151/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3152/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3153/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3154/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3155/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3156/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3780/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_re_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[9] (input port)
  Endpoint: M0_0/add_step00_re_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[9] (in)                                          0.00       0.00 r
  M0_0/din_re[9] (step0_0)                                0.00       0.00 r
  M0_0/U1046/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U791/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2518/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2519/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2520/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2521/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2522/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2523/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2524/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2525/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2526/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2527/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2528/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2529/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2533/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2921/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[8] (input port)
  Endpoint: M0_0/sub_step00_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[8] (in)                                          0.00       0.00 f
  M0_0/din_re[8] (step0_0)                                0.00       0.00 f
  M0_0/U2782/Z (SC7P5T_INVX2_CSC20L)                      6.34       6.34 r
  M0_0/U2784/Z (SC7P5T_OAI22X1_CSC20L)                   18.46      24.80 f
  M0_0/U195/Z (SC7P5T_INVX1_CSC20L)                      20.10      44.90 r
  M0_0/U3789/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      73.54 r
  M0_0/sub_step00_re_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      73.54 r
  data arrival time                                                 73.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[7] (input port)
  Endpoint: M0_0/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[7] (in)                                          0.00       0.00 f
  M0_0/din_re[7] (step0_0)                                0.00       0.00 f
  M0_0/U2759/Z (SC7P5T_INVX2_CSC20L)                      7.28       7.28 r
  M0_0/U2760/Z (SC7P5T_NR2X2_MR_CSC20L)                   8.25      15.53 f
  M0_0/U2762/Z (SC7P5T_ND2IAX2_CSC20L)                   21.91      37.44 f
  M0_0/U2763/Z (SC7P5T_INVX2_CSC20L)                     10.28      47.72 r
  M0_0/U2780/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      55.61 f
  M0_0/U2781/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      68.49 r
  M0_0/U2785/Z (SC7P5T_INVX2_CSC20L)                      8.26      76.75 f
  M0_0/U2920/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      95.94 r
  M0_0/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      95.94 r
  data arrival time                                                 95.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[6] (input port)
  Endpoint: M0_0/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[6] (in)                                          0.00       0.00 f
  M0_0/din_re[6] (step0_0)                                0.00       0.00 f
  M0_0/U2764/Z (SC7P5T_INVX2_CSC20L)                      5.38       5.38 r
  M0_0/U2766/Z (SC7P5T_OAI22X1_CSC20L)                   20.96      26.34 f
  M0_0/U135/Z (SC7P5T_INVX1_CSC20L)                      19.79      46.12 r
  M0_0/U2778/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      56.62 f
  M0_0/U2779/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      69.73 r
  M0_0/U2780/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      79.87 f
  M0_0/U2781/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      92.75 r
  M0_0/U2785/Z (SC7P5T_INVX2_CSC20L)                      8.26     101.01 f
  M0_0/U2920/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     120.20 r
  M0_0/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     120.20 r
  data arrival time                                                120.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[5] (input port)
  Endpoint: M0_0/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[5] (in)                                          0.00       0.00 r
  M0_0/din_re[5] (step0_0)                                0.00       0.00 r
  M0_0/U2767/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2769/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U118/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2776/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2777/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2778/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2779/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2780/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2781/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2785/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2920/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[4] (input port)
  Endpoint: M0_0/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[4] (in)                                          0.00       0.00 r
  M0_0/din_re[4] (step0_0)                                0.00       0.00 r
  M0_0/U1552/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1554/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1555/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1556/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2774/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2775/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2776/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2777/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2778/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2779/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2780/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2781/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2785/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2920/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[3] (input port)
  Endpoint: M0_0/sub_step00_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[3] (in)                                          0.00       0.00 f
  M0_0/din_re[3] (step0_0)                                0.00       0.00 f
  M0_0/U1568/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1569/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1570/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1571/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3133/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3134/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3135/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3136/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3137/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3138/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3789/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_re_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[2] (input port)
  Endpoint: M0_0/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_re[2] (in)                                          0.00       0.00 f
  M0_0/din_re[2] (step0_0)                                0.00       0.00 f
  M0_0/U1558/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1565/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U194/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2771/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2772/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2773/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2774/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2775/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2776/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2777/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2778/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2779/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2780/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2781/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2785/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2920/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[1] (input port)
  Endpoint: M0_0/sub_step00_re_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[1] (in)                                          0.00       0.00 r
  M0_0/din_re[1] (step0_0)                                0.00       0.00 r
  M0_0/U1032/Z (SC7P5T_INVX2_CSC20L)                      3.69       3.69 f
  M0_0/U1034/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.13      12.82 r
  M0_0/U1035/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      30.83 f
  M0_0/U1036/Z (SC7P5T_INVX2_CSC20L)                     13.48      44.31 r
  M0_0/U1562/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1563/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1566/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1567/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1569/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1570/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1571/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3133/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3134/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3135/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3136/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3137/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3138/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3789/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_re_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re[0] (input port)
  Endpoint: M0_0/add_step00_re_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re[0] (in)                                          0.00       0.00 r
  M0_0/din_re[0] (step0_0)                                0.00       0.00 r
  M0_0/U1030/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U790/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2770/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2771/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2772/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2773/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2774/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2775/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2776/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2777/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2778/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2779/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2780/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2781/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2785/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2920/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_re_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[143]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[143] (in)                                        0.00       0.00 f
  M0_0/din_im[143] (step0_0)                              0.00       0.00 f
  M0_0/U2502/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2504/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U151/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3782/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[142]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[142] (in)                                        0.00       0.00 f
  M0_0/din_im[142] (step0_0)                              0.00       0.00 f
  M0_0/U2479/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2480/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2482/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2483/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2500/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2501/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2505/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2914/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[141]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[141] (in)                                        0.00       0.00 f
  M0_0/din_im[141] (step0_0)                              0.00       0.00 f
  M0_0/U2484/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2486/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U155/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2498/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2499/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2500/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2501/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2505/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2914/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[140]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[140] (in)                                        0.00       0.00 r
  M0_0/din_im[140] (step0_0)                              0.00       0.00 r
  M0_0/U2487/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2489/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U157/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2496/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2497/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2498/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2499/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2500/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2501/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2505/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2914/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[139]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[139] (in)                                        0.00       0.00 r
  M0_0/din_im[139] (step0_0)                              0.00       0.00 r
  M0_0/U1928/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1930/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1931/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1932/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2494/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2495/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2496/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2497/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2498/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2499/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2500/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2501/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2505/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2914/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[138]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[138] (in)                                        0.00       0.00 f
  M0_0/din_im[138] (step0_0)                              0.00       0.00 f
  M0_0/U1943/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1944/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1945/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1946/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3187/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3188/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3189/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3190/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3191/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3192/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3782/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[137]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[137] (in)                                        0.00       0.00 f
  M0_0/din_im[137] (step0_0)                              0.00       0.00 f
  M0_0/U1934/Z (SC7P5T_INVX2_CSC20L)                      7.15       7.15 r
  M0_0/U1940/Z (SC7P5T_OAI22X1_CSC20L)                   22.04      29.19 f
  M0_0/U172/Z (SC7P5T_INVX1_CSC20L)                      19.95      49.14 r
  M0_0/U2491/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      59.80 f
  M0_0/U2492/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      74.59 r
  M0_0/U2493/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      98.33 f
  M0_0/U2494/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     117.30 r
  M0_0/U2495/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     128.38 f
  M0_0/U2496/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.84 r
  M0_0/U2497/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     154.74 f
  M0_0/U2498/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     170.20 r
  M0_0/U2499/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     181.11 f
  M0_0/U2500/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     196.57 r
  M0_0/U2501/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.98 f
  M0_0/U2505/Z (SC7P5T_INVX2_CSC20L)                      9.31     216.29 r
  M0_0/U2914/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     232.35 f
  M0_0/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     232.35 f
  data arrival time                                                232.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[136]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_0__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[136] (in)                                        0.00       0.00 r
  M0_0/din_im[136] (step0_0)                              0.00       0.00 r
  M0_0/U890/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U892/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U893/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U894/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1937/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1938/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1941/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1942/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1944/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1945/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1946/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3187/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3188/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3189/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3190/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3191/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3192/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3782/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_0__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[135]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_0__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[135] (in)                                        0.00       0.00 r
  M0_0/din_im[135] (step0_0)                              0.00       0.00 r
  M0_0/U887/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U888/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2490/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2491/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2492/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2493/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2494/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2495/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2496/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2497/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2498/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2499/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2500/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2501/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2505/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2914/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_0__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[134]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[134] (in)                                        0.00       0.00 f
  M0_0/din_im[134] (step0_0)                              0.00       0.00 f
  M0_0/U2614/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2616/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U153/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3784/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[133]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[133] (in)                                        0.00       0.00 f
  M0_0/din_im[133] (step0_0)                              0.00       0.00 f
  M0_0/U2591/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2592/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2594/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2595/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2612/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2613/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2617/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2905/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[132]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[132] (in)                                        0.00       0.00 f
  M0_0/din_im[132] (step0_0)                              0.00       0.00 f
  M0_0/U2596/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2598/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U160/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2610/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2611/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2612/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2613/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2617/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2905/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[131]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[131] (in)                                        0.00       0.00 r
  M0_0/din_im[131] (step0_0)                              0.00       0.00 r
  M0_0/U2599/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2601/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U161/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2608/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2609/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2610/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2611/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2612/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2613/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2617/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2905/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[130]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[130] (in)                                        0.00       0.00 r
  M0_0/din_im[130] (step0_0)                              0.00       0.00 r
  M0_0/U1386/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1388/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1389/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1390/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2606/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2607/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2608/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2609/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2610/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2611/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2612/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2613/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2617/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2905/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[129]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[129] (in)                                        0.00       0.00 f
  M0_0/din_im[129] (step0_0)                              0.00       0.00 f
  M0_0/U1402/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1403/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1404/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1405/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3142/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3143/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3144/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3145/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3146/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3147/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3784/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[128]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[128] (in)                                        0.00       0.00 f
  M0_0/din_im[128] (step0_0)                              0.00       0.00 f
  M0_0/U1392/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1399/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U165/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2603/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2604/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2605/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2606/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2607/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2608/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2609/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2610/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2611/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2612/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2613/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2617/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2905/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[127]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[127] (in)                                        0.00       0.00 r
  M0_0/din_im[127] (step0_0)                              0.00       0.00 r
  M0_0/U998/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U1000/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.13      12.82 r
  M0_0/U1001/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      30.83 f
  M0_0/U1002/Z (SC7P5T_INVX2_CSC20L)                     13.48      44.31 r
  M0_0/U1396/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1397/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1400/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1401/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1403/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1404/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1405/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3142/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3143/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3144/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3145/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3146/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3147/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3784/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[126]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_1__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[126] (in)                                        0.00       0.00 r
  M0_0/din_im[126] (step0_0)                              0.00       0.00 r
  M0_0/U995/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U996/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2602/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2603/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2604/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2605/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2606/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2607/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2608/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2609/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2610/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2611/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2612/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2613/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2617/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2905/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_1__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[125]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[125] (in)                                        0.00       0.00 f
  M0_0/din_im[125] (step0_0)                              0.00       0.00 f
  M0_0/U2698/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2700/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U138/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3790/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[124]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[124] (in)                                        0.00       0.00 f
  M0_0/din_im[124] (step0_0)                              0.00       0.00 f
  M0_0/U2675/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2676/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2678/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2679/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2696/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2697/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2701/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2917/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[123]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[123] (in)                                        0.00       0.00 f
  M0_0/din_im[123] (step0_0)                              0.00       0.00 f
  M0_0/U2680/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2682/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U147/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2694/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2695/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2696/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2697/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2701/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2917/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[122]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[122] (in)                                        0.00       0.00 r
  M0_0/din_im[122] (step0_0)                              0.00       0.00 r
  M0_0/U2683/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2685/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U140/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2692/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2693/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2694/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2695/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2696/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2697/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2701/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2917/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[121]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[121] (in)                                        0.00       0.00 r
  M0_0/din_im[121] (step0_0)                              0.00       0.00 r
  M0_0/U1511/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1513/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1514/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1515/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2690/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2691/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2692/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2693/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2694/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2695/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2696/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2697/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2701/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2917/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[120]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[120] (in)                                        0.00       0.00 f
  M0_0/din_im[120] (step0_0)                              0.00       0.00 f
  M0_0/U1527/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1528/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1529/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1530/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3106/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3107/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3108/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3109/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3110/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3111/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3790/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[119]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[119] (in)                                        0.00       0.00 f
  M0_0/din_im[119] (step0_0)                              0.00       0.00 f
  M0_0/U1517/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1524/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U121/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2687/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2688/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2689/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2690/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2691/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2692/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2693/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2694/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2695/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2696/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2697/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2701/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2917/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[118]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[118] (in)                                        0.00       0.00 r
  M0_0/din_im[118] (step0_0)                              0.00       0.00 r
  M0_0/U1016/Z (SC7P5T_INVX2_CSC20L)                      3.69       3.69 f
  M0_0/U1018/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.13      12.82 r
  M0_0/U1019/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      30.83 f
  M0_0/U1020/Z (SC7P5T_INVX2_CSC20L)                     13.48      44.31 r
  M0_0/U1521/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1522/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1525/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1526/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1528/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1529/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1530/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3106/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3107/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3108/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3109/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3110/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3111/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3790/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[117]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_2__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[117] (in)                                        0.00       0.00 r
  M0_0/din_im[117] (step0_0)                              0.00       0.00 r
  M0_0/U1013/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U1014/Z (SC7P5T_INVX1_CSC20L)                     12.74      23.70 r
  M0_0/U2686/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2687/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2688/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2689/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2690/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2691/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2692/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2693/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2694/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2695/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2696/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2697/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2701/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2917/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_2__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[116]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[116] (in)                                        0.00       0.00 f
  M0_0/din_im[116] (step0_0)                              0.00       0.00 f
  M0_0/U2754/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2756/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U187/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3791/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[115]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[115] (in)                                        0.00       0.00 f
  M0_0/din_im[115] (step0_0)                              0.00       0.00 f
  M0_0/U2731/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2732/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2734/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2735/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2752/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2753/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2757/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2904/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[114]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[114] (in)                                        0.00       0.00 f
  M0_0/din_im[114] (step0_0)                              0.00       0.00 f
  M0_0/U2736/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2738/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U186/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2750/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2751/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2752/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2753/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2757/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2904/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[113]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[113] (in)                                        0.00       0.00 r
  M0_0/din_im[113] (step0_0)                              0.00       0.00 r
  M0_0/U2739/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2741/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U184/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2748/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2749/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2750/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2751/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2752/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2753/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2757/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2904/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[112]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[112] (in)                                        0.00       0.00 r
  M0_0/din_im[112] (step0_0)                              0.00       0.00 r
  M0_0/U1803/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1805/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1806/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1807/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2746/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2747/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2748/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2749/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2750/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2751/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2752/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2753/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2757/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2904/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[111]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[111] (in)                                        0.00       0.00 f
  M0_0/din_im[111] (step0_0)                              0.00       0.00 f
  M0_0/U1819/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1820/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1821/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1822/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3070/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3071/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3072/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3073/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3074/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3075/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3791/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[110]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[110] (in)                                        0.00       0.00 f
  M0_0/din_im[110] (step0_0)                              0.00       0.00 f
  M0_0/U1809/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1816/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U176/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2743/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2744/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2745/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2746/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2747/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2748/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2749/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2750/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2751/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2752/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2753/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2757/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2904/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[109]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[109] (in)                                        0.00       0.00 r
  M0_0/din_im[109] (step0_0)                              0.00       0.00 r
  M0_0/U962/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U964/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U965/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U966/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1813/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1814/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1817/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1818/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1820/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1821/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1822/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3070/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3071/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3072/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3073/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3074/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3075/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3791/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[108]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_3__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[108] (in)                                        0.00       0.00 r
  M0_0/din_im[108] (step0_0)                              0.00       0.00 r
  M0_0/U959/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U960/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2742/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2743/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2744/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2745/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2746/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2747/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2748/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2749/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2750/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2751/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2752/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2753/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2757/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2904/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_3__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[107]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[107] (in)                                        0.00       0.00 f
  M0_0/din_im[107] (step0_0)                              0.00       0.00 f
  M0_0/U2474/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2476/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U78/Z (SC7P5T_INVX1_CSC20L)                       20.10      43.50 r
  M0_0/U3785/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[106]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[106] (in)                                        0.00       0.00 f
  M0_0/din_im[106] (step0_0)                              0.00       0.00 f
  M0_0/U2451/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2452/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2454/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2455/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2472/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2473/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2477/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2899/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[105]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[105] (in)                                        0.00       0.00 f
  M0_0/din_im[105] (step0_0)                              0.00       0.00 f
  M0_0/U2456/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2458/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U81/Z (SC7P5T_INVX1_CSC20L)                       19.79      44.71 r
  M0_0/U2470/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2471/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2472/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2473/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2477/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2899/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[104]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[104] (in)                                        0.00       0.00 r
  M0_0/din_im[104] (step0_0)                              0.00       0.00 r
  M0_0/U2459/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2461/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U82/Z (SC7P5T_INVX1_CSC20L)                       18.16      41.71 f
  M0_0/U2468/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2469/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2470/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2471/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2472/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2473/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2477/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2899/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[103]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[103] (in)                                        0.00       0.00 r
  M0_0/din_im[103] (step0_0)                              0.00       0.00 r
  M0_0/U1698/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1700/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1701/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1702/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2466/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2467/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2468/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2469/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2470/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2471/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2472/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2473/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2477/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2899/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[102]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[102] (in)                                        0.00       0.00 f
  M0_0/din_im[102] (step0_0)                              0.00       0.00 f
  M0_0/U1714/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1715/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1716/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1717/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U2998/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U2999/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3000/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3001/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3002/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3003/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3785/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[101]
              (input port)
  Endpoint: M0_0/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[101] (in)                                        0.00       0.00 f
  M0_0/din_im[101] (step0_0)                              0.00       0.00 f
  M0_0/U1704/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1711/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U88/Z (SC7P5T_INVX1_CSC20L)                       19.95      50.67 r
  M0_0/U2463/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2464/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2465/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2466/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2467/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2468/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2469/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2470/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2471/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2472/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2473/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2477/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2899/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[100]
              (input port)
  Endpoint: M0_0/sub_step00_im_reg_4__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[100] (in)                                        0.00       0.00 r
  M0_0/din_im[100] (step0_0)                              0.00       0.00 r
  M0_0/U899/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U901/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U902/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U903/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1708/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1709/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1712/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1713/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1715/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1716/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1717/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U2998/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U2999/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3000/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3001/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3002/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3003/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3785/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_4__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[99] (input port)
  Endpoint: M0_0/add_step00_im_reg_4__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[99] (in)                                         0.00       0.00 r
  M0_0/din_im[99] (step0_0)                               0.00       0.00 r
  M0_0/U896/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U897/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2462/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2463/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2464/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2465/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2466/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2467/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2468/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2469/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2470/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2471/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2472/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2473/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2477/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2899/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_4__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[98] (input port)
  Endpoint: M0_0/sub_step00_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[98] (in)                                         0.00       0.00 f
  M0_0/din_im[98] (step0_0)                               0.00       0.00 f
  M0_0/U2278/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2280/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U107/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3787/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[97] (input port)
  Endpoint: M0_0/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[97] (in)                                         0.00       0.00 f
  M0_0/din_im[97] (step0_0)                               0.00       0.00 f
  M0_0/U2255/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2256/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2258/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2259/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2276/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2277/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2281/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2906/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[96] (input port)
  Endpoint: M0_0/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[96] (in)                                         0.00       0.00 f
  M0_0/din_im[96] (step0_0)                               0.00       0.00 f
  M0_0/U2260/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2262/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U109/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2274/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2275/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2276/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2277/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2281/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2906/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[95] (input port)
  Endpoint: M0_0/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[95] (in)                                         0.00       0.00 r
  M0_0/din_im[95] (step0_0)                               0.00       0.00 r
  M0_0/U2263/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2265/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U108/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2272/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2273/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2274/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2275/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2276/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2277/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2281/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2906/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[94] (input port)
  Endpoint: M0_0/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[94] (in)                                         0.00       0.00 r
  M0_0/din_im[94] (step0_0)                               0.00       0.00 r
  M0_0/U1824/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1826/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1827/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1828/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2270/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2271/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2272/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2273/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2274/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2275/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2276/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2277/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2281/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2906/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[93] (input port)
  Endpoint: M0_0/sub_step00_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[93] (in)                                         0.00       0.00 f
  M0_0/din_im[93] (step0_0)                               0.00       0.00 f
  M0_0/U1839/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1840/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1841/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1842/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3088/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3089/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3090/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3091/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3092/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3093/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3787/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[92] (input port)
  Endpoint: M0_0/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[92] (in)                                         0.00       0.00 f
  M0_0/din_im[92] (step0_0)                               0.00       0.00 f
  M0_0/U1830/Z (SC7P5T_INVX2_CSC20L)                      7.15       7.15 r
  M0_0/U1836/Z (SC7P5T_OAI22X1_CSC20L)                   22.04      29.19 f
  M0_0/U105/Z (SC7P5T_INVX1_CSC20L)                      19.95      49.14 r
  M0_0/U2267/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      59.80 f
  M0_0/U2268/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      74.59 r
  M0_0/U2269/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      98.33 f
  M0_0/U2270/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     117.30 r
  M0_0/U2271/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     128.38 f
  M0_0/U2272/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.84 r
  M0_0/U2273/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     154.74 f
  M0_0/U2274/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     170.20 r
  M0_0/U2275/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     181.11 f
  M0_0/U2276/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     196.57 r
  M0_0/U2277/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.98 f
  M0_0/U2281/Z (SC7P5T_INVX2_CSC20L)                      9.31     216.29 r
  M0_0/U2906/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     232.35 f
  M0_0/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     232.35 f
  data arrival time                                                232.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[91] (input port)
  Endpoint: M0_0/sub_step00_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[91] (in)                                         0.00       0.00 r
  M0_0/din_im[91] (step0_0)                               0.00       0.00 r
  M0_0/U953/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U955/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U956/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U957/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1833/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1834/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1837/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1838/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1840/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1841/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1842/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3088/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3089/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3090/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3091/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3092/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3093/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3787/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[90] (input port)
  Endpoint: M0_0/add_step00_im_reg_5__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[90] (in)                                         0.00       0.00 r
  M0_0/din_im[90] (step0_0)                               0.00       0.00 r
  M0_0/U950/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U951/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2266/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2267/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2268/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2269/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2270/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2271/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2272/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2273/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2274/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2275/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2276/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2277/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2281/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2906/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_5__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[89] (input port)
  Endpoint: M0_0/sub_step00_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[89] (in)                                         0.00       0.00 f
  M0_0/din_im[89] (step0_0)                               0.00       0.00 f
  M0_0/U2306/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2308/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U111/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3788/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[88] (input port)
  Endpoint: M0_0/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[88] (in)                                         0.00       0.00 f
  M0_0/din_im[88] (step0_0)                               0.00       0.00 f
  M0_0/U2283/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2284/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2286/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2287/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2304/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2305/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2309/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2911/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[87] (input port)
  Endpoint: M0_0/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[87] (in)                                         0.00       0.00 f
  M0_0/din_im[87] (step0_0)                               0.00       0.00 f
  M0_0/U2288/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2290/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U115/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2302/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2303/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2304/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2305/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2309/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2911/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[86] (input port)
  Endpoint: M0_0/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[86] (in)                                         0.00       0.00 r
  M0_0/din_im[86] (step0_0)                               0.00       0.00 r
  M0_0/U2291/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2293/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U114/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2300/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2301/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2302/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2303/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2304/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2305/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2309/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2911/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[85] (input port)
  Endpoint: M0_0/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[85] (in)                                         0.00       0.00 r
  M0_0/din_im[85] (step0_0)                               0.00       0.00 r
  M0_0/U1886/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1888/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1889/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1890/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2298/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2299/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2300/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2301/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2302/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2303/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2304/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2305/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2309/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2911/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[84] (input port)
  Endpoint: M0_0/sub_step00_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[84] (in)                                         0.00       0.00 f
  M0_0/din_im[84] (step0_0)                               0.00       0.00 f
  M0_0/U1902/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1903/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1904/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1905/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3007/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3008/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3009/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3010/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3011/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3012/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3788/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[83] (input port)
  Endpoint: M0_0/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[83] (in)                                         0.00       0.00 f
  M0_0/din_im[83] (step0_0)                               0.00       0.00 f
  M0_0/U1892/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1899/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U97/Z (SC7P5T_INVX1_CSC20L)                       19.95      50.67 r
  M0_0/U2295/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2296/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2297/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2298/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2299/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2300/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2301/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2302/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2303/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2304/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2305/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2309/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2911/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[82] (input port)
  Endpoint: M0_0/sub_step00_im_reg_6__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[82] (in)                                         0.00       0.00 r
  M0_0/din_im[82] (step0_0)                               0.00       0.00 r
  M0_0/U926/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U928/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U929/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U930/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1896/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1897/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1900/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1901/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1903/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1904/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1905/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3007/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3008/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3009/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3010/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3011/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3012/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3788/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_6__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[81] (input port)
  Endpoint: M0_0/add_step00_im_reg_6__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[81] (in)                                         0.00       0.00 r
  M0_0/din_im[81] (step0_0)                               0.00       0.00 r
  M0_0/U923/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U924/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2294/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2295/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2296/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2297/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2298/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2299/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2300/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2301/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2302/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2303/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2304/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2305/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2309/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2911/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_6__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[80] (input port)
  Endpoint: M0_0/sub_step00_im_reg_7__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[80] (in)                                         0.00       0.00 f
  M0_0/din_im[80] (step0_0)                               0.00       0.00 f
  M0_0/U2931/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2932/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U77/Z (SC7P5T_INVX1_CSC20L)                       20.10      43.50 r
  M0_0/U3764/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_7__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[79] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[79] (in)                                         0.00       0.00 f
  M0_0/din_im[79] (step0_0)                               0.00       0.00 f
  M0_0/U2933/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2934/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U3230/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U3231/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[78] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[78] (in)                                         0.00       0.00 f
  M0_0/din_im[78] (step0_0)                               0.00       0.00 f
  M0_0/U2944/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2945/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U85/Z (SC7P5T_INVX1_CSC20L)                       19.79      44.71 r
  M0_0/U3241/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U3242/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[77] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[77] (in)                                         0.00       0.00 r
  M0_0/din_im[77] (step0_0)                               0.00       0.00 r
  M0_0/U2939/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2940/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U76/Z (SC7P5T_INVX1_CSC20L)                       18.16      41.71 f
  M0_0/U3239/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U3240/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U3241/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U3242/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[76] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[76] (in)                                         0.00       0.00 r
  M0_0/din_im[76] (step0_0)                               0.00       0.00 r
  M0_0/U1368/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1370/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1371/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1372/Z (SC7P5T_INVX2_CSC20L)                     10.24      51.16 f
  M0_0/U3237/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.87      63.03 r
  M0_0/U3238/Z (SC7P5T_AOI21X2_CSC20L)                   10.63      73.66 f
  M0_0/U3239/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.12 r
  M0_0/U3240/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.02 f
  M0_0/U3241/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.48 r
  M0_0/U3242/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.39 f
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     141.85 r
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.27 f
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.58 r
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     177.63 f
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     177.63 f
  data arrival time                                                177.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[75] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[75] (in)                                         0.00       0.00 f
  M0_0/din_im[75] (step0_0)                               0.00       0.00 f
  M0_0/U1381/Z (SC7P5T_OA22IA1A2X2_CSC20L)               26.36      26.36 f
  M0_0/U3235/Z (SC7P5T_ND2X1_MR_CSC20L)                  15.86      42.22 r
  M0_0/U3236/Z (SC7P5T_OAI21X2_CSC20L)                   14.63      56.85 f
  M0_0/U3237/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.34      72.19 r
  M0_0/U3238/Z (SC7P5T_AOI21X2_CSC20L)                   10.63      82.82 f
  M0_0/U3239/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      98.28 r
  M0_0/U3240/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     109.18 f
  M0_0/U3241/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     124.64 r
  M0_0/U3242/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     135.55 f
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     151.01 r
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     161.42 f
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      9.31     170.74 r
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     186.79 f
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     186.79 f
  data arrival time                                                186.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[74] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[74] (in)                                         0.00       0.00 f
  M0_0/din_im[74] (step0_0)                               0.00       0.00 f
  M0_0/U1378/Z (SC7P5T_OA22IA1A2X2_CSC20L)               26.32      26.32 f
  M0_0/U3233/Z (SC7P5T_ND2X1_MR_CSC20L)                  16.36      42.68 r
  M0_0/U3234/Z (SC7P5T_OAI21X2_CSC20L)                   13.07      55.75 f
  M0_0/U3235/Z (SC7P5T_ND2X1_MR_CSC20L)                  13.76      69.52 r
  M0_0/U3236/Z (SC7P5T_OAI21X2_CSC20L)                   14.63      84.15 f
  M0_0/U3237/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.34      99.49 r
  M0_0/U3238/Z (SC7P5T_AOI21X2_CSC20L)                   10.63     110.12 f
  M0_0/U3239/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     125.58 r
  M0_0/U3240/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     136.48 f
  M0_0/U3241/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     151.94 r
  M0_0/U3242/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     162.85 f
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     178.31 r
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     188.72 f
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      9.31     198.04 r
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     214.09 f
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     214.09 f
  data arrival time                                                214.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[73] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[73] (in)                                         0.00       0.00 f
  M0_0/din_im[73] (step0_0)                               0.00       0.00 f
  M0_0/U1150/Z (SC7P5T_INVX2_CSC20L)                      8.61       8.61 r
  M0_0/U1151/Z (SC7P5T_OA22IA1A2X2_CSC20L)               30.20      38.82 r
  M0_0/U770/Z (SC7P5T_OR2X1_CSC20L)                      20.99      59.81 r
  M0_0/U771/Z (SC7P5T_INVX2_CSC20L)                       7.44      67.25 f
  M0_0/U772/Z (SC7P5T_AOI21X1_MR_CSC20L)                 16.30      83.55 r
  M0_0/U3233/Z (SC7P5T_ND2X1_MR_CSC20L)                  20.39     103.94 f
  M0_0/U3234/Z (SC7P5T_OAI21X2_CSC20L)                   12.05     115.98 r
  M0_0/U3235/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.22     134.20 f
  M0_0/U3236/Z (SC7P5T_OAI21X2_CSC20L)                   13.36     147.56 r
  M0_0/U3237/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.41     157.97 f
  M0_0/U3238/Z (SC7P5T_AOI21X2_CSC20L)                   13.04     171.01 r
  M0_0/U3239/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14     181.15 f
  M0_0/U3240/Z (SC7P5T_AOI21X2_CSC20L)                   13.11     194.26 r
  M0_0/U3241/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14     204.40 f
  M0_0/U3242/Z (SC7P5T_AOI21X2_CSC20L)                   13.11     217.51 r
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14     227.65 f
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   12.89     240.54 r
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      8.26     248.79 f
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     267.98 r
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     267.98 r
  data arrival time                                                267.98
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[72] (input port)
  Endpoint: M0_0/add_step00_im_reg_7__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[72] (in)                                         0.00       0.00 r
  M0_0/din_im[72] (step0_0)                               0.00       0.00 r
  M0_0/U3232/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.93      10.93 f
  M0_0/U770/Z (SC7P5T_OR2X1_CSC20L)                      23.88      34.81 f
  M0_0/U771/Z (SC7P5T_INVX2_CSC20L)                       8.19      43.00 r
  M0_0/U772/Z (SC7P5T_AOI21X1_MR_CSC20L)                  8.73      51.73 f
  M0_0/U3233/Z (SC7P5T_ND2X1_MR_CSC20L)                  15.82      67.56 r
  M0_0/U3234/Z (SC7P5T_OAI21X2_CSC20L)                   13.07      80.63 f
  M0_0/U3235/Z (SC7P5T_ND2X1_MR_CSC20L)                  13.76      94.39 r
  M0_0/U3236/Z (SC7P5T_OAI21X2_CSC20L)                   14.63     109.02 f
  M0_0/U3237/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.34     124.36 r
  M0_0/U3238/Z (SC7P5T_AOI21X2_CSC20L)                   10.63     134.99 f
  M0_0/U3239/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     150.45 r
  M0_0/U3240/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     161.36 f
  M0_0/U3241/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     176.82 r
  M0_0/U3242/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     187.72 f
  M0_0/U3243/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     203.18 r
  M0_0/U3244/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     213.60 f
  M0_0/U3245/Z (SC7P5T_INVX2_CSC20L)                      9.31     222.91 r
  M0_0/U3246/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     238.96 f
  M0_0/add_step00_im_reg_7__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     238.96 f
  data arrival time                                                238.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[71] (input port)
  Endpoint: M0_0/sub_step00_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[71] (in)                                         0.00       0.00 f
  M0_0/din_im[71] (step0_0)                               0.00       0.00 f
  M0_0/U2138/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2140/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U182/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3767/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[70] (input port)
  Endpoint: M0_0/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[70] (in)                                         0.00       0.00 f
  M0_0/din_im[70] (step0_0)                               0.00       0.00 f
  M0_0/U2115/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2116/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2118/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2119/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2136/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2137/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2141/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2913/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[69] (input port)
  Endpoint: M0_0/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[69] (in)                                         0.00       0.00 f
  M0_0/din_im[69] (step0_0)                               0.00       0.00 f
  M0_0/U2120/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2122/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U197/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2134/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2135/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2136/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2137/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2141/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2913/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[68] (input port)
  Endpoint: M0_0/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[68] (in)                                         0.00       0.00 r
  M0_0/din_im[68] (step0_0)                               0.00       0.00 r
  M0_0/U2123/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2125/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U72/Z (SC7P5T_INVX1_CSC20L)                       18.16      41.71 f
  M0_0/U2132/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2133/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2134/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2135/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2136/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2137/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2141/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2913/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[67] (input port)
  Endpoint: M0_0/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[67] (in)                                         0.00       0.00 r
  M0_0/din_im[67] (step0_0)                               0.00       0.00 r
  M0_0/U1865/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1867/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1868/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1869/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2130/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2131/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2132/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2133/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2134/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2135/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2136/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2137/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2141/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2913/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[66] (input port)
  Endpoint: M0_0/sub_step00_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[66] (in)                                         0.00       0.00 f
  M0_0/din_im[66] (step0_0)                               0.00       0.00 f
  M0_0/U1881/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1882/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1883/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1884/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3079/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3080/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3081/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3082/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3083/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3084/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3767/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[65] (input port)
  Endpoint: M0_0/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[65] (in)                                         0.00       0.00 f
  M0_0/din_im[65] (step0_0)                               0.00       0.00 f
  M0_0/U1871/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1878/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U74/Z (SC7P5T_INVX1_CSC20L)                       19.95      50.67 r
  M0_0/U2127/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2128/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2129/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2130/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2131/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2132/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2133/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2134/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2135/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2136/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2137/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2141/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2913/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[64] (input port)
  Endpoint: M0_0/sub_step00_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[64] (in)                                         0.00       0.00 r
  M0_0/din_im[64] (step0_0)                               0.00       0.00 r
  M0_0/U935/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U937/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U938/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U939/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1875/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1876/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1879/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1880/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1882/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1883/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1884/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3079/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3080/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3081/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3082/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3083/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3084/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3767/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[63] (input port)
  Endpoint: M0_0/add_step00_im_reg_8__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[63] (in)                                         0.00       0.00 r
  M0_0/din_im[63] (step0_0)                               0.00       0.00 r
  M0_0/U932/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U933/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2126/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2127/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2128/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2129/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2130/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2131/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2132/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2133/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2134/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2135/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2136/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2137/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2141/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2913/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_8__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[62] (input port)
  Endpoint: M0_0/sub_step00_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[62] (in)                                         0.00       0.00 f
  M0_0/din_im[62] (step0_0)                               0.00       0.00 f
  M0_0/U2362/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2364/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U123/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3765/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[61] (input port)
  Endpoint: M0_0/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[61] (in)                                         0.00       0.00 f
  M0_0/din_im[61] (step0_0)                               0.00       0.00 f
  M0_0/U2339/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2340/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2342/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2343/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2360/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2361/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2365/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2901/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[60] (input port)
  Endpoint: M0_0/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[60] (in)                                         0.00       0.00 f
  M0_0/din_im[60] (step0_0)                               0.00       0.00 f
  M0_0/U2344/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2346/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U133/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2358/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2359/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2360/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2361/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2365/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2901/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[59] (input port)
  Endpoint: M0_0/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[59] (in)                                         0.00       0.00 r
  M0_0/din_im[59] (step0_0)                               0.00       0.00 r
  M0_0/U2347/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2349/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U139/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2356/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2357/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2358/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2359/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2360/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2361/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2365/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2901/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[58] (input port)
  Endpoint: M0_0/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[58] (in)                                         0.00       0.00 r
  M0_0/din_im[58] (step0_0)                               0.00       0.00 r
  M0_0/U1761/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1763/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1764/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1765/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2354/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2355/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2356/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2357/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2358/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2359/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2360/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2361/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2365/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2901/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[57] (input port)
  Endpoint: M0_0/sub_step00_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[57] (in)                                         0.00       0.00 f
  M0_0/din_im[57] (step0_0)                               0.00       0.00 f
  M0_0/U1777/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1778/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1779/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1780/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3052/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3053/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3054/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3055/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3056/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3057/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3765/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[56] (input port)
  Endpoint: M0_0/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[56] (in)                                         0.00       0.00 f
  M0_0/din_im[56] (step0_0)                               0.00       0.00 f
  M0_0/U1767/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1774/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U191/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2351/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2352/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2353/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2354/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2355/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2356/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2357/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2358/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2359/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2360/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2361/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2365/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2901/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[55] (input port)
  Endpoint: M0_0/sub_step00_im_reg_9__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[55] (in)                                         0.00       0.00 r
  M0_0/din_im[55] (step0_0)                               0.00       0.00 r
  M0_0/U971/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U973/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U974/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U975/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1771/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1772/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1775/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1776/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1778/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1779/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1780/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3052/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3053/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3054/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3055/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3056/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3057/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3765/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_9__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[54] (input port)
  Endpoint: M0_0/add_step00_im_reg_9__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[54] (in)                                         0.00       0.00 r
  M0_0/din_im[54] (step0_0)                               0.00       0.00 r
  M0_0/U968/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U969/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2350/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2351/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2352/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2353/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2354/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2355/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2356/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2357/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2358/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2359/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2360/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2361/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2365/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2901/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_9__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[53] (input port)
  Endpoint: M0_0/sub_step00_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[53] (in)                                         0.00       0.00 f
  M0_0/din_im[53] (step0_0)                               0.00       0.00 f
  M0_0/U2670/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2672/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U162/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3766/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[52] (input port)
  Endpoint: M0_0/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[52] (in)                                         0.00       0.00 f
  M0_0/din_im[52] (step0_0)                               0.00       0.00 f
  M0_0/U2647/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2648/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2650/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2651/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2668/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2669/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2673/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2918/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[51] (input port)
  Endpoint: M0_0/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[51] (in)                                         0.00       0.00 f
  M0_0/din_im[51] (step0_0)                               0.00       0.00 f
  M0_0/U2652/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2654/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U149/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2666/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2667/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2668/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2669/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2673/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2918/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[50] (input port)
  Endpoint: M0_0/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[50] (in)                                         0.00       0.00 r
  M0_0/din_im[50] (step0_0)                               0.00       0.00 r
  M0_0/U2655/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2657/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U150/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2664/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2665/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2666/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2667/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2668/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2669/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2673/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2918/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[49] (input port)
  Endpoint: M0_0/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[49] (in)                                         0.00       0.00 r
  M0_0/din_im[49] (step0_0)                               0.00       0.00 r
  M0_0/U1636/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1638/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1639/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1640/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2662/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2663/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2664/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2665/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2666/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2667/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2668/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2669/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2673/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2918/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[48] (input port)
  Endpoint: M0_0/sub_step00_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[48] (in)                                         0.00       0.00 f
  M0_0/din_im[48] (step0_0)                               0.00       0.00 f
  M0_0/U1651/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1652/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1653/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1654/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3061/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3062/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3063/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3064/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3065/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3066/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3766/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[47] (input port)
  Endpoint: M0_0/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[47] (in)                                         0.00       0.00 f
  M0_0/din_im[47] (step0_0)                               0.00       0.00 f
  M0_0/U1642/Z (SC7P5T_INVX2_CSC20L)                      7.15       7.15 r
  M0_0/U1648/Z (SC7P5T_OAI22X1_CSC20L)                   22.04      29.19 f
  M0_0/U168/Z (SC7P5T_INVX1_CSC20L)                      19.95      49.14 r
  M0_0/U2659/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      59.80 f
  M0_0/U2660/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      74.59 r
  M0_0/U2661/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      98.33 f
  M0_0/U2662/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     117.30 r
  M0_0/U2663/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     128.38 f
  M0_0/U2664/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.84 r
  M0_0/U2665/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     154.74 f
  M0_0/U2666/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     170.20 r
  M0_0/U2667/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     181.11 f
  M0_0/U2668/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     196.57 r
  M0_0/U2669/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.98 f
  M0_0/U2673/Z (SC7P5T_INVX2_CSC20L)                      9.31     216.29 r
  M0_0/U2918/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     232.35 f
  M0_0/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     232.35 f
  data arrival time                                                232.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[46] (input port)
  Endpoint: M0_0/sub_step00_im_reg_10__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[46] (in)                                         0.00       0.00 r
  M0_0/din_im[46] (step0_0)                               0.00       0.00 r
  M0_0/U980/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U982/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U983/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U984/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1645/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1646/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1649/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1650/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1652/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1653/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1654/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3061/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3062/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3063/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3064/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3065/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3066/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3766/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_10__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[45] (input port)
  Endpoint: M0_0/add_step00_im_reg_10__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[45] (in)                                         0.00       0.00 r
  M0_0/din_im[45] (step0_0)                               0.00       0.00 r
  M0_0/U977/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U978/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2658/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2659/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2660/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2661/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2662/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2663/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2664/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2665/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2666/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2667/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2668/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2669/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2673/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2918/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_10__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[44] (input port)
  Endpoint: M0_0/sub_step00_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[44] (in)                                         0.00       0.00 f
  M0_0/din_im[44] (step0_0)                               0.00       0.00 f
  M0_0/U2110/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2112/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U173/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U848/Z (SC7P5T_AO22IA1A2X1_CSC20L)                28.65      72.14 r
  M0_0/sub_step00_im_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[43] (input port)
  Endpoint: M0_0/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[43] (in)                                         0.00       0.00 f
  M0_0/din_im[43] (step0_0)                               0.00       0.00 f
  M0_0/U2087/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2088/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2090/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2091/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2108/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2109/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2113/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2919/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[42] (input port)
  Endpoint: M0_0/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[42] (in)                                         0.00       0.00 f
  M0_0/din_im[42] (step0_0)                               0.00       0.00 f
  M0_0/U2092/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2094/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U154/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2106/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2107/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2108/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2109/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2113/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2919/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[41] (input port)
  Endpoint: M0_0/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[41] (in)                                         0.00       0.00 r
  M0_0/din_im[41] (step0_0)                               0.00       0.00 r
  M0_0/U2095/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2097/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U156/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2104/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2105/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2106/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2107/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2108/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2109/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2113/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2919/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[40] (input port)
  Endpoint: M0_0/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[40] (in)                                         0.00       0.00 r
  M0_0/din_im[40] (step0_0)                               0.00       0.00 r
  M0_0/U1656/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1658/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1659/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1660/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2102/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2103/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2104/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2105/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2106/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2107/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2108/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2109/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2113/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2919/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[39] (input port)
  Endpoint: M0_0/sub_step00_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[39] (in)                                         0.00       0.00 f
  M0_0/din_im[39] (step0_0)                               0.00       0.00 f
  M0_0/U1672/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1673/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1674/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1675/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3214/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3215/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3216/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3217/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3218/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3219/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U848/Z (SC7P5T_AO22IA1A2X1_CSC20L)                27.61     180.34 f
  M0_0/sub_step00_im_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[38] (input port)
  Endpoint: M0_0/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[38] (in)                                         0.00       0.00 f
  M0_0/din_im[38] (step0_0)                               0.00       0.00 f
  M0_0/U1662/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1669/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U148/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2099/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2100/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2101/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2102/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2103/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2104/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2105/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2106/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2107/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2108/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2109/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2113/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2919/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[37] (input port)
  Endpoint: M0_0/sub_step00_im_reg_11__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[37] (in)                                         0.00       0.00 r
  M0_0/din_im[37] (step0_0)                               0.00       0.00 r
  M0_0/U989/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U991/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U992/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U993/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1666/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1667/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1670/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1671/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1673/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1674/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1675/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3214/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3215/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3216/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3217/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3218/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3219/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U848/Z (SC7P5T_AO22IA1A2X1_CSC20L)                30.21     242.10 r
  M0_0/sub_step00_im_reg_11__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[36] (input port)
  Endpoint: M0_0/add_step00_im_reg_11__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[36] (in)                                         0.00       0.00 r
  M0_0/din_im[36] (step0_0)                               0.00       0.00 r
  M0_0/U986/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U987/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2098/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2099/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2100/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2101/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2102/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2103/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2104/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2105/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2106/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2107/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2108/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2109/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2113/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2919/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_11__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[35] (input port)
  Endpoint: M0_0/sub_step00_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[35] (in)                                         0.00       0.00 f
  M0_0/din_im[35] (step0_0)                               0.00       0.00 f
  M0_0/U2222/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2224/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U171/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U847/Z (SC7P5T_AO22IA1A2X1_CSC20L)                28.65      72.14 r
  M0_0/sub_step00_im_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[34] (input port)
  Endpoint: M0_0/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[34] (in)                                         0.00       0.00 f
  M0_0/din_im[34] (step0_0)                               0.00       0.00 f
  M0_0/U2199/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2200/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2202/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2203/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2220/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2221/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2225/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2910/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[33] (input port)
  Endpoint: M0_0/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[33] (in)                                         0.00       0.00 f
  M0_0/din_im[33] (step0_0)                               0.00       0.00 f
  M0_0/U2204/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2206/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U170/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2218/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2219/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2220/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2221/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2225/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2910/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[32] (input port)
  Endpoint: M0_0/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[32] (in)                                         0.00       0.00 r
  M0_0/din_im[32] (step0_0)                               0.00       0.00 r
  M0_0/U2207/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2209/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U167/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2216/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2217/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2218/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2219/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2220/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2221/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2225/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2910/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[31] (input port)
  Endpoint: M0_0/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[31] (in)                                         0.00       0.00 r
  M0_0/din_im[31] (step0_0)                               0.00       0.00 r
  M0_0/U1449/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1451/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1452/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1453/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2214/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2215/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2216/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2217/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2218/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2219/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2220/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2221/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2225/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2910/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[30] (input port)
  Endpoint: M0_0/sub_step00_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[30] (in)                                         0.00       0.00 f
  M0_0/din_im[30] (step0_0)                               0.00       0.00 f
  M0_0/U1465/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1466/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1467/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1468/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3196/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3197/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3198/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3199/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3200/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3201/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U847/Z (SC7P5T_AO22IA1A2X1_CSC20L)                27.61     180.34 f
  M0_0/sub_step00_im_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[29] (input port)
  Endpoint: M0_0/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[29] (in)                                         0.00       0.00 f
  M0_0/din_im[29] (step0_0)                               0.00       0.00 f
  M0_0/U1455/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1462/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U169/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2211/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2212/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2213/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2214/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2215/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2216/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2217/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2218/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2219/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2220/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2221/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2225/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2910/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[28] (input port)
  Endpoint: M0_0/sub_step00_im_reg_12__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[28] (in)                                         0.00       0.00 r
  M0_0/din_im[28] (step0_0)                               0.00       0.00 r
  M0_0/U1007/Z (SC7P5T_INVX2_CSC20L)                      3.69       3.69 f
  M0_0/U1009/Z (SC7P5T_ND2X1_MR_CSC20L)                   9.13      12.82 r
  M0_0/U1010/Z (SC7P5T_ND2X1_MR_CSC20L)                  18.01      30.83 f
  M0_0/U1011/Z (SC7P5T_INVX2_CSC20L)                     13.48      44.31 r
  M0_0/U1459/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1460/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1463/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1464/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1466/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1467/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1468/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3196/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3197/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3198/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3199/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3200/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3201/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U847/Z (SC7P5T_AO22IA1A2X1_CSC20L)                30.21     242.10 r
  M0_0/sub_step00_im_reg_12__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[27] (input port)
  Endpoint: M0_0/add_step00_im_reg_12__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[27] (in)                                         0.00       0.00 r
  M0_0/din_im[27] (step0_0)                               0.00       0.00 r
  M0_0/U1004/Z (SC7P5T_ND2X1_MR_CSC20L)                  10.96      10.96 f
  M0_0/U1005/Z (SC7P5T_INVX1_CSC20L)                     12.74      23.70 r
  M0_0/U2210/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2211/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2212/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2213/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2214/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2215/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2216/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2217/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2218/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2219/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2220/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2221/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2225/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2910/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_12__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[26] (input port)
  Endpoint: M0_0/sub_step00_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[26] (in)                                         0.00       0.00 f
  M0_0/din_im[26] (step0_0)                               0.00       0.00 f
  M0_0/U2866/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2868/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U130/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U846/Z (SC7P5T_AO22IA1A2X1_CSC20L)                28.65      72.14 r
  M0_0/sub_step00_im_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[25] (input port)
  Endpoint: M0_0/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[25] (in)                                         0.00       0.00 f
  M0_0/din_im[25] (step0_0)                               0.00       0.00 f
  M0_0/U2843/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2844/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2846/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2847/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2864/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2865/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2869/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2915/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[24] (input port)
  Endpoint: M0_0/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[24] (in)                                         0.00       0.00 f
  M0_0/din_im[24] (step0_0)                               0.00       0.00 f
  M0_0/U2848/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2850/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U126/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2862/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2863/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2864/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2865/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2869/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2915/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[23] (input port)
  Endpoint: M0_0/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[23] (in)                                         0.00       0.00 r
  M0_0/din_im[23] (step0_0)                               0.00       0.00 r
  M0_0/U2851/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2853/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U125/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2860/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2861/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2862/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2863/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2864/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2865/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2869/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2915/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[22] (input port)
  Endpoint: M0_0/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[22] (in)                                         0.00       0.00 r
  M0_0/din_im[22] (step0_0)                               0.00       0.00 r
  M0_0/U1740/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1742/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1743/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1744/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2858/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2859/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2860/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2861/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2862/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2863/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2864/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2865/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2869/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2915/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[21] (input port)
  Endpoint: M0_0/sub_step00_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[21] (in)                                         0.00       0.00 f
  M0_0/din_im[21] (step0_0)                               0.00       0.00 f
  M0_0/U1756/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1757/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1758/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1759/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3205/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3206/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3207/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3208/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3209/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3210/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U846/Z (SC7P5T_AO22IA1A2X1_CSC20L)                27.61     180.34 f
  M0_0/sub_step00_im_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[20] (input port)
  Endpoint: M0_0/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[20] (in)                                         0.00       0.00 f
  M0_0/din_im[20] (step0_0)                               0.00       0.00 f
  M0_0/U1746/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1753/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U127/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2855/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2856/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2857/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2858/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2859/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2860/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2861/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2862/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2863/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2864/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2865/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2869/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2915/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[19] (input port)
  Endpoint: M0_0/sub_step00_im_reg_13__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[19] (in)                                         0.00       0.00 r
  M0_0/din_im[19] (step0_0)                               0.00       0.00 r
  M0_0/U917/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U919/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U920/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U921/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1750/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1751/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1754/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1755/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1757/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1758/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1759/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3205/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3206/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3207/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3208/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3209/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3210/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U846/Z (SC7P5T_AO22IA1A2X1_CSC20L)                30.21     242.10 r
  M0_0/sub_step00_im_reg_13__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[18] (input port)
  Endpoint: M0_0/add_step00_im_reg_13__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[18] (in)                                         0.00       0.00 r
  M0_0/din_im[18] (step0_0)                               0.00       0.00 r
  M0_0/U914/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U915/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2854/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2855/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2856/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2857/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2858/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2859/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2860/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2861/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2862/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2863/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2864/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2865/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2869/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2915/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_13__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[17] (input port)
  Endpoint: M0_0/sub_step00_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[17] (in)                                         0.00       0.00 f
  M0_0/din_im[17] (step0_0)                               0.00       0.00 f
  M0_0/U2446/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2448/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U119/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3768/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[16] (input port)
  Endpoint: M0_0/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[16] (in)                                         0.00       0.00 f
  M0_0/din_im[16] (step0_0)                               0.00       0.00 f
  M0_0/U2423/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2424/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2426/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2427/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2444/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2445/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2449/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2923/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[15] (input port)
  Endpoint: M0_0/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[15] (in)                                         0.00       0.00 f
  M0_0/din_im[15] (step0_0)                               0.00       0.00 f
  M0_0/U2428/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2430/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U117/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2442/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2443/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2444/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2445/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2449/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2923/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[14] (input port)
  Endpoint: M0_0/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[14] (in)                                         0.00       0.00 r
  M0_0/din_im[14] (step0_0)                               0.00       0.00 r
  M0_0/U2431/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2433/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U122/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2440/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2441/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2442/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2443/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2444/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2445/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2449/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2923/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[13] (input port)
  Endpoint: M0_0/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[13] (in)                                         0.00       0.00 r
  M0_0/din_im[13] (step0_0)                               0.00       0.00 r
  M0_0/U1407/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1409/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1410/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1411/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2438/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2439/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2440/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2441/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2442/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2443/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2444/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2445/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2449/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2923/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[12] (input port)
  Endpoint: M0_0/sub_step00_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[12] (in)                                         0.00       0.00 f
  M0_0/din_im[12] (step0_0)                               0.00       0.00 f
  M0_0/U1423/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1424/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1425/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1426/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U3223/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U3224/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U3225/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U3226/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U3227/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U3228/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3768/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[11] (input port)
  Endpoint: M0_0/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[11] (in)                                         0.00       0.00 f
  M0_0/din_im[11] (step0_0)                               0.00       0.00 f
  M0_0/U1413/Z (SC7P5T_INVX2_CSC20L)                      8.10       8.10 r
  M0_0/U1420/Z (SC7P5T_OAI22X1_CSC20L)                   22.62      30.72 f
  M0_0/U120/Z (SC7P5T_INVX1_CSC20L)                      19.95      50.67 r
  M0_0/U2435/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      61.33 f
  M0_0/U2436/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      76.11 r
  M0_0/U2437/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      99.86 f
  M0_0/U2438/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     118.82 r
  M0_0/U2439/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     129.91 f
  M0_0/U2440/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     145.37 r
  M0_0/U2441/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     156.27 f
  M0_0/U2442/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     171.73 r
  M0_0/U2443/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     182.63 f
  M0_0/U2444/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     198.09 r
  M0_0/U2445/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     208.51 f
  M0_0/U2449/Z (SC7P5T_INVX2_CSC20L)                      9.31     217.82 r
  M0_0/U2923/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     233.87 f
  M0_0/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     233.87 f
  data arrival time                                                233.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[10] (input port)
  Endpoint: M0_0/sub_step00_im_reg_14__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[10] (in)                                         0.00       0.00 r
  M0_0/din_im[10] (step0_0)                               0.00       0.00 r
  M0_0/U908/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U910/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U911/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U912/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1417/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1418/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1421/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1422/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1424/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1425/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1426/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U3223/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U3224/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U3225/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U3226/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U3227/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U3228/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3768/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_14__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[9] (input port)
  Endpoint: M0_0/add_step00_im_reg_14__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[9] (in)                                          0.00       0.00 r
  M0_0/din_im[9] (step0_0)                                0.00       0.00 r
  M0_0/U905/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U906/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2434/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2435/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2436/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2437/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2438/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2439/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2440/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2441/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2442/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2443/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2444/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2445/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2449/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2923/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_14__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[8] (input port)
  Endpoint: M0_0/sub_step00_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[8] (in)                                          0.00       0.00 f
  M0_0/din_im[8] (step0_0)                                0.00       0.00 f
  M0_0/U2894/Z (SC7P5T_INVX2_CSC20L)                      5.46       5.46 r
  M0_0/U2896/Z (SC7P5T_OAI22X1_CSC20L)                   17.94      23.40 f
  M0_0/U141/Z (SC7P5T_INVX1_CSC20L)                      20.10      43.50 r
  M0_0/U3769/Z (SC7P5T_AO22IA1A2X1_CSC20L)               28.65      72.14 r
  M0_0/sub_step00_im_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      72.14 r
  data arrival time                                                 72.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[7] (input port)
  Endpoint: M0_0/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[7] (in)                                          0.00       0.00 f
  M0_0/din_im[7] (step0_0)                                0.00       0.00 f
  M0_0/U2871/Z (SC7P5T_INVX2_CSC20L)                      6.40       6.40 r
  M0_0/U2872/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.66      14.06 f
  M0_0/U2874/Z (SC7P5T_ND2IAX2_CSC20L)                   21.82      35.89 f
  M0_0/U2875/Z (SC7P5T_INVX2_CSC20L)                     10.28      46.16 r
  M0_0/U2892/Z (SC7P5T_NR2X2_MR_CSC20L)                   7.89      54.05 f
  M0_0/U2893/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      66.94 r
  M0_0/U2897/Z (SC7P5T_INVX2_CSC20L)                      8.26      75.19 f
  M0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)                   19.19      94.38 r
  M0_0/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      94.38 r
  data arrival time                                                 94.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[6] (input port)
  Endpoint: M0_0/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[6] (in)                                          0.00       0.00 f
  M0_0/din_im[6] (step0_0)                                0.00       0.00 f
  M0_0/U2876/Z (SC7P5T_INVX2_CSC20L)                      4.49       4.49 r
  M0_0/U2878/Z (SC7P5T_OAI22X1_CSC20L)                   20.43      24.92 f
  M0_0/U144/Z (SC7P5T_INVX1_CSC20L)                      19.79      44.71 r
  M0_0/U2890/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.49      55.20 f
  M0_0/U2891/Z (SC7P5T_AOI21X2_CSC20L)                   13.11      68.31 r
  M0_0/U2892/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.14      78.45 f
  M0_0/U2893/Z (SC7P5T_AOI21X2_CSC20L)                   12.89      91.34 r
  M0_0/U2897/Z (SC7P5T_INVX2_CSC20L)                      8.26      99.60 f
  M0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)                   19.19     118.78 r
  M0_0/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     118.78 r
  data arrival time                                                118.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[5] (input port)
  Endpoint: M0_0/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[5] (in)                                          0.00       0.00 r
  M0_0/din_im[5] (step0_0)                                0.00       0.00 r
  M0_0/U2879/Z (SC7P5T_INVX2_CSC20L)                      3.66       3.66 f
  M0_0/U2881/Z (SC7P5T_OAI22X1_CSC20L)                   19.88      23.54 r
  M0_0/U143/Z (SC7P5T_INVX1_CSC20L)                      18.16      41.71 f
  M0_0/U2888/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.06      55.77 r
  M0_0/U2889/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      66.67 f
  M0_0/U2890/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      82.13 r
  M0_0/U2891/Z (SC7P5T_AOI21X2_CSC20L)                   10.90      93.03 f
  M0_0/U2892/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     108.49 r
  M0_0/U2893/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     118.91 f
  M0_0/U2897/Z (SC7P5T_INVX2_CSC20L)                      9.31     128.22 r
  M0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     144.27 f
  M0_0/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.27 f
  data arrival time                                                144.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[4] (input port)
  Endpoint: M0_0/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[4] (in)                                          0.00       0.00 r
  M0_0/din_im[4] (step0_0)                                0.00       0.00 r
  M0_0/U1470/Z (SC7P5T_INVX2_CSC20L)                      4.67       4.67 f
  M0_0/U1472/Z (SC7P5T_OR2X2_A_CSC20L)                   23.28      27.94 f
  M0_0/U1473/Z (SC7P5T_ND2X1_MR_CSC20L)                  12.98      40.92 r
  M0_0/U1474/Z (SC7P5T_INVX2_CSC20L)                     10.19      51.11 f
  M0_0/U2886/Z (SC7P5T_NR2X2_MR_CSC20L)                  11.85      62.96 r
  M0_0/U2887/Z (SC7P5T_AOI21X2_CSC20L)                   11.08      74.04 f
  M0_0/U2888/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46      89.50 r
  M0_0/U2889/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     100.41 f
  M0_0/U2890/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     115.87 r
  M0_0/U2891/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     126.77 f
  M0_0/U2892/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     142.23 r
  M0_0/U2893/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     152.65 f
  M0_0/U2897/Z (SC7P5T_INVX2_CSC20L)                      9.31     161.96 r
  M0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     178.01 f
  M0_0/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     178.01 f
  data arrival time                                                178.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[3] (input port)
  Endpoint: M0_0/sub_step00_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[3] (in)                                          0.00       0.00 f
  M0_0/din_im[3] (step0_0)                                0.00       0.00 f
  M0_0/U1485/Z (SC7P5T_OA22IA1A2X2_CSC20L)               25.01      25.01 f
  M0_0/U1486/Z (SC7P5T_NR2X2_MR_CSC20L)                  17.13      42.13 r
  M0_0/U1487/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      52.25 f
  M0_0/U1488/Z (SC7P5T_INVX2_CSC20L)                      7.36      59.60 r
  M0_0/U2971/Z (SC7P5T_AO21IAX2_CSC20L)                  23.88      83.49 r
  M0_0/U2972/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.32      92.81 f
  M0_0/U2973/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.89     107.70 r
  M0_0/U2974/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.56     117.26 f
  M0_0/U2975/Z (SC7P5T_NR2X2_MR_CSC20L)                  14.84     132.10 r
  M0_0/U2976/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     152.73 f
  M0_0/U3769/Z (SC7P5T_AO22IA1A2X1_CSC20L)               27.61     180.34 f
  M0_0/sub_step00_im_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     180.34 f
  data arrival time                                                180.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[2] (input port)
  Endpoint: M0_0/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_im[2] (in)                                          0.00       0.00 f
  M0_0/din_im[2] (step0_0)                                0.00       0.00 f
  M0_0/U1476/Z (SC7P5T_INVX2_CSC20L)                      7.15       7.15 r
  M0_0/U1482/Z (SC7P5T_OAI22X1_CSC20L)                   22.04      29.19 f
  M0_0/U124/Z (SC7P5T_INVX1_CSC20L)                      19.95      49.14 r
  M0_0/U2883/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.66      59.80 f
  M0_0/U2884/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      74.59 r
  M0_0/U2885/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      98.33 f
  M0_0/U2886/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     117.30 r
  M0_0/U2887/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     128.38 f
  M0_0/U2888/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.84 r
  M0_0/U2889/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     154.74 f
  M0_0/U2890/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     170.20 r
  M0_0/U2891/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     181.11 f
  M0_0/U2892/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     196.57 r
  M0_0/U2893/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.98 f
  M0_0/U2897/Z (SC7P5T_INVX2_CSC20L)                      9.31     216.29 r
  M0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     232.35 f
  M0_0/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     232.35 f
  data arrival time                                                232.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[1] (input port)
  Endpoint: M0_0/sub_step00_im_reg_15__8_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[1] (in)                                          0.00       0.00 r
  M0_0/din_im[1] (step0_0)                                0.00       0.00 r
  M0_0/U944/Z (SC7P5T_INVX2_CSC20L)                       3.69       3.69 f
  M0_0/U946/Z (SC7P5T_ND2X1_MR_CSC20L)                    9.13      12.82 r
  M0_0/U947/Z (SC7P5T_ND2X1_MR_CSC20L)                   18.01      30.83 f
  M0_0/U948/Z (SC7P5T_INVX2_CSC20L)                      13.48      44.31 r
  M0_0/U1479/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.10      53.41 f
  M0_0/U1480/Z (SC7P5T_AOI21X2_CSC20L)                   13.31      66.72 r
  M0_0/U1483/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.11      76.83 f
  M0_0/U1484/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.08      91.91 r
  M0_0/U1486/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.74     101.65 f
  M0_0/U1487/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.89     115.54 r
  M0_0/U1488/Z (SC7P5T_INVX2_CSC20L)                      7.93     123.47 f
  M0_0/U2971/Z (SC7P5T_AO21IAX2_CSC20L)                  21.37     144.84 f
  M0_0/U2972/Z (SC7P5T_NR2X2_MR_CSC20L)                  13.07     157.91 r
  M0_0/U2973/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     168.52 f
  M0_0/U2974/Z (SC7P5T_NR2X2_MR_CSC20L)                  12.12     180.65 r
  M0_0/U2975/Z (SC7P5T_NR2X2_MR_CSC20L)                  10.62     191.26 f
  M0_0/U2976/Z (SC7P5T_OAI21X1_CSC20L)                   20.63     211.89 r
  M0_0/U3769/Z (SC7P5T_AO22IA1A2X1_CSC20L)               30.21     242.10 r
  M0_0/sub_step00_im_reg_15__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     242.10 r
  data arrival time                                                242.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im[0] (input port)
  Endpoint: M0_0/add_step00_im_reg_15__9_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im[0] (in)                                          0.00       0.00 r
  M0_0/din_im[0] (step0_0)                                0.00       0.00 r
  M0_0/U941/Z (SC7P5T_ND2X1_MR_CSC20L)                   10.96      10.96 f
  M0_0/U942/Z (SC7P5T_INVX1_CSC20L)                      12.74      23.70 r
  M0_0/U2882/Z (SC7P5T_AO21IAX2_CSC20L)                  25.72      49.42 r
  M0_0/U2883/Z (SC7P5T_NR2X2_MR_CSC20L)                   9.60      59.02 f
  M0_0/U2884/Z (SC7P5T_AOI21X2_CSC20L)                   14.78      73.81 r
  M0_0/U2885/CON (SC7P5T_FCGENIX1_CSC20L)                23.74      97.55 f
  M0_0/U2886/Z (SC7P5T_NR2X2_MR_CSC20L)                  18.97     116.51 r
  M0_0/U2887/Z (SC7P5T_AOI21X2_CSC20L)                   11.08     127.60 f
  M0_0/U2888/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     143.06 r
  M0_0/U2889/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     153.96 f
  M0_0/U2890/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     169.42 r
  M0_0/U2891/Z (SC7P5T_AOI21X2_CSC20L)                   10.90     180.33 f
  M0_0/U2892/Z (SC7P5T_NR2X2_MR_CSC20L)                  15.46     195.79 r
  M0_0/U2893/Z (SC7P5T_AOI21X2_CSC20L)                   10.42     206.20 f
  M0_0/U2897/Z (SC7P5T_INVX2_CSC20L)                      9.31     215.51 r
  M0_0/U2925/Z (SC7P5T_AOI22X1_CSC20L)                   16.05     231.57 f
  M0_0/add_step00_im_reg_15__9_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     231.57 f
  data arrival time                                                231.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[207]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[207] (index_reorder)                    0.00      50.34 r
  dout_re[207] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[206]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[206] (index_reorder)                    0.00      50.34 r
  dout_re[206] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[205]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[205] (index_reorder)                    0.00      50.34 r
  dout_re[205] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[204]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[204] (index_reorder)                    0.00      50.34 r
  dout_re[204] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[203]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[203] (index_reorder)                    0.00      50.34 r
  dout_re[203] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[202]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[202] (index_reorder)                    0.00      50.34 r
  dout_re[202] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[201]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[201] (index_reorder)                    0.00      50.34 r
  dout_re[201] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[200]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[200] (index_reorder)                    0.00      50.34 r
  dout_re[200] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[199]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[199] (index_reorder)                    0.00      50.34 r
  dout_re[199] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[198]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[198] (index_reorder)                    0.00      50.34 r
  dout_re[198] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[197]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[197] (index_reorder)                    0.00      50.34 r
  dout_re[197] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[196]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[196] (index_reorder)                    0.00      50.34 r
  dout_re[196] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_0__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[195]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[195] (index_reorder)                    0.00      50.34 r
  dout_re[195] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[194]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[194] (index_reorder)                    0.00      50.34 r
  dout_re[194] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[193]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[193] (index_reorder)                    0.00      50.34 r
  dout_re[193] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[192]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[192] (index_reorder)                    0.00      50.34 r
  dout_re[192] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[191] (index_reorder)                    0.00      50.34 r
  dout_re[191] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[190] (index_reorder)                    0.00      50.34 r
  dout_re[190] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[189] (index_reorder)                    0.00      50.34 r
  dout_re[189] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[188] (index_reorder)                    0.00      50.34 r
  dout_re[188] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[187] (index_reorder)                    0.00      50.34 r
  dout_re[187] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[186] (index_reorder)                    0.00      50.34 r
  dout_re[186] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[185] (index_reorder)                    0.00      50.34 r
  dout_re[185] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[184] (index_reorder)                    0.00      50.34 r
  dout_re[184] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[183] (index_reorder)                    0.00      50.34 r
  dout_re[183] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_1__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[182] (index_reorder)                    0.00      50.34 r
  dout_re[182] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[181] (index_reorder)                    0.00      50.34 r
  dout_re[181] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[180] (index_reorder)                    0.00      50.34 r
  dout_re[180] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[179] (index_reorder)                    0.00      50.34 r
  dout_re[179] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[178] (index_reorder)                    0.00      50.34 r
  dout_re[178] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[177] (index_reorder)                    0.00      50.34 r
  dout_re[177] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[176] (index_reorder)                    0.00      50.34 r
  dout_re[176] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[175] (index_reorder)                    0.00      50.34 r
  dout_re[175] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[174] (index_reorder)                    0.00      50.34 r
  dout_re[174] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[173] (index_reorder)                    0.00      50.34 r
  dout_re[173] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[172] (index_reorder)                    0.00      50.34 r
  dout_re[172] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[171] (index_reorder)                    0.00      50.34 r
  dout_re[171] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[170] (index_reorder)                    0.00      50.34 r
  dout_re[170] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_2__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[169] (index_reorder)                    0.00      50.34 r
  dout_re[169] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[168] (index_reorder)                    0.00      50.34 r
  dout_re[168] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[167] (index_reorder)                    0.00      50.34 r
  dout_re[167] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[166] (index_reorder)                    0.00      50.34 r
  dout_re[166] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[165] (index_reorder)                    0.00      50.34 r
  dout_re[165] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[164] (index_reorder)                    0.00      50.34 r
  dout_re[164] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[163] (index_reorder)                    0.00      50.34 r
  dout_re[163] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[162] (index_reorder)                    0.00      50.34 r
  dout_re[162] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[161] (index_reorder)                    0.00      50.34 r
  dout_re[161] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[160] (index_reorder)                    0.00      50.34 r
  dout_re[160] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[159] (index_reorder)                    0.00      50.34 r
  dout_re[159] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[158] (index_reorder)                    0.00      50.34 r
  dout_re[158] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[157] (index_reorder)                    0.00      50.34 r
  dout_re[157] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_3__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[156] (index_reorder)                    0.00      50.34 r
  dout_re[156] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[155] (index_reorder)                    0.00      50.34 r
  dout_re[155] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[154] (index_reorder)                    0.00      50.34 r
  dout_re[154] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[153] (index_reorder)                    0.00      50.34 r
  dout_re[153] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[152] (index_reorder)                    0.00      50.34 r
  dout_re[152] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[151] (index_reorder)                    0.00      50.34 r
  dout_re[151] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[150] (index_reorder)                    0.00      50.34 r
  dout_re[150] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[149] (index_reorder)                    0.00      50.34 r
  dout_re[149] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[148] (index_reorder)                    0.00      50.34 r
  dout_re[148] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[147] (index_reorder)                    0.00      50.34 r
  dout_re[147] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[146] (index_reorder)                    0.00      50.34 r
  dout_re[146] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[145] (index_reorder)                    0.00      50.34 r
  dout_re[145] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[144] (index_reorder)                    0.00      50.34 r
  dout_re[144] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_4__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[143] (index_reorder)                    0.00      50.34 r
  dout_re[143] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[142] (index_reorder)                    0.00      50.34 r
  dout_re[142] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[141] (index_reorder)                    0.00      50.34 r
  dout_re[141] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[140] (index_reorder)                    0.00      50.34 r
  dout_re[140] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[139] (index_reorder)                    0.00      50.34 r
  dout_re[139] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[138] (index_reorder)                    0.00      50.34 r
  dout_re[138] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[137] (index_reorder)                    0.00      50.34 r
  dout_re[137] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[136] (index_reorder)                    0.00      50.34 r
  dout_re[136] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[135] (index_reorder)                    0.00      50.34 r
  dout_re[135] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[134] (index_reorder)                    0.00      50.34 r
  dout_re[134] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[133] (index_reorder)                    0.00      50.34 r
  dout_re[133] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[132] (index_reorder)                    0.00      50.34 r
  dout_re[132] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[131] (index_reorder)                    0.00      50.34 r
  dout_re[131] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_5__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[130] (index_reorder)                    0.00      50.34 r
  dout_re[130] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[129] (index_reorder)                    0.00      50.34 r
  dout_re[129] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[128] (index_reorder)                    0.00      50.34 r
  dout_re[128] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[127] (index_reorder)                    0.00      50.34 r
  dout_re[127] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[126] (index_reorder)                    0.00      50.34 r
  dout_re[126] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[125] (index_reorder)                    0.00      50.34 r
  dout_re[125] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[124] (index_reorder)                    0.00      50.34 r
  dout_re[124] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[123] (index_reorder)                    0.00      50.34 r
  dout_re[123] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[122] (index_reorder)                    0.00      50.34 r
  dout_re[122] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[121] (index_reorder)                    0.00      50.34 r
  dout_re[121] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[120] (index_reorder)                    0.00      50.34 r
  dout_re[120] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[119] (index_reorder)                    0.00      50.34 r
  dout_re[119] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[118] (index_reorder)                    0.00      50.34 r
  dout_re[118] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_6__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[117] (index_reorder)                    0.00      50.34 r
  dout_re[117] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[116] (index_reorder)                    0.00      50.34 r
  dout_re[116] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[115] (index_reorder)                    0.00      50.34 r
  dout_re[115] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[114] (index_reorder)                    0.00      50.34 r
  dout_re[114] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[113] (index_reorder)                    0.00      50.34 r
  dout_re[113] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[112] (index_reorder)                    0.00      50.34 r
  dout_re[112] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[111] (index_reorder)                    0.00      50.34 r
  dout_re[111] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[110] (index_reorder)                    0.00      50.34 r
  dout_re[110] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[109] (index_reorder)                    0.00      50.34 r
  dout_re[109] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[108] (index_reorder)                    0.00      50.34 r
  dout_re[108] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[107] (index_reorder)                    0.00      50.34 r
  dout_re[107] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[106] (index_reorder)                    0.00      50.34 r
  dout_re[106] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[105] (index_reorder)                    0.00      50.34 r
  dout_re[105] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_7__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[104] (index_reorder)                    0.00      50.34 r
  dout_re[104] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[103] (index_reorder)                    0.00      50.34 r
  dout_re[103] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[102] (index_reorder)                    0.00      50.34 r
  dout_re[102] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[101] (index_reorder)                    0.00      50.34 r
  dout_re[101] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[100] (index_reorder)                    0.00      50.34 r
  dout_re[100] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[99]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[99] (index_reorder)                     0.00      50.34 r
  dout_re[99] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[98]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[98] (index_reorder)                     0.00      50.34 r
  dout_re[98] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[97]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[97] (index_reorder)                     0.00      50.34 r
  dout_re[97] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[96]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[96] (index_reorder)                     0.00      50.34 r
  dout_re[96] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[95]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[95] (index_reorder)                     0.00      50.34 r
  dout_re[95] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[94]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[94] (index_reorder)                     0.00      50.34 r
  dout_re[94] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[93]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[93] (index_reorder)                     0.00      50.34 r
  dout_re[93] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[92]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[92] (index_reorder)                     0.00      50.34 r
  dout_re[92] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_8__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[91]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[91] (index_reorder)                     0.00      50.34 r
  dout_re[91] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[90]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[90] (index_reorder)                     0.00      50.34 r
  dout_re[90] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[89]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[89] (index_reorder)                     0.00      50.34 r
  dout_re[89] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[88]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[88] (index_reorder)                     0.00      50.34 r
  dout_re[88] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[87]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[87] (index_reorder)                     0.00      50.34 r
  dout_re[87] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[86]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[86] (index_reorder)                     0.00      50.34 r
  dout_re[86] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[85]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[85] (index_reorder)                     0.00      50.34 r
  dout_re[85] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[84]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[84] (index_reorder)                     0.00      50.34 r
  dout_re[84] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[83]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[83] (index_reorder)                     0.00      50.34 r
  dout_re[83] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[82]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[82] (index_reorder)                     0.00      50.34 r
  dout_re[82] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[81]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[81] (index_reorder)                     0.00      50.34 r
  dout_re[81] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[80]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[80] (index_reorder)                     0.00      50.34 r
  dout_re[80] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[79]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[79] (index_reorder)                     0.00      50.34 r
  dout_re[79] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_9__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[78]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[78] (index_reorder)                     0.00      50.34 r
  dout_re[78] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[77]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[77] (index_reorder)                     0.00      50.34 r
  dout_re[77] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[76] (index_reorder)                     0.00      50.34 r
  dout_re[76] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[75] (index_reorder)                     0.00      50.34 r
  dout_re[75] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[74] (index_reorder)                     0.00      50.34 r
  dout_re[74] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[73] (index_reorder)                     0.00      50.34 r
  dout_re[73] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[72] (index_reorder)                     0.00      50.34 r
  dout_re[72] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[71]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[71] (index_reorder)                     0.00      50.34 r
  dout_re[71] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[70]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[70] (index_reorder)                     0.00      50.34 r
  dout_re[70] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[69] (index_reorder)                     0.00      50.34 r
  dout_re[69] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[68] (index_reorder)                     0.00      50.34 r
  dout_re[68] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[67] (index_reorder)                     0.00      50.34 r
  dout_re[67] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[66] (index_reorder)                     0.00      50.34 r
  dout_re[66] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_10__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[65] (index_reorder)                     0.00      50.34 r
  dout_re[65] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[64] (index_reorder)                     0.00      50.34 r
  dout_re[64] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[63] (index_reorder)                     0.00      50.34 r
  dout_re[63] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[62] (index_reorder)                     0.00      50.34 r
  dout_re[62] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[61] (index_reorder)                     0.00      50.34 r
  dout_re[61] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[60] (index_reorder)                     0.00      50.34 r
  dout_re[60] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[59] (index_reorder)                     0.00      50.34 r
  dout_re[59] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[58] (index_reorder)                     0.00      50.34 r
  dout_re[58] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[57] (index_reorder)                     0.00      50.34 r
  dout_re[57] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[56] (index_reorder)                     0.00      50.34 r
  dout_re[56] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[55] (index_reorder)                     0.00      50.34 r
  dout_re[55] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[54] (index_reorder)                     0.00      50.34 r
  dout_re[54] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[53] (index_reorder)                     0.00      50.34 r
  dout_re[53] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_11__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[52] (index_reorder)                     0.00      50.34 r
  dout_re[52] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[51] (index_reorder)                     0.00      50.34 r
  dout_re[51] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[50] (index_reorder)                     0.00      50.34 r
  dout_re[50] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[49] (index_reorder)                     0.00      50.34 r
  dout_re[49] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[48] (index_reorder)                     0.00      50.34 r
  dout_re[48] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[47] (index_reorder)                     0.00      50.34 r
  dout_re[47] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[46] (index_reorder)                     0.00      50.34 r
  dout_re[46] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[45] (index_reorder)                     0.00      50.34 r
  dout_re[45] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[44] (index_reorder)                     0.00      50.34 r
  dout_re[44] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[43] (index_reorder)                     0.00      50.34 r
  dout_re[43] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[42] (index_reorder)                     0.00      50.34 r
  dout_re[42] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[41] (index_reorder)                     0.00      50.34 r
  dout_re[41] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[40] (index_reorder)                     0.00      50.34 r
  dout_re[40] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_12__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[39] (index_reorder)                     0.00      50.34 r
  dout_re[39] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[38] (index_reorder)                     0.00      50.34 r
  dout_re[38] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[37] (index_reorder)                     0.00      50.34 r
  dout_re[37] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[36] (index_reorder)                     0.00      50.34 r
  dout_re[36] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[35] (index_reorder)                     0.00      50.34 r
  dout_re[35] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[34] (index_reorder)                     0.00      50.34 r
  dout_re[34] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[33] (index_reorder)                     0.00      50.34 r
  dout_re[33] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[32] (index_reorder)                     0.00      50.34 r
  dout_re[32] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[31] (index_reorder)                     0.00      50.34 r
  dout_re[31] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[30] (index_reorder)                     0.00      50.34 r
  dout_re[30] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[29] (index_reorder)                     0.00      50.34 r
  dout_re[29] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[28] (index_reorder)                     0.00      50.34 r
  dout_re[28] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[27] (index_reorder)                     0.00      50.34 r
  dout_re[27] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_13__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[26] (index_reorder)                     0.00      50.34 r
  dout_re[26] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[25] (index_reorder)                     0.00      50.34 r
  dout_re[25] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[24] (index_reorder)                     0.00      50.34 r
  dout_re[24] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[23] (index_reorder)                     0.00      50.34 r
  dout_re[23] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[22] (index_reorder)                     0.00      50.34 r
  dout_re[22] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[21] (index_reorder)                     0.00      50.34 r
  dout_re[21] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[20] (index_reorder)                     0.00      50.34 r
  dout_re[20] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[19] (index_reorder)                     0.00      50.34 r
  dout_re[19] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[18] (index_reorder)                     0.00      50.34 r
  dout_re[18] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[17] (index_reorder)                     0.00      50.34 r
  dout_re[17] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[16] (index_reorder)                     0.00      50.34 r
  dout_re[16] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[15] (index_reorder)                     0.00      50.34 r
  dout_re[15] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[14] (index_reorder)                     0.00      50.34 r
  dout_re[14] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_14__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[13] (index_reorder)                     0.00      50.34 r
  dout_re[13] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[12] (index_reorder)                     0.00      50.34 r
  dout_re[12] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[11] (index_reorder)                     0.00      50.34 r
  dout_re[11] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[10] (index_reorder)                     0.00      50.34 r
  dout_re[10] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[9] (index_reorder)                      0.00      50.34 r
  dout_re[9] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[8] (index_reorder)                      0.00      50.34 r
  dout_re[8] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[7] (index_reorder)                      0.00      50.34 r
  dout_re[7] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[6] (index_reorder)                      0.00      50.34 r
  dout_re[6] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[5] (index_reorder)                      0.00      50.34 r
  dout_re[5] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[4] (index_reorder)                      0.00      50.34 r
  dout_re[4] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[3] (index_reorder)                      0.00      50.34 r
  dout_re[3] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[2] (index_reorder)                      0.00      50.34 r
  dout_re[2] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[1] (index_reorder)                      0.00      50.34 r
  dout_re[1] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_re_reg_15__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_re[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_re_reg_15__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_re_reg_15__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_re[0] (index_reorder)                      0.00      50.34 r
  dout_re[0] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[207]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[207] (index_reorder)                    0.00      50.34 r
  dout_im[207] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[206]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[206] (index_reorder)                    0.00      50.34 r
  dout_im[206] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[205]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[205] (index_reorder)                    0.00      50.34 r
  dout_im[205] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[204]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[204] (index_reorder)                    0.00      50.34 r
  dout_im[204] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[203]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[203] (index_reorder)                    0.00      50.34 r
  dout_im[203] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[202]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[202] (index_reorder)                    0.00      50.34 r
  dout_im[202] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[201]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[201] (index_reorder)                    0.00      50.34 r
  dout_im[201] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[200]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[200] (index_reorder)                    0.00      50.34 r
  dout_im[200] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[199]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[199] (index_reorder)                    0.00      50.34 r
  dout_im[199] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[198]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[198] (index_reorder)                    0.00      50.34 r
  dout_im[198] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[197]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[197] (index_reorder)                    0.00      50.34 r
  dout_im[197] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[196]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[196] (index_reorder)                    0.00      50.34 r
  dout_im[196] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_0__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[195]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[195] (index_reorder)                    0.00      50.34 r
  dout_im[195] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[194]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[194] (index_reorder)                    0.00      50.34 r
  dout_im[194] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[193]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[193] (index_reorder)                    0.00      50.34 r
  dout_im[193] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[192]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[192] (index_reorder)                    0.00      50.34 r
  dout_im[192] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[191] (index_reorder)                    0.00      50.34 r
  dout_im[191] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[190] (index_reorder)                    0.00      50.34 r
  dout_im[190] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[189] (index_reorder)                    0.00      50.34 r
  dout_im[189] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[188] (index_reorder)                    0.00      50.34 r
  dout_im[188] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[187] (index_reorder)                    0.00      50.34 r
  dout_im[187] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[186] (index_reorder)                    0.00      50.34 r
  dout_im[186] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[185] (index_reorder)                    0.00      50.34 r
  dout_im[185] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[184] (index_reorder)                    0.00      50.34 r
  dout_im[184] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[183] (index_reorder)                    0.00      50.34 r
  dout_im[183] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_1__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[182] (index_reorder)                    0.00      50.34 r
  dout_im[182] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[181] (index_reorder)                    0.00      50.34 r
  dout_im[181] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[180] (index_reorder)                    0.00      50.34 r
  dout_im[180] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[179] (index_reorder)                    0.00      50.34 r
  dout_im[179] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[178] (index_reorder)                    0.00      50.34 r
  dout_im[178] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[177] (index_reorder)                    0.00      50.34 r
  dout_im[177] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[176] (index_reorder)                    0.00      50.34 r
  dout_im[176] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[175] (index_reorder)                    0.00      50.34 r
  dout_im[175] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[174] (index_reorder)                    0.00      50.34 r
  dout_im[174] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[173] (index_reorder)                    0.00      50.34 r
  dout_im[173] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[172] (index_reorder)                    0.00      50.34 r
  dout_im[172] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[171] (index_reorder)                    0.00      50.34 r
  dout_im[171] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[170] (index_reorder)                    0.00      50.34 r
  dout_im[170] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_2__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[169] (index_reorder)                    0.00      50.34 r
  dout_im[169] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[168] (index_reorder)                    0.00      50.34 r
  dout_im[168] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[167] (index_reorder)                    0.00      50.34 r
  dout_im[167] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[166] (index_reorder)                    0.00      50.34 r
  dout_im[166] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[165] (index_reorder)                    0.00      50.34 r
  dout_im[165] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[164] (index_reorder)                    0.00      50.34 r
  dout_im[164] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[163] (index_reorder)                    0.00      50.34 r
  dout_im[163] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[162] (index_reorder)                    0.00      50.34 r
  dout_im[162] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[161] (index_reorder)                    0.00      50.34 r
  dout_im[161] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[160] (index_reorder)                    0.00      50.34 r
  dout_im[160] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[159] (index_reorder)                    0.00      50.34 r
  dout_im[159] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[158] (index_reorder)                    0.00      50.34 r
  dout_im[158] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[157] (index_reorder)                    0.00      50.34 r
  dout_im[157] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_3__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[156] (index_reorder)                    0.00      50.34 r
  dout_im[156] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[155] (index_reorder)                    0.00      50.34 r
  dout_im[155] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[154] (index_reorder)                    0.00      50.34 r
  dout_im[154] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[153] (index_reorder)                    0.00      50.34 r
  dout_im[153] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[152] (index_reorder)                    0.00      50.34 r
  dout_im[152] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[151] (index_reorder)                    0.00      50.34 r
  dout_im[151] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[150] (index_reorder)                    0.00      50.34 r
  dout_im[150] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[149] (index_reorder)                    0.00      50.34 r
  dout_im[149] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[148] (index_reorder)                    0.00      50.34 r
  dout_im[148] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[147] (index_reorder)                    0.00      50.34 r
  dout_im[147] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[146] (index_reorder)                    0.00      50.34 r
  dout_im[146] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[145] (index_reorder)                    0.00      50.34 r
  dout_im[145] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[144] (index_reorder)                    0.00      50.34 r
  dout_im[144] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_4__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[143] (index_reorder)                    0.00      50.34 r
  dout_im[143] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[142] (index_reorder)                    0.00      50.34 r
  dout_im[142] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[141] (index_reorder)                    0.00      50.34 r
  dout_im[141] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[140] (index_reorder)                    0.00      50.34 r
  dout_im[140] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[139] (index_reorder)                    0.00      50.34 r
  dout_im[139] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[138] (index_reorder)                    0.00      50.34 r
  dout_im[138] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[137] (index_reorder)                    0.00      50.34 r
  dout_im[137] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[136] (index_reorder)                    0.00      50.34 r
  dout_im[136] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[135] (index_reorder)                    0.00      50.34 r
  dout_im[135] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[134] (index_reorder)                    0.00      50.34 r
  dout_im[134] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[133] (index_reorder)                    0.00      50.34 r
  dout_im[133] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[132] (index_reorder)                    0.00      50.34 r
  dout_im[132] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[131] (index_reorder)                    0.00      50.34 r
  dout_im[131] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_5__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[130] (index_reorder)                    0.00      50.34 r
  dout_im[130] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[129] (index_reorder)                    0.00      50.34 r
  dout_im[129] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[128] (index_reorder)                    0.00      50.34 r
  dout_im[128] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[127] (index_reorder)                    0.00      50.34 r
  dout_im[127] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[126] (index_reorder)                    0.00      50.34 r
  dout_im[126] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[125] (index_reorder)                    0.00      50.34 r
  dout_im[125] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[124] (index_reorder)                    0.00      50.34 r
  dout_im[124] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[123] (index_reorder)                    0.00      50.34 r
  dout_im[123] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[122] (index_reorder)                    0.00      50.34 r
  dout_im[122] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[121] (index_reorder)                    0.00      50.34 r
  dout_im[121] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[120] (index_reorder)                    0.00      50.34 r
  dout_im[120] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[119] (index_reorder)                    0.00      50.34 r
  dout_im[119] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[118] (index_reorder)                    0.00      50.34 r
  dout_im[118] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_6__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[117] (index_reorder)                    0.00      50.34 r
  dout_im[117] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[116] (index_reorder)                    0.00      50.34 r
  dout_im[116] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[115] (index_reorder)                    0.00      50.34 r
  dout_im[115] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[114] (index_reorder)                    0.00      50.34 r
  dout_im[114] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[113] (index_reorder)                    0.00      50.34 r
  dout_im[113] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[112] (index_reorder)                    0.00      50.34 r
  dout_im[112] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[111] (index_reorder)                    0.00      50.34 r
  dout_im[111] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[110] (index_reorder)                    0.00      50.34 r
  dout_im[110] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[109] (index_reorder)                    0.00      50.34 r
  dout_im[109] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[108] (index_reorder)                    0.00      50.34 r
  dout_im[108] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[107] (index_reorder)                    0.00      50.34 r
  dout_im[107] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[106] (index_reorder)                    0.00      50.34 r
  dout_im[106] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[105] (index_reorder)                    0.00      50.34 r
  dout_im[105] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_7__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[104] (index_reorder)                    0.00      50.34 r
  dout_im[104] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[103] (index_reorder)                    0.00      50.34 r
  dout_im[103] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[102] (index_reorder)                    0.00      50.34 r
  dout_im[102] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[101] (index_reorder)                    0.00      50.34 r
  dout_im[101] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[100] (index_reorder)                    0.00      50.34 r
  dout_im[100] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[99]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[99] (index_reorder)                     0.00      50.34 r
  dout_im[99] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[98]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[98] (index_reorder)                     0.00      50.34 r
  dout_im[98] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[97]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[97] (index_reorder)                     0.00      50.34 r
  dout_im[97] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[96]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[96] (index_reorder)                     0.00      50.34 r
  dout_im[96] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[95]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[95] (index_reorder)                     0.00      50.34 r
  dout_im[95] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[94]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[94] (index_reorder)                     0.00      50.34 r
  dout_im[94] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[93]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[93] (index_reorder)                     0.00      50.34 r
  dout_im[93] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[92]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[92] (index_reorder)                     0.00      50.34 r
  dout_im[92] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_8__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[91]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[91] (index_reorder)                     0.00      50.34 r
  dout_im[91] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[90]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[90] (index_reorder)                     0.00      50.34 r
  dout_im[90] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[89]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[89] (index_reorder)                     0.00      50.34 r
  dout_im[89] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[88]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[88] (index_reorder)                     0.00      50.34 r
  dout_im[88] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[87]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[87] (index_reorder)                     0.00      50.34 r
  dout_im[87] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[86]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[86] (index_reorder)                     0.00      50.34 r
  dout_im[86] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[85]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[85] (index_reorder)                     0.00      50.34 r
  dout_im[85] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[84]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[84] (index_reorder)                     0.00      50.34 r
  dout_im[84] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[83]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[83] (index_reorder)                     0.00      50.34 r
  dout_im[83] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[82]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[82] (index_reorder)                     0.00      50.34 r
  dout_im[82] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[81]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[81] (index_reorder)                     0.00      50.34 r
  dout_im[81] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[80]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[80] (index_reorder)                     0.00      50.34 r
  dout_im[80] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[79]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[79] (index_reorder)                     0.00      50.34 r
  dout_im[79] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_9__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[78]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[78] (index_reorder)                     0.00      50.34 r
  dout_im[78] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[77]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[77] (index_reorder)                     0.00      50.34 r
  dout_im[77] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[76] (index_reorder)                     0.00      50.34 r
  dout_im[76] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[75] (index_reorder)                     0.00      50.34 r
  dout_im[75] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[74] (index_reorder)                     0.00      50.34 r
  dout_im[74] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[73] (index_reorder)                     0.00      50.34 r
  dout_im[73] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[72] (index_reorder)                     0.00      50.34 r
  dout_im[72] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[71]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[71] (index_reorder)                     0.00      50.34 r
  dout_im[71] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[70]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[70] (index_reorder)                     0.00      50.34 r
  dout_im[70] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[69] (index_reorder)                     0.00      50.34 r
  dout_im[69] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[68] (index_reorder)                     0.00      50.34 r
  dout_im[68] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[67] (index_reorder)                     0.00      50.34 r
  dout_im[67] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[66] (index_reorder)                     0.00      50.34 r
  dout_im[66] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_10__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[65] (index_reorder)                     0.00      50.34 r
  dout_im[65] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[64] (index_reorder)                     0.00      50.34 r
  dout_im[64] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[63] (index_reorder)                     0.00      50.34 r
  dout_im[63] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[62] (index_reorder)                     0.00      50.34 r
  dout_im[62] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[61] (index_reorder)                     0.00      50.34 r
  dout_im[61] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[60] (index_reorder)                     0.00      50.34 r
  dout_im[60] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[59] (index_reorder)                     0.00      50.34 r
  dout_im[59] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[58] (index_reorder)                     0.00      50.34 r
  dout_im[58] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[57] (index_reorder)                     0.00      50.34 r
  dout_im[57] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[56] (index_reorder)                     0.00      50.34 r
  dout_im[56] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[55] (index_reorder)                     0.00      50.34 r
  dout_im[55] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[54] (index_reorder)                     0.00      50.34 r
  dout_im[54] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[53] (index_reorder)                     0.00      50.34 r
  dout_im[53] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_11__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[52] (index_reorder)                     0.00      50.34 r
  dout_im[52] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[51] (index_reorder)                     0.00      50.34 r
  dout_im[51] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[50] (index_reorder)                     0.00      50.34 r
  dout_im[50] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[49] (index_reorder)                     0.00      50.34 r
  dout_im[49] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[48] (index_reorder)                     0.00      50.34 r
  dout_im[48] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[47] (index_reorder)                     0.00      50.34 r
  dout_im[47] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[46] (index_reorder)                     0.00      50.34 r
  dout_im[46] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[45] (index_reorder)                     0.00      50.34 r
  dout_im[45] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[44] (index_reorder)                     0.00      50.34 r
  dout_im[44] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[43] (index_reorder)                     0.00      50.34 r
  dout_im[43] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[42] (index_reorder)                     0.00      50.34 r
  dout_im[42] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[41] (index_reorder)                     0.00      50.34 r
  dout_im[41] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[40] (index_reorder)                     0.00      50.34 r
  dout_im[40] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_12__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[39] (index_reorder)                     0.00      50.34 r
  dout_im[39] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[38] (index_reorder)                     0.00      50.34 r
  dout_im[38] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[37] (index_reorder)                     0.00      50.34 r
  dout_im[37] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[36] (index_reorder)                     0.00      50.34 r
  dout_im[36] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[35] (index_reorder)                     0.00      50.34 r
  dout_im[35] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[34] (index_reorder)                     0.00      50.34 r
  dout_im[34] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[33] (index_reorder)                     0.00      50.34 r
  dout_im[33] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[32] (index_reorder)                     0.00      50.34 r
  dout_im[32] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[31] (index_reorder)                     0.00      50.34 r
  dout_im[31] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[30] (index_reorder)                     0.00      50.34 r
  dout_im[30] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[29] (index_reorder)                     0.00      50.34 r
  dout_im[29] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[28] (index_reorder)                     0.00      50.34 r
  dout_im[28] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[27] (index_reorder)                     0.00      50.34 r
  dout_im[27] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_13__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[26] (index_reorder)                     0.00      50.34 r
  dout_im[26] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[25] (index_reorder)                     0.00      50.34 r
  dout_im[25] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[24] (index_reorder)                     0.00      50.34 r
  dout_im[24] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[23] (index_reorder)                     0.00      50.34 r
  dout_im[23] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[22] (index_reorder)                     0.00      50.34 r
  dout_im[22] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[21] (index_reorder)                     0.00      50.34 r
  dout_im[21] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[20] (index_reorder)                     0.00      50.34 r
  dout_im[20] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[19] (index_reorder)                     0.00      50.34 r
  dout_im[19] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[18] (index_reorder)                     0.00      50.34 r
  dout_im[18] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[17] (index_reorder)                     0.00      50.34 r
  dout_im[17] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[16] (index_reorder)                     0.00      50.34 r
  dout_im[16] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[15] (index_reorder)                     0.00      50.34 r
  dout_im[15] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[14] (index_reorder)                     0.00      50.34 r
  dout_im[14] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_14__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[13] (index_reorder)                     0.00      50.34 r
  dout_im[13] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__12_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[12] (index_reorder)                     0.00      50.34 r
  dout_im[12] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__11_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[11] (index_reorder)                     0.00      50.34 r
  dout_im[11] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__10_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[10] (index_reorder)                     0.00      50.34 r
  dout_im[10] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__9_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[9] (index_reorder)                      0.00      50.34 r
  dout_im[9] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__8_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[8] (index_reorder)                      0.00      50.34 r
  dout_im[8] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__7_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[7] (index_reorder)                      0.00      50.34 r
  dout_im[7] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__6_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[6] (index_reorder)                      0.00      50.34 r
  dout_im[6] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__5_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[5] (index_reorder)                      0.00      50.34 r
  dout_im[5] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__4_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[4] (index_reorder)                      0.00      50.34 r
  dout_im[4] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__3_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[3] (index_reorder)                      0.00      50.34 r
  dout_im[3] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__2_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[2] (index_reorder)                      0.00      50.34 r
  dout_im[2] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[1] (index_reorder)                      0.00      50.34 r
  dout_im[1] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft
Version: V-2023.12-SP5-4
Date   : Tue Aug  5 16:46:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: REORDER/dout_im_reg_15__0_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: dout_im[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  REORDER/dout_im_reg_15__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  REORDER/dout_im_reg_15__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         50.34      50.34 r
  REORDER/dout_im[0] (index_reorder)                      0.00      50.34 r
  dout_im[0] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
