.version 7.0
.target sm_75
.address_size 64
.visible .entry _Z12vecaddKernelPiS_S_i(
.param .u64 _Z12vecaddKernelPiS_S_i_param_0,
.param .u64 _Z12vecaddKernelPiS_S_i_param_1,
.param .u64 _Z12vecaddKernelPiS_S_i_param_2,
.param .u32 _Z12vecaddKernelPiS_S_i_param_3
)
{
ld.param.u64 %rd2, [_Z7Kernel2PbS_S_S_i_param_0];
ld.param.u64 %rd3, [_Z7Kernel2PbS_S_S_i_param_1];
ld.param.u64 %rd4, [_Z7Kernel2PbS_S_S_i_param_2];
ld.param.u64 %rd5, [_Z7Kernel2PbS_S_S_i_param_3];
ld.param.u32 %r2, [_Z7Kernel2PbS_S_S_i_param_4];
mov.u32 %r3, %ctaid.x;
shl.b32 %r4, %r3, 10;
mov.u32 %r5, %tid.x;
add.s32 %r1, %r4, %r5;
setp.ge.s32%p1, %r1, %r2;
@%p1 bra BB_0;

BB_0:
cvta.to.global.u64 %rd6, %rd3;
cvt.s64.s32%rd7, %r1;
add.s64 %rd1, %rd6, %rd7;
ld.global.u8 %rs1, [%rd1];
setp.eq.s16%p2, %rs1, 0;
@%p2 bra BB_1;

BB_1:
ret;
}
