// Seed: 2591478185
module module_0 (
    id_1
);
  input id_1;
  assign id_1 = ~id_1;
  assign id_2 = 1;
  reg id_3;
  type_0 id_4 (id_3);
  reg id_5, id_6, id_7 = id_3;
  initial
    if (1) id_3 <= 1;
    else id_2 <= 1'b0;
  assign id_5 = 1;
  logic id_8, id_9, id_10;
  logic id_11;
  logic id_12, id_13;
endmodule
`define pp_1 0
