// Seed: 2753349053
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output wand id_2
);
  always id_2 = -1;
endmodule
program module_1 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3
);
  wire id_5, id_6;
  wand id_7;
  id_8 :
  assert property (@(negedge 1'h0) 1) id_7 = id_2;
  wand id_9, id_10, id_11, id_12, id_13;
  genvar id_14;
  assign id_12 = id_2;
  for (id_15 = id_14; id_9; {-1} = -1) wire id_16;
  tri id_17 = -1'b0, id_18;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
