-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
-- Date        : Sun May 29 23:58:19 2016
-- Host        : localhost.localdomain running 64-bit Fedora release 22 (Twenty Two)
-- Command     : write_vhdl -force -mode funcsim
--               /home/samb/sam_work/git/digilent/Arty-Z/Projects/linux_bd/src/bd/linux_bd/ip/linux_bd_v_tc_0_0/linux_bd_v_tc_0_0_sim_netlist.vhdl
-- Design      : linux_bd_v_tc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_address_decoder is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    ipif_RdAck : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    is_read : in STD_LOGIC;
    is_write_reg : in STD_LOGIC;
    start2 : in STD_LOGIC;
    \bus2ip_addr_i_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_address_decoder : entity is "address_decoder";
end linux_bd_v_tc_0_0_address_decoder;

architecture STRUCTURE of linux_bd_v_tc_0_0_address_decoder is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair0";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_wready <= \^s_axi_wready\;
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \^d\(1),
      I1 => start2,
      I2 => \bus2ip_addr_i_reg[8]\(0),
      I3 => \bus2ip_addr_i_reg[8]\(1),
      I4 => p_1_out,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCF8FFFFFFFF"
    )
        port map (
      I0 => \MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0\,
      I1 => s_axi_wready_INST_0_i_1_n_0,
      I2 => ipif_WrAck,
      I3 => \MEM_DECODE_GEN[0].cs_out_i[0]_i_4_n_0\,
      I4 => ipif_RdAck,
      I5 => aresetn,
      O => p_1_out
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => is_write_reg,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => is_read,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_4_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\MEM_DECODE_GEN[1].cs_out_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E00"
    )
        port map (
      I0 => \^d\(0),
      I1 => start2,
      I2 => \bus2ip_addr_i_reg[8]\(1),
      I3 => aresetn,
      I4 => \^s_axi_arready\,
      I5 => \^s_axi_wready\,
      O => \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0\
    );
\MEM_DECODE_GEN[1].cs_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => is_read,
      I3 => s_axi_wready_INST_0_i_1_n_0,
      I4 => ipif_RdAck,
      O => \^s_axi_arready\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => is_write_reg,
      I3 => s_axi_wready_INST_0_i_1_n_0,
      I4 => ipif_WrAck,
      O => \^s_axi_wready\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(7),
      O => s_axi_wready_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_mux_tree is
  port (
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\ : out STD_LOGIC;
    genr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0\ : out STD_LOGIC;
    \data_sync_reg[2][34]\ : in STD_LOGIC;
    vid_aclk : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \time_status_regs[28]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \data_sync_reg[2][34]_0\ : in STD_LOGIC;
    \data_sync_reg[2][34]_1\ : in STD_LOGIC;
    \data_sync_reg[2][34]_2\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_3\ : in STD_LOGIC;
    \data_sync_reg[2][34]_4\ : in STD_LOGIC;
    \data_sync_reg[2][34]_5\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_6\ : in STD_LOGIC;
    \data_sync_reg[2][34]_7\ : in STD_LOGIC;
    \data_sync_reg[2][34]_8\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_9\ : in STD_LOGIC;
    \data_sync_reg[2][34]_10\ : in STD_LOGIC;
    \data_sync_reg[2][34]_11\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_12\ : in STD_LOGIC;
    \data_sync_reg[2][34]_13\ : in STD_LOGIC;
    \data_sync_reg[2][34]_14\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_15\ : in STD_LOGIC;
    \data_sync_reg[2][34]_16\ : in STD_LOGIC;
    \data_sync_reg[2][34]_17\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_18\ : in STD_LOGIC;
    \data_sync_reg[2][34]_19\ : in STD_LOGIC;
    \data_sync_reg[2][34]_20\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_21\ : in STD_LOGIC;
    \data_sync_reg[2][34]_22\ : in STD_LOGIC;
    \data_sync_reg[2][34]_23\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_24\ : in STD_LOGIC;
    \data_sync_reg[2][34]_25\ : in STD_LOGIC;
    \data_sync_reg[2][34]_26\ : in STD_LOGIC;
    \data_sync_reg[2][34]_27\ : in STD_LOGIC;
    \data_sync_reg[2][34]_28\ : in STD_LOGIC;
    \data_sync_reg[2][34]_29\ : in STD_LOGIC;
    \data_sync_reg[2][34]_30\ : in STD_LOGIC;
    \data_sync_reg[2][34]_31\ : in STD_LOGIC;
    \data_sync_reg[2][34]_32\ : in STD_LOGIC;
    \data_sync_reg[2][34]_33\ : in STD_LOGIC;
    \data_sync_reg[2][34]_34\ : in STD_LOGIC;
    \data_sync_reg[2][34]_35\ : in STD_LOGIC;
    \data_sync_reg[2][34]_36\ : in STD_LOGIC;
    \data_sync_reg[2][34]_37\ : in STD_LOGIC;
    \data_sync_reg[2][34]_38\ : in STD_LOGIC;
    \data_sync_reg[2][34]_39\ : in STD_LOGIC;
    \data_sync_reg[2][34]_40\ : in STD_LOGIC;
    \data_sync_reg[2][34]_41\ : in STD_LOGIC;
    \data_sync_reg[2][34]_42\ : in STD_LOGIC;
    \data_sync_reg[2][34]_43\ : in STD_LOGIC;
    \data_sync_reg[2][34]_44\ : in STD_LOGIC;
    \data_sync_reg[2][34]_45\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_46\ : in STD_LOGIC;
    \data_sync_reg[2][34]_47\ : in STD_LOGIC;
    \data_sync_reg[2][34]_48\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_49\ : in STD_LOGIC;
    \data_sync_reg[2][34]_50\ : in STD_LOGIC;
    \data_sync_reg[2][34]_51\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]\ : in STD_LOGIC;
    \intr_status_int_reg[13]\ : in STD_LOGIC;
    \intr_status_int_reg[12]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_52\ : in STD_LOGIC;
    \data_sync_reg[2][34]_53\ : in STD_LOGIC;
    \data_sync_reg[2][34]_54\ : in STD_LOGIC;
    \data_sync_reg[2][34]_55\ : in STD_LOGIC;
    \data_sync_reg[2][34]_56\ : in STD_LOGIC;
    \data_sync_reg[2][34]_57\ : in STD_LOGIC;
    \data_sync_reg[2][34]_58\ : in STD_LOGIC;
    \data_sync_reg[2][34]_59\ : in STD_LOGIC;
    \data_sync_reg[2][34]_60\ : in STD_LOGIC;
    \data_sync_reg[2][34]_61\ : in STD_LOGIC;
    \data_sync_reg[2][34]_62\ : in STD_LOGIC;
    \data_sync_reg[2][34]_63\ : in STD_LOGIC;
    \data_sync_reg[2][34]_64\ : in STD_LOGIC;
    \data_sync_reg[2][34]_65\ : in STD_LOGIC;
    \data_sync_reg[2][34]_66\ : in STD_LOGIC;
    \data_sync_reg[2][34]_67\ : in STD_LOGIC;
    \data_sync_reg[2][34]_68\ : in STD_LOGIC;
    \data_sync_reg[2][34]_69\ : in STD_LOGIC;
    \data_sync_reg[2][34]_70\ : in STD_LOGIC;
    \data_sync_reg[2][34]_71\ : in STD_LOGIC;
    \data_sync_reg[2][34]_72\ : in STD_LOGIC;
    \data_sync_reg[2][34]_73\ : in STD_LOGIC;
    \data_sync_reg[2][34]_74\ : in STD_LOGIC;
    \data_sync_reg[2][34]_75\ : in STD_LOGIC;
    \data_sync_reg[2][34]_76\ : in STD_LOGIC;
    \data_sync_reg[2][34]_77\ : in STD_LOGIC;
    \data_sync_reg[2][34]_78\ : in STD_LOGIC;
    \data_sync_reg[2][34]_79\ : in STD_LOGIC;
    \data_sync_reg[2][34]_80\ : in STD_LOGIC;
    \data_sync_reg[2][34]_81\ : in STD_LOGIC;
    \data_sync_reg[2][34]_82\ : in STD_LOGIC;
    \data_sync_reg[2][34]_83\ : in STD_LOGIC;
    \data_sync_reg[2][34]_84\ : in STD_LOGIC;
    \data_sync_reg[2][34]_85\ : in STD_LOGIC;
    \data_sync_reg[2][34]_86\ : in STD_LOGIC;
    \data_sync_reg[2][34]_87\ : in STD_LOGIC;
    \data_sync_reg[2][34]_88\ : in STD_LOGIC;
    \data_sync_reg[2][34]_89\ : in STD_LOGIC;
    \data_sync_reg[2][34]_90\ : in STD_LOGIC;
    \data_sync_reg[2][34]_91\ : in STD_LOGIC;
    \data_sync_reg[2][34]_92\ : in STD_LOGIC;
    \data_sync_reg[2][34]_93\ : in STD_LOGIC;
    \data_sync_reg[2][34]_94\ : in STD_LOGIC;
    \data_sync_reg[2][34]_95\ : in STD_LOGIC;
    \data_sync_reg[2][34]_96\ : in STD_LOGIC;
    \data_sync_reg[2][34]_97\ : in STD_LOGIC;
    \data_sync_reg[2][34]_98\ : in STD_LOGIC;
    \data_sync_reg[2][34]_99\ : in STD_LOGIC;
    \data_sync_reg[2][34]_100\ : in STD_LOGIC;
    \data_sync_reg[2][34]_101\ : in STD_LOGIC;
    \data_sync_reg[2][34]_102\ : in STD_LOGIC;
    \data_sync_reg[2][34]_103\ : in STD_LOGIC;
    \data_sync_reg[2][34]_104\ : in STD_LOGIC;
    \data_sync_reg[2][34]_105\ : in STD_LOGIC;
    \data_sync_reg[2][34]_106\ : in STD_LOGIC;
    \data_sync_reg[2][34]_107\ : in STD_LOGIC;
    \data_sync_reg[2][34]_108\ : in STD_LOGIC;
    \data_sync_reg[2][34]_109\ : in STD_LOGIC;
    \data_sync_reg[2][34]_110\ : in STD_LOGIC;
    \data_sync_reg[2][34]_111\ : in STD_LOGIC;
    \data_sync_reg[2][34]_112\ : in STD_LOGIC;
    \data_sync_reg[2][34]_113\ : in STD_LOGIC;
    \data_sync_reg[2][34]_114\ : in STD_LOGIC;
    \data_sync_reg[2][34]_115\ : in STD_LOGIC;
    \data_sync_reg[2][34]_116\ : in STD_LOGIC;
    \data_sync_reg[2][34]_117\ : in STD_LOGIC;
    \data_sync_reg[2][34]_118\ : in STD_LOGIC;
    \data_sync_reg[2][34]_119\ : in STD_LOGIC;
    \data_sync_reg[2][34]_120\ : in STD_LOGIC;
    \data_sync_reg[2][34]_121\ : in STD_LOGIC;
    \data_sync_reg[2][34]_122\ : in STD_LOGIC;
    \data_sync_reg[2][34]_123\ : in STD_LOGIC;
    \data_sync_reg[2][34]_124\ : in STD_LOGIC;
    \data_sync_reg[2][34]_125\ : in STD_LOGIC;
    \data_sync_reg[2][34]_126\ : in STD_LOGIC;
    \data_sync_reg[2][34]_127\ : in STD_LOGIC;
    \data_sync_reg[2][34]_128\ : in STD_LOGIC;
    \data_sync_reg[2][34]_129\ : in STD_LOGIC;
    \data_sync_reg[2][34]_130\ : in STD_LOGIC;
    \data_sync_reg[2][34]_131\ : in STD_LOGIC;
    \data_sync_reg[2][34]_132\ : in STD_LOGIC;
    \data_sync_reg[2][34]_133\ : in STD_LOGIC;
    \data_sync_reg[2][34]_134\ : in STD_LOGIC;
    \data_sync_reg[2][34]_135\ : in STD_LOGIC;
    \data_sync_reg[2][34]_136\ : in STD_LOGIC;
    \data_sync_reg[2][34]_137\ : in STD_LOGIC;
    \data_sync_reg[2][34]_138\ : in STD_LOGIC;
    \data_sync_reg[2][34]_139\ : in STD_LOGIC;
    \data_sync_reg[2][34]_140\ : in STD_LOGIC;
    \data_sync_reg[2][34]_141\ : in STD_LOGIC;
    \data_sync_reg[2][34]_142\ : in STD_LOGIC;
    \data_sync_reg[2][34]_143\ : in STD_LOGIC;
    \data_sync_reg[2][34]_144\ : in STD_LOGIC;
    \data_sync_reg[2][34]_145\ : in STD_LOGIC;
    \data_sync_reg[2][34]_146\ : in STD_LOGIC;
    \data_sync_reg[2][34]_147\ : in STD_LOGIC;
    \data_sync_reg[2][34]_148\ : in STD_LOGIC;
    \data_sync_reg[2][34]_149\ : in STD_LOGIC;
    \data_sync_reg[2][34]_150\ : in STD_LOGIC;
    \data_sync_reg[2][34]_151\ : in STD_LOGIC;
    \data_sync_reg[2][34]_152\ : in STD_LOGIC;
    \data_sync_reg[2][34]_153\ : in STD_LOGIC;
    \data_sync_reg[2][34]_154\ : in STD_LOGIC;
    \data_sync_reg[2][34]_155\ : in STD_LOGIC;
    \data_sync_reg[2][34]_156\ : in STD_LOGIC;
    \data_sync_reg[2][34]_157\ : in STD_LOGIC;
    \data_sync_reg[2][34]_158\ : in STD_LOGIC;
    \data_sync_reg[2][34]_159\ : in STD_LOGIC;
    \data_sync_reg[2][34]_160\ : in STD_LOGIC;
    \data_sync_reg[2][34]_161\ : in STD_LOGIC;
    \data_sync_reg[2][34]_162\ : in STD_LOGIC;
    \data_sync_reg[2][34]_163\ : in STD_LOGIC;
    \data_sync_reg[2][34]_164\ : in STD_LOGIC;
    \data_sync_reg[2][34]_165\ : in STD_LOGIC;
    \data_sync_reg[2][34]_166\ : in STD_LOGIC;
    \data_sync_reg[2][34]_167\ : in STD_LOGIC;
    \data_sync_reg[2][34]_168\ : in STD_LOGIC;
    \data_sync_reg[2][34]_169\ : in STD_LOGIC;
    \data_sync_reg[2][34]_170\ : in STD_LOGIC;
    \data_sync_reg[2][34]_171\ : in STD_LOGIC;
    \data_sync_reg[2][34]_172\ : in STD_LOGIC;
    \data_sync_reg[2][34]_173\ : in STD_LOGIC;
    \data_sync_reg[2][34]_174\ : in STD_LOGIC;
    \data_sync_reg[2][34]_175\ : in STD_LOGIC;
    \data_sync_reg[2][34]_176\ : in STD_LOGIC;
    \data_sync_reg[2][34]_177\ : in STD_LOGIC;
    \data_sync_reg[2][34]_178\ : in STD_LOGIC;
    \data_sync_reg[2][34]_179\ : in STD_LOGIC;
    \data_sync_reg[2][34]_180\ : in STD_LOGIC;
    \data_sync_reg[2][34]_181\ : in STD_LOGIC;
    \data_sync_reg[2][34]_182\ : in STD_LOGIC;
    \data_sync_reg[2][34]_183\ : in STD_LOGIC;
    \data_sync_reg[2][34]_184\ : in STD_LOGIC;
    \data_sync_reg[2][34]_185\ : in STD_LOGIC;
    \data_sync_reg[2][34]_186\ : in STD_LOGIC;
    \data_sync_reg[2][34]_187\ : in STD_LOGIC;
    \data_sync_reg[2][34]_188\ : in STD_LOGIC;
    \data_sync_reg[2][34]_189\ : in STD_LOGIC;
    \data_sync_reg[2][34]_190\ : in STD_LOGIC;
    \data_sync_reg[2][34]_191\ : in STD_LOGIC;
    \data_sync_reg[2][34]_192\ : in STD_LOGIC;
    \data_sync_reg[2][34]_193\ : in STD_LOGIC;
    \data_sync_reg[2][34]_194\ : in STD_LOGIC;
    \data_sync_reg[2][34]_195\ : in STD_LOGIC;
    \data_sync_reg[2][34]_196\ : in STD_LOGIC;
    \data_sync_reg[2][34]_197\ : in STD_LOGIC;
    \data_sync_reg[2][34]_198\ : in STD_LOGIC;
    \data_sync_reg[2][34]_199\ : in STD_LOGIC;
    \data_sync_reg[2][34]_200\ : in STD_LOGIC;
    \data_sync_reg[2][34]_201\ : in STD_LOGIC;
    \data_sync_reg[2][34]_202\ : in STD_LOGIC;
    \data_sync_reg[2][34]_203\ : in STD_LOGIC;
    \data_sync_reg[2][34]_204\ : in STD_LOGIC;
    \data_sync_reg[2][34]_205\ : in STD_LOGIC;
    \data_sync_reg[2][34]_206\ : in STD_LOGIC;
    \data_sync_reg[2][34]_207\ : in STD_LOGIC;
    \data_sync_reg[2][34]_208\ : in STD_LOGIC;
    \data_sync_reg[2][34]_209\ : in STD_LOGIC;
    \data_sync_reg[2][34]_210\ : in STD_LOGIC;
    \data_sync_reg[2][34]_211\ : in STD_LOGIC;
    \data_sync_reg[2][34]_212\ : in STD_LOGIC;
    \data_sync_reg[2][34]_213\ : in STD_LOGIC;
    \data_sync_reg[2][34]_214\ : in STD_LOGIC;
    \data_sync_reg[2][34]_215\ : in STD_LOGIC;
    \data_sync_reg[2][34]_216\ : in STD_LOGIC;
    \data_sync_reg[2][34]_217\ : in STD_LOGIC;
    \data_sync_reg[2][34]_218\ : in STD_LOGIC;
    \data_sync_reg[2][34]_219\ : in STD_LOGIC;
    \data_sync_reg[2][34]_220\ : in STD_LOGIC;
    \data_sync_reg[2][34]_221\ : in STD_LOGIC;
    \data_sync_reg[2][34]_222\ : in STD_LOGIC;
    \data_sync_reg[2][34]_223\ : in STD_LOGIC;
    \data_sync_reg[2][34]_224\ : in STD_LOGIC;
    \data_sync_reg[2][34]_225\ : in STD_LOGIC;
    \data_sync_reg[2][34]_226\ : in STD_LOGIC;
    \data_sync_reg[2][34]_227\ : in STD_LOGIC;
    \data_sync_reg[2][34]_228\ : in STD_LOGIC;
    \data_sync_reg[2][34]_229\ : in STD_LOGIC;
    \data_sync_reg[2][34]_230\ : in STD_LOGIC;
    \data_sync_reg[2][34]_231\ : in STD_LOGIC;
    \data_sync_reg[2][34]_232\ : in STD_LOGIC;
    \data_sync_reg[2][34]_233\ : in STD_LOGIC;
    \data_sync_reg[2][34]_234\ : in STD_LOGIC;
    \data_sync_reg[2][34]_235\ : in STD_LOGIC;
    \data_sync_reg[2][34]_236\ : in STD_LOGIC;
    \data_sync_reg[2][34]_237\ : in STD_LOGIC;
    \data_sync_reg[2][34]_238\ : in STD_LOGIC;
    \data_sync_reg[2][34]_239\ : in STD_LOGIC;
    \data_sync_reg[2][34]_240\ : in STD_LOGIC;
    \data_sync_reg[2][34]_241\ : in STD_LOGIC;
    \data_sync_reg[2][34]_242\ : in STD_LOGIC;
    \data_sync_reg[2][34]_243\ : in STD_LOGIC;
    \data_sync_reg[2][34]_244\ : in STD_LOGIC;
    \data_sync_reg[2][34]_245\ : in STD_LOGIC;
    \data_sync_reg[2][34]_246\ : in STD_LOGIC;
    \data_sync_reg[2][34]_247\ : in STD_LOGIC;
    \data_sync_reg[2][34]_248\ : in STD_LOGIC;
    \data_sync_reg[2][34]_249\ : in STD_LOGIC;
    \data_sync_reg[2][34]_250\ : in STD_LOGIC;
    \data_sync_reg[2][34]_251\ : in STD_LOGIC;
    \data_sync_reg[2][34]_252\ : in STD_LOGIC;
    \data_sync_reg[2][34]_253\ : in STD_LOGIC;
    \data_sync_reg[2][34]_254\ : in STD_LOGIC;
    \data_sync_reg[2][34]_255\ : in STD_LOGIC;
    \data_sync_reg[2][34]_256\ : in STD_LOGIC;
    \data_sync_reg[2][34]_257\ : in STD_LOGIC;
    \data_sync_reg[2][34]_258\ : in STD_LOGIC;
    \data_sync_reg[2][34]_259\ : in STD_LOGIC;
    \data_sync_reg[2][34]_260\ : in STD_LOGIC;
    \data_sync_reg[2][34]_261\ : in STD_LOGIC;
    \data_sync_reg[2][34]_262\ : in STD_LOGIC;
    \data_sync_reg[2][34]_263\ : in STD_LOGIC;
    \data_sync_reg[2][34]_264\ : in STD_LOGIC;
    \data_sync_reg[2][34]_265\ : in STD_LOGIC;
    \data_sync_reg[2][34]_266\ : in STD_LOGIC;
    \gen_v0chroma_start_reg[0]\ : in STD_LOGIC;
    \data_sync_reg[2][34]_267\ : in STD_LOGIC;
    \data_sync_reg[2][34]_268\ : in STD_LOGIC;
    \data_sync_reg[2][34]_269\ : in STD_LOGIC;
    \data_sync_reg[2][34]_270\ : in STD_LOGIC;
    \data_sync_reg[2][34]_271\ : in STD_LOGIC;
    \data_sync_reg[2][34]_272\ : in STD_LOGIC;
    \data_sync_reg[2][34]_273\ : in STD_LOGIC;
    \data_sync_reg[2][34]_274\ : in STD_LOGIC;
    \data_sync_reg[2][34]_275\ : in STD_LOGIC;
    \data_sync_reg[2][34]_276\ : in STD_LOGIC;
    \data_sync_reg[2][34]_277\ : in STD_LOGIC;
    \data_sync_reg[2][34]_278\ : in STD_LOGIC;
    \data_sync_reg[2][34]_279\ : in STD_LOGIC;
    \data_sync_reg[2][34]_280\ : in STD_LOGIC;
    \data_sync_reg[2][34]_281\ : in STD_LOGIC;
    \data_sync_reg[2][34]_282\ : in STD_LOGIC;
    \data_sync_reg[2][34]_283\ : in STD_LOGIC;
    \data_sync_reg[2][34]_284\ : in STD_LOGIC;
    \data_sync_reg[2][34]_285\ : in STD_LOGIC;
    \data_sync_reg[2][34]_286\ : in STD_LOGIC;
    \data_sync_reg[2][34]_287\ : in STD_LOGIC;
    \data_sync_reg[2][34]_288\ : in STD_LOGIC;
    \data_sync_reg[2][34]_289\ : in STD_LOGIC;
    \data_sync_reg[2][34]_290\ : in STD_LOGIC;
    \data_sync_reg[2][34]_291\ : in STD_LOGIC;
    \data_sync_reg[2][34]_292\ : in STD_LOGIC;
    \data_sync_reg[2][34]_293\ : in STD_LOGIC;
    \data_sync_reg[2][34]_294\ : in STD_LOGIC;
    \data_sync_reg[2][34]_295\ : in STD_LOGIC;
    \data_sync_reg[2][34]_296\ : in STD_LOGIC;
    \data_sync_reg[2][34]_297\ : in STD_LOGIC;
    \data_sync_reg[2][34]_298\ : in STD_LOGIC;
    \data_sync_reg[2][34]_299\ : in STD_LOGIC;
    \data_sync_reg[2][34]_300\ : in STD_LOGIC;
    \data_sync_reg[2][34]_301\ : in STD_LOGIC;
    \data_sync_reg[2][34]_302\ : in STD_LOGIC;
    \data_sync_reg[2][34]_303\ : in STD_LOGIC;
    \data_sync_reg[2][34]_304\ : in STD_LOGIC;
    \data_sync_reg[2][34]_305\ : in STD_LOGIC;
    \data_sync_reg[2][34]_306\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[15]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[14]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[7]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[6]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[5]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[4]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[3]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[2]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[1]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_err_reg[0]\ : in STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[30]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[29]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[28]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[27]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[26]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[25]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[24]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[23]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[22]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[21]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[20]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[19]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[18]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[17]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[16]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[15]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[14]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[13]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[12]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[11]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[10]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[9]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[8]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[7]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[6]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[5]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[4]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[3]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[2]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[1]\ : in STD_LOGIC;
    \GEN_HAS_IRQ.intr_stat_reg[0]\ : in STD_LOGIC;
    \GEN_SEL_DELAY[3].sel_int_reg[3][0]\ : in STD_LOGIC;
    \core_status_regs[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[14]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI4_LITE_INTERFACE.core_regs_reg\ : in STD_LOGIC_VECTOR ( 383 downto 0 );
    \core_status_regs[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[2]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_status_regs[4]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_mux_tree : entity is "mux_tree";
end linux_bd_v_tc_0_0_mux_tree;

architecture STRUCTURE of linux_bd_v_tc_0_0_mux_tree is
  signal \^axi4_lite_interface.ipif_rddata_reg[0]\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3_n_0\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4_n_0\ : STD_LOGIC;
  signal \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\ : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sel_int[2]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \GEN_SEL_DELAY[1].sel_int_reg[1][0]\ : label is "GEN_SEL_DELAY[1].sel_int_reg[1][0]";
  attribute ORIG_CELL_NAME of \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep\ : label is "GEN_SEL_DELAY[1].sel_int_reg[1][0]";
  attribute ORIG_CELL_NAME of \GEN_SEL_DELAY[2].sel_int_reg[2][0]\ : label is "GEN_SEL_DELAY[2].sel_int_reg[2][0]";
  attribute ORIG_CELL_NAME of \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep\ : label is "GEN_SEL_DELAY[2].sel_int_reg[2][0]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3 ";
  attribute srl_bus_name of \GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5] ";
  attribute srl_name of \GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4 ";
begin
  \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\ <= \^axi4_lite_interface.ipif_rddata_reg[0]\;
\AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(0),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(0),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(0),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(0)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(10),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(10),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(10),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(10)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(11),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(11),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(11),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(11)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(12),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(12),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(12),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(12)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(13),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(13),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(13),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(13)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(14),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(14),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(14),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(14)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(15),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(15),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(15),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(15)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(16),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(16),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(16),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(16)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(17),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(17),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(17),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(17)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(18),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(18),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(18),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(18)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(19),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(19),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(19),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(19)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(1),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(1),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(1),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(1)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(20),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(20),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(20),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(20)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(21),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(21),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(21),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(21)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(22),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(22),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(22),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(22)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(23),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(23),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(23),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(23)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(24),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(24),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(24),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(24)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(25),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(25),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(25),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(25)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(26),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(26),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(26),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(26)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(27),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(27),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(27),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(27)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(28),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(28),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(28),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(28)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(29),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(29),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(29),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(29)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(2),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(2),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(2),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(2)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(30),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(30),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(30),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(30)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(31),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(31),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(31),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(31)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(3),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(3),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(3),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(3)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(4),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(4),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(4),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(5),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(5),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(5),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(5)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(6),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(6),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(6),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(6)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(7),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(7),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(7),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(7)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(8),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(8),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(8),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(8)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(9),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(9),
      I2 => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(9),
      I4 => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      O => genr_data(9)
    );
\GEN_SEL_DELAY[1].sel_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => out_data(1),
      Q => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      R => '0'
    );
\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => out_data(1),
      Q => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      R => '0'
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \sel_int[2]_1\(0),
      Q => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\,
      R => '0'
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \sel_int[2]_1\(0),
      Q => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      R => '0'
    );
\GEN_SEL_DELAY[2].sel_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => out_data(2),
      Q => \sel_int[2]_1\(0),
      R => '0'
    );
\GEN_SEL_DELAY[4].sel_int_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3_n_0\,
      Q => \^axi4_lite_interface.ipif_rddata_reg[0]\,
      R => '0'
    );
\GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => vid_aclk,
      D => out_data(3),
      Q => \GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3_n_0\
    );
\GEN_SEL_DELAY[5].sel_int_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4_n_0\,
      Q => \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0]\,
      R => '0'
    );
\GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => vid_aclk,
      D => out_data(4),
      Q => \GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4_n_0\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[0]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[10]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[11]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[12]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[13]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[14]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[15]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[16]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[17]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[18]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[19]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[1]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[20]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[21]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[22]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[23]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[24]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[25]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[26]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[27]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[28]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[29]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[2]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[30]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[3]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[4]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[5]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[6]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[7]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[8]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat_reg[9]\,
      Q => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[0]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[14]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[15]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[1]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[2]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[3]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[4]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[5]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[6]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err_reg[7]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\,
      Q => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]\,
      Q => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_306\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_296\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_295\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_294\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_293\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_292\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_291\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_290\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_289\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_288\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_287\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_305\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_286\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_285\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_284\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_283\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_282\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_281\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_280\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_279\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_278\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_277\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_304\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_276\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_275\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_303\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_302\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_301\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_300\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_299\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_298\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_297\,
      Q => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_274\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_265\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_264\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_263\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_262\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_261\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_260\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_259\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_258\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_257\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_256\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_273\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_255\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_254\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_253\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_252\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_251\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_250\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_249\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_248\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_247\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_246\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_272\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_245\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_244\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_271\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_270\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_269\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_268\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_267\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \gen_v0chroma_start_reg[0]\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_266\,
      Q => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_243\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_233\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_232\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_231\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_230\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_229\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_228\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_227\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_226\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_225\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_224\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_242\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_223\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_222\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_221\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_220\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_219\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_218\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_217\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_216\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_215\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_214\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_241\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_213\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_212\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_240\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_239\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_238\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_237\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_236\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_235\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_234\,
      Q => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_211\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_201\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_200\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_199\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_198\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_197\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_196\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_195\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_194\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_193\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_192\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_210\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_191\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_190\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_189\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_188\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_187\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_186\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_185\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_184\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_183\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_182\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_209\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_181\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_180\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_208\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_207\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_206\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_205\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_204\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_203\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_202\,
      Q => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_179\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_169\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_168\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_167\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_166\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_165\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_164\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_163\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_162\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_161\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_160\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_178\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_159\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_158\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_157\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_156\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_155\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_154\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_153\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_152\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_151\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_150\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_177\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_149\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_148\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_176\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_175\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_174\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_173\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_172\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_171\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_170\,
      Q => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\(26),
      I1 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(0),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(72),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(48),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(24),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(0),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(0),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(0),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(168),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(144),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(120),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(96),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(10),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(10),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(10),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(10),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(10),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(10),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(82),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(58),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(34),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(10),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(178),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(154),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(130),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(106),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(11),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(11),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(11),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(11),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(11),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(11),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(83),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(59),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(35),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(11),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(179),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(155),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(131),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(107),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(12),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(12),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(12),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(12),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(12),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(12),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(0),
      I1 => \core_status_regs[2]\(0),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(0),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(0),
      I1 => \core_status_regs[6]\(0),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(0),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(0),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(13),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(13),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(13),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(13),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(13),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(13),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(1),
      I1 => \core_status_regs[2]\(1),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(1),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(1),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(1),
      I1 => \core_status_regs[6]\(1),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(1),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(1),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(14),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(14),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(14),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(14),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(14),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(14),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(2),
      I1 => \core_status_regs[2]\(2),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(2),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(2),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(2),
      I1 => \core_status_regs[6]\(2),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(2),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(2),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(15),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(15),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(15),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(15),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(15),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(15),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(3),
      I1 => \core_status_regs[2]\(3),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(3),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(3),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(3),
      I1 => \core_status_regs[6]\(3),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(3),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(3),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\(26),
      I1 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(16),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(16),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(84),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(60),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(36),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(12),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(16),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(16),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(16),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(16),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(180),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(156),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(132),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(108),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(17),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(17),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(17),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(17),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(17),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(17),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(85),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(61),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(37),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(13),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(181),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(157),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(133),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(109),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(18),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(18),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(18),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(18),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(18),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(18),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(86),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(62),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(38),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(14),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(182),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(158),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(134),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(110),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(19),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(19),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(19),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(19),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(19),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(19),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(87),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(63),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(39),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(15),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(183),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(159),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(135),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(111),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\(26),
      I1 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(1),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(1),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(73),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(49),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(25),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(1),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(1),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(1),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(1),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(1),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(169),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(145),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(121),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(97),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(20),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(20),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(20),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(20),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(20),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(20),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(88),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(64),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(40),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(16),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(184),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(160),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(136),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(112),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(21),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(21),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(21),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(21),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(21),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(21),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(89),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(65),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(41),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(17),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(185),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(161),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(137),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(113),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(22),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(22),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(22),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(22),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(22),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(22),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(90),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(66),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(42),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(18),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(186),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(162),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(138),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(114),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(23),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(23),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(23),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(23),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(23),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(23),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(91),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(67),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(43),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(19),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(187),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(163),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(139),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(115),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(24),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(24),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(24),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(24),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(24),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(24),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(92),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(68),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(44),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(20),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(188),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(164),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(140),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(116),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\(26),
      I1 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(25),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(25),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(93),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(69),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(45),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(21),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(25),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(25),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(25),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(25),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(189),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(165),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(141),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(117),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\(26),
      I1 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(26),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(26),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(94),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(70),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(46),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(22),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(26),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(26),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(26),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(26),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(190),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(166),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(142),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(118),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(27),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(27),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(27),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(27),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(27),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(27),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(95),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(71),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(47),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(23),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(191),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(167),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(143),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(119),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(28),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(28),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(28),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(28),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(28),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(28),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(4),
      I1 => \core_status_regs[2]\(4),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(4),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(4),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(4),
      I1 => \core_status_regs[6]\(4),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(4),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(4),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(29),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(29),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(29),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(29),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(29),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(29),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(5),
      I1 => \core_status_regs[2]\(5),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(5),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(5),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(5),
      I1 => \core_status_regs[6]\(5),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(5),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(5),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(2),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(2),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(2),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(2),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(2),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(2),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(74),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(50),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(26),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(2),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(170),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(146),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(122),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(98),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(30),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(30),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(30),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(30),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(30),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(30),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(6),
      I1 => \core_status_regs[2]\(6),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(6),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(6),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(6),
      I1 => \core_status_regs[6]\(6),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(6),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(6),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(31),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(31),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(31),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(31),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(31),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(31),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[3]\(7),
      I1 => \core_status_regs[2]\(7),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[1]\(7),
      I4 => out_data(0),
      I5 => \core_status_regs[0]\(7),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[7]\(7),
      I1 => \core_status_regs[6]\(7),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[5]\(7),
      I4 => out_data(0),
      I5 => \core_status_regs[4]\(7),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0\(26),
      I1 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(3),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(3),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(75),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(51),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(27),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(3),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(3),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(3),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(3),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(3),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(171),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(147),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(123),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(99),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(4),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(4),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(4),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(4),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(4),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(4),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(76),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(52),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(28),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(4),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(172),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(148),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(124),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(100),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(5),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(5),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(5),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(5),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(5),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(5),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(77),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(53),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(29),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(5),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(173),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(149),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(125),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(101),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(6),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(6),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(6),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(6),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(6),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(6),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(78),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(54),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(30),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(6),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(174),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(150),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(126),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(102),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(7),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(7),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(7),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(7),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(7),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(7),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(79),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(55),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(31),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(7),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(175),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(151),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(127),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(103),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(8),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(8),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(8),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(8),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(8),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(8),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(80),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(56),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(32),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(8),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(176),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(152),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(128),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(104),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2_n_0\,
      I1 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I2 => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20\(9),
      I3 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19\(9),
      I5 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15\(9),
      I1 => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16\(9),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17\(9),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18\(9),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(81),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(57),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(33),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(9),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(177),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(153),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(129),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(105),
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_147\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_137\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_136\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_135\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_134\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_133\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_132\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_131\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_130\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_129\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_128\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_146\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_127\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_126\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_125\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_124\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_123\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_122\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_121\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_120\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_119\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_118\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_145\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_117\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_116\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_144\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_143\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_142\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_141\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_140\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_139\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_138\,
      Q => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_115\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_105\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_104\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_103\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_102\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_101\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_100\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_99\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_98\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_97\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_96\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_114\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_95\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_94\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_93\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_92\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_91\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_90\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_89\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_88\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_87\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_86\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_113\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_85\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_84\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_112\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_111\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_110\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_109\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_108\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_107\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_106\,
      Q => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_83\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_73\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_72\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_71\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_70\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_69\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_68\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_67\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_66\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_65\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_64\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_82\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_63\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_62\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_61\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_60\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_59\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_58\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_57\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_56\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_55\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_54\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_81\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_53\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_52\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_80\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_79\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_78\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_77\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_76\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_75\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_74\,
      Q => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_51\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_50\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_49\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \intr_status_int_reg[12]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_48\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \intr_status_int_reg[13]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_47\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_46\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9]\,
      Q => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_45\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_44\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_43\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_42\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_41\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_40\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_39\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_38\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_37\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_36\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_35\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_34\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_33\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_32\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_31\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_30\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_29\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_28\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_27\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_26\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_25\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_24\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\,
      Q => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_23\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_22\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_21\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_20\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_19\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_18\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]\,
      Q => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_17\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_16\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_15\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_14\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_13\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_12\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]\,
      Q => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_11\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_10\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_9\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_8\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_7\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_6\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]\,
      Q => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_5\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_4\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_3\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_2\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_1\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync_reg[2][34]_0\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9]\,
      Q => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(0),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(0),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(10),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(10),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(11),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(11),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(12),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(12),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \time_status_regs[28]\(0),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(13),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \time_status_regs[28]\(1),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(14),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \time_status_regs[28]\(2),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(15),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(13),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(16),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(14),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(17),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(15),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(18),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(16),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(19),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(1),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(1),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(17),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(20),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(18),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(21),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(19),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(22),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(20),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(23),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(21),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(24),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(22),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(25),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(23),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(26),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(24),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(27),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(25),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(28),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \time_status_regs[28]\(3),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(29),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(2),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(2),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \time_status_regs[28]\(4),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(30),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \time_status_regs[28]\(5),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(31),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(3),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(3),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(4),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(4),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(5),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(5),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(6),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(6),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(7),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(7),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(8),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(8),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => Q(9),
      Q => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(9),
      R => out_data(0)
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(0),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(0),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(0),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(264),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(240),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(216),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(192),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(0),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(0),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(0),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(360),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(336),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(312),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(288),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(10),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(10),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(10),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(10),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(274),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(250),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(226),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(202),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(10),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(10),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(10),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(10),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(370),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(346),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(322),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(298),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(11),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(11),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(11),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(11),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(275),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(251),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(227),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(203),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(11),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(11),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(11),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(11),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(371),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(347),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(323),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(299),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(12),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(12),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(12),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(12),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(0),
      I1 => \core_status_regs[10]\(0),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(0),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(12),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(12),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(12),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(12),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(0),
      I1 => \core_status_regs[14]\(0),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(0),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(0),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(13),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(13),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(13),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(13),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(1),
      I1 => \core_status_regs[10]\(1),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(1),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(1),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(13),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(13),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(13),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(13),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(1),
      I1 => \core_status_regs[14]\(1),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(1),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(1),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(14),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(14),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(14),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(14),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(2),
      I1 => \core_status_regs[10]\(2),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(2),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(2),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(14),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(14),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(14),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(14),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(2),
      I1 => \core_status_regs[14]\(2),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(2),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(2),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(15),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(15),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(15),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(15),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(3),
      I1 => \core_status_regs[10]\(3),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(3),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(3),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(15),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(15),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(15),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(15),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(3),
      I1 => \core_status_regs[14]\(3),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(3),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(3),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(16),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(16),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(16),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(16),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(276),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(252),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(228),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(204),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(16),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(16),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(16),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(16),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(372),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(348),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(324),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(300),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(17),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(17),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(17),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(17),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(277),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(253),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(229),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(205),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(17),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(17),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(17),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(17),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(373),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(349),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(325),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(301),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(18),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(18),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(18),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(18),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(278),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(254),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(230),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(206),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(18),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(18),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(18),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(18),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(374),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(350),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(326),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(302),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(19),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(19),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(19),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(19),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(279),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(255),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(231),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(207),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(19),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(19),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(19),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(19),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(375),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(351),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(327),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(303),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(1),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(1),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(1),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(1),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(265),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(241),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(217),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(193),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(1),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(1),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(1),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(1),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(361),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(337),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(313),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(289),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(20),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(20),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(20),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(20),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(280),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(256),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(232),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(208),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(20),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(20),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(20),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(20),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(376),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(352),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(328),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(304),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(21),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(21),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(21),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(21),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(281),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(257),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(233),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(209),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(21),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(21),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(21),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(21),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(377),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(353),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(329),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(305),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(22),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(22),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(22),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(22),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(282),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(258),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(234),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(210),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(22),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(22),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(22),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(22),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(378),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(354),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(330),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(306),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(23),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(23),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(23),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(23),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(283),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(259),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(235),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(211),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(23),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(23),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(23),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(23),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(379),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(355),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(331),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(307),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(24),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(24),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(24),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(24),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(284),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(260),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(236),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(212),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(24),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(24),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(24),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(24),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(380),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(356),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(332),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(308),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(25),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(25),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(25),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(25),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(285),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(261),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(237),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(213),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(25),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(25),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(25),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(25),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(381),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(357),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(333),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(309),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(26),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(26),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(26),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(26),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(286),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(262),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(238),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(214),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(26),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(26),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(26),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(26),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(382),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(358),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(334),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(310),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(27),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(27),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(27),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(27),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(287),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(263),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(239),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(215),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(27),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(27),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(27),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(27),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(383),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(359),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(335),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(311),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(28),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(28),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(28),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(28),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(4),
      I1 => \core_status_regs[10]\(4),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(4),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(4),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(28),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(28),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(28),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(28),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(4),
      I1 => \core_status_regs[14]\(4),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(4),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(4),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(29),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(29),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(29),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(29),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(5),
      I1 => \core_status_regs[10]\(5),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(5),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(5),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(29),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(29),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(29),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(29),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(5),
      I1 => \core_status_regs[14]\(5),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(5),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(5),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(2),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(2),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(2),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(2),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(266),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(242),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(218),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(194),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(2),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(2),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(2),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(2),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(362),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(338),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(314),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(290),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(30),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(30),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(30),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(30),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(6),
      I1 => \core_status_regs[10]\(6),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(6),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(6),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(30),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(30),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(30),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(30),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(6),
      I1 => \core_status_regs[14]\(6),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(6),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(6),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(31),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(31),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(31),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(31),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[11]\(7),
      I1 => \core_status_regs[10]\(7),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[9]\(7),
      I4 => out_data(0),
      I5 => \core_status_regs[8]\(7),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(31),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(31),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(31),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(31),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \core_status_regs[15]\(7),
      I1 => \core_status_regs[14]\(7),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \core_status_regs[13]\(7),
      I4 => out_data(0),
      I5 => \core_status_regs[12]\(7),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(3),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(3),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(3),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(3),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(267),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(243),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(219),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(195),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(3),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(3),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(3),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(3),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(363),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(339),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(315),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(291),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(4),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(4),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(4),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(4),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(268),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(244),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(220),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(196),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(4),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(4),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(4),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(4),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(364),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(340),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(316),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(292),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(5),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(5),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(5),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(5),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(269),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(245),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(221),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(197),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(5),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(5),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(5),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(5),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(365),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(341),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(317),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(293),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(6),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(6),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(6),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(6),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(270),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(246),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(222),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(198),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(6),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(6),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(6),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(6),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(366),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(342),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(318),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(294),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(7),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(7),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(7),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(7),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(271),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(247),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(223),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(199),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(7),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(7),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(7),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(7),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(367),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(343),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(319),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(295),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(8),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(8),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(8),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(8),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(272),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(248),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(224),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(200),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(8),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(8),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(8),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(8),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(368),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(344),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(320),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(296),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10\(9),
      I1 => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11\(9),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12\(9),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13\(9),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(273),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(249),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(225),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(201),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6\(9),
      I1 => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7\(9),
      I2 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I3 => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8\(9),
      I4 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I5 => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9\(9),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.core_regs_reg\(369),
      I1 => \AXI4_LITE_INTERFACE.core_regs_reg\(345),
      I2 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I3 => \AXI4_LITE_INTERFACE.core_regs_reg\(321),
      I4 => out_data(0),
      I5 => \AXI4_LITE_INTERFACE.core_regs_reg\(297),
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_0\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1_n_0\,
      S => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0_n_0\,
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_0\,
      O => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0\,
      S => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(0),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(0),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(0),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(10),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(10),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(10),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(11),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(11),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(11),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(12),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(12),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(12),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(13),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(13),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(13),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(14),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(14),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(14),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(15),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(15),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(15),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(16),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(16),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(16),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(17),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(17),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(17),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(18),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(18),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(18),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(19),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(19),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(19),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(1),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(1),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(1),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(20),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(20),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(20),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(21),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(21),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(21),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(22),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(22),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(22),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(23),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(23),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(23),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(24),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(24),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(24),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(25),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(25),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(25),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(26),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(26),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(26),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(27),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(27),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(27),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(28),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(28),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(28),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(29),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(29),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(29),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(2),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(2),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(2),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(30),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(30),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(30),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_SEL_DELAY[3].sel_int_reg[3][0]\,
      I1 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I2 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]\,
      I1 => \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]\,
      I2 => out_data(0),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(31),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(31),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(31),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(3),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(3),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(3),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(4),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(4),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(4),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(5),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(5),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(5),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(6),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(6),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(6),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(7),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(7),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(7),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(8),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(8),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(8),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3\(9),
      I1 => \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0\,
      I2 => \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2\(9),
      I3 => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0\,
      I4 => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4\(9),
      O => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(0),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(10),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(11),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(12),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(13),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(14),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(15),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(16),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(17),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(18),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(19),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(1),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(20),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(21),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(22),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(23),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(24),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(25),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(26),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(27),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(28),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(29),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(2),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(30),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(31),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(3),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(4),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(5),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(6),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(7),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(8),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1_n_0\,
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5\(9),
      R => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \linux_bd_v_tc_0_0_mux_tree__parameterized0\ is
  port (
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0\ : out STD_LOGIC;
    core_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_aclk : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]\ : in STD_LOGIC;
    \core_status_regs[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[16]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_1\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_2\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_3\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_4\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_5\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_6\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_7\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_8\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_9\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_10\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_11\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_12\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_13\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_14\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_15\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_16\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_17\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_18\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_19\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_20\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_21\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_22\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_23\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_24\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_25\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_26\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_27\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_28\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_29\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_30\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_31\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_32\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_33\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_34\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_35\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_36\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_37\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_38\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_39\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_40\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_41\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_42\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_43\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_44\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_45\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_46\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_47\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_48\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_49\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_50\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_51\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_52\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_53\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_54\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_55\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_56\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_57\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_58\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_59\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_60\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_61\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_62\ : in STD_LOGIC;
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_63\ : in STD_LOGIC;
    \GEN_SEL_DELAY[4].sel_int_reg[4][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \linux_bd_v_tc_0_0_mux_tree__parameterized0\ : entity is "mux_tree";
end \linux_bd_v_tc_0_0_mux_tree__parameterized0\;

architecture STRUCTURE of \linux_bd_v_tc_0_0_mux_tree__parameterized0\ is
  signal \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\ : STD_LOGIC;
  signal \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 ";
begin
  \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0\ <= \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\;
\AXI4_LITE_INTERFACE.ipif_RdData[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(0),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(0),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(0),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(0)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(10),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(10),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(10),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(10)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(11),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(11),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(11),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(11)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(12),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(12),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(12),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(12)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(13),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(13),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(13),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(13)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(14),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(14),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(14),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(14)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(15),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(15),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(15),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(15)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(16),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(16),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(16),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(16)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(17),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(17),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(17),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(17)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(18),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(18),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(18),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(18)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(19),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(19),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(19),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(19)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(1),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(1),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(1),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(1)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(20),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(20),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(20),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(20)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(21),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(21),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(21),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(21)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(22),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(22),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(22),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(22)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(23),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(23),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(23),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(23)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(24),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(24),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(24),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(24)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(25),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(25),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(25),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(25)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(26),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(26),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(26),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(26)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(27),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(27),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(27),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(27)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(28),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(28),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(28),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(28)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(29),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(29),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(29),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(29)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(2),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(2),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(2),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(2)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(30),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(30),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(30),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(30)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(31),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(31),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(31),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(31)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(3),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(3),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(3),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(3)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(4),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(4),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(4),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(4)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(5),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(5),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(5),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(5)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(6),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(6),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(6),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(6)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(7),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(7),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(7),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(7)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(8),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(8),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(8),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(8)
    );
\AXI4_LITE_INTERFACE.ipif_RdData[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(9),
      I1 => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(9),
      I2 => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      I3 => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(9),
      I4 => \GEN_SEL_DELAY[4].sel_int_reg[4][0]\,
      O => core_data(9)
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0\,
      Q => \^gen_tree.gen_branch[5].gen_mux_reg.data_out_reg_reg[5][31]_0\,
      R => '0'
    );
\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => vid_aclk,
      D => out_data(0),
      Q => \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0\
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_63\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_53\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_52\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_51\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_50\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_49\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_48\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_47\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_46\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_45\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_44\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_62\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_43\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_42\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_41\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_40\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_39\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_38\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_37\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_36\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_35\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_34\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_61\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_33\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_32\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_60\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_59\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_58\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_57\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_56\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_55\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_54\,
      Q => \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_31\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(0),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_21\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(10),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_20\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(11),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_19\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(12),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_18\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(13),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_17\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(14),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_16\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(15),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_15\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(16),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_14\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(17),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_13\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(18),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_12\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(19),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_30\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(1),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_11\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(20),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_10\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(21),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_9\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(22),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_8\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(23),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_7\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(24),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_6\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(25),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_5\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(26),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_4\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(27),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_3\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(28),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_2\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(29),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_29\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(2),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_1\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(30),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(31),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_28\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(3),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_27\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(4),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_26\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(5),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_25\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(6),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_24\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(7),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_23\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(8),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_SEL_DELAY[2].sel_int_reg[2][0]_22\,
      Q => \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1\(9),
      R => '0'
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(0),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(0),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(10),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(10),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(11),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(11),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(0),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(12),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(1),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(13),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(2),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(14),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(3),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(15),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(12),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(16),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(13),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(17),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(14),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(18),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(15),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(19),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(1),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(1),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(16),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(20),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(17),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(21),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(18),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(22),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(19),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(23),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(20),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(24),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(21),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(25),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(22),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(26),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(23),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(27),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(4),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(28),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(5),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(29),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(2),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(2),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(6),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(30),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_status_regs[16]\(7),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(31),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(3),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(3),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(4),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(4),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(5),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(5),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(6),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(6),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(7),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(7),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(8),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(8),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \core_control_regs[16]\(9),
      Q => \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0\(9),
      R => \GEN_SEL_DELAY[2].sel_int_reg[2][0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_tc_generator is
  port (
    fsync_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    hsync_out : out STD_LOGIC;
    hblank_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    vblank_out : out STD_LOGIC;
    active_video_out : out STD_LOGIC;
    active_chroma_out : out STD_LOGIC;
    reg_update : out STD_LOGIC;
    \intr_status_int_reg[13]\ : out STD_LOGIC;
    \intr_status_int_reg[13]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \time_control_regs[19]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    vresetn : in STD_LOGIC;
    \time_control_regs[21]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \time_control_regs[16]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    fsync_in : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clken : in STD_LOGIC;
    gen_clken : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    core_d : in STD_LOGIC;
    gen_active_video_d : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_vblank_d : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \time_control_regs[22]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \time_control_regs[24]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \time_control_regs[25]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \time_control_regs[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_tc_generator : entity is "tc_generator";
end linux_bd_v_tc_0_0_tc_generator;

architecture STRUCTURE of linux_bd_v_tc_0_0_tc_generator is
  signal active_chroma_i_1_n_0 : STD_LOGIC;
  signal active_video0 : STD_LOGIC;
  signal active_video_int_i_1_n_0 : STD_LOGIC;
  signal active_video_int_i_2_n_0 : STD_LOGIC;
  signal active_video_int_i_3_n_0 : STD_LOGIC;
  signal active_video_int_i_5_n_0 : STD_LOGIC;
  signal active_video_int_i_6_n_0 : STD_LOGIC;
  signal active_video_int_i_7_n_0 : STD_LOGIC;
  signal active_video_int_i_8_n_0 : STD_LOGIC;
  signal active_video_int_reg_i_4_n_1 : STD_LOGIC;
  signal active_video_int_reg_i_4_n_2 : STD_LOGIC;
  signal active_video_int_reg_i_4_n_3 : STD_LOGIC;
  signal active_video_int_reg_n_0 : STD_LOGIC;
  signal \^active_video_out\ : STD_LOGIC;
  signal all_cfg0 : STD_LOGIC;
  signal all_cfg_i_1_n_0 : STD_LOGIC;
  signal all_cfg_i_2_n_0 : STD_LOGIC;
  signal all_cfg_i_3_n_0 : STD_LOGIC;
  signal all_cfg_i_4_n_0 : STD_LOGIC;
  signal all_cfg_i_5_n_0 : STD_LOGIC;
  signal all_cfg_reg_n_0 : STD_LOGIC;
  signal chroma_skip : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp10_out : STD_LOGIC;
  signal eqOp11_out : STD_LOGIC;
  signal eqOp12_out : STD_LOGIC;
  signal eqOp13_out : STD_LOGIC;
  signal eqOp14_out : STD_LOGIC;
  signal eqOp1_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal eqOp4_out : STD_LOGIC;
  signal eqOp5_out : STD_LOGIC;
  signal eqOp6_out : STD_LOGIC;
  signal eqOp7_out : STD_LOGIC;
  signal eqOp8_out : STD_LOGIC;
  signal eqOp9_out : STD_LOGIC;
  signal \^fsync_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fsync_out0 : STD_LOGIC;
  signal \fsync_out[0]_i_10_n_0\ : STD_LOGIC;
  signal \fsync_out[0]_i_11_n_0\ : STD_LOGIC;
  signal \fsync_out[0]_i_12_n_0\ : STD_LOGIC;
  signal \fsync_out[0]_i_13_n_0\ : STD_LOGIC;
  signal \fsync_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \fsync_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \fsync_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \fsync_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \fsync_out_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \fsync_out_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \fsync_out_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \fsync_out_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \fsync_out_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \fsync_out_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \fsync_out_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal h_count0 : STD_LOGIC;
  signal \h_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \h_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \h_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \h_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \h_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \h_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \h_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \h_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \h_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \h_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \h_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \h_count[8]_i_5_n_0\ : STD_LOGIC;
  signal h_count_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \h_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \h_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \h_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \h_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \h_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \h_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \h_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \h_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \h_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \h_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \h_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \h_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \h_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \h_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \h_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \h_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal hblank0 : STD_LOGIC;
  signal hblank_int_i_10_n_0 : STD_LOGIC;
  signal hblank_int_i_11_n_0 : STD_LOGIC;
  signal hblank_int_i_1_n_0 : STD_LOGIC;
  signal hblank_int_i_4_n_0 : STD_LOGIC;
  signal hblank_int_i_5_n_0 : STD_LOGIC;
  signal hblank_int_i_6_n_0 : STD_LOGIC;
  signal hblank_int_i_7_n_0 : STD_LOGIC;
  signal hblank_int_i_8_n_0 : STD_LOGIC;
  signal hblank_int_i_9_n_0 : STD_LOGIC;
  signal hblank_int_reg_i_2_n_1 : STD_LOGIC;
  signal hblank_int_reg_i_2_n_2 : STD_LOGIC;
  signal hblank_int_reg_i_2_n_3 : STD_LOGIC;
  signal hblank_int_reg_i_3_n_1 : STD_LOGIC;
  signal hblank_int_reg_i_3_n_2 : STD_LOGIC;
  signal hblank_int_reg_i_3_n_3 : STD_LOGIC;
  signal hblank_int_reg_n_0 : STD_LOGIC;
  signal hbp_start : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal hfp_start : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal hsync0 : STD_LOGIC;
  signal hsync_int_i_10_n_0 : STD_LOGIC;
  signal hsync_int_i_11_n_0 : STD_LOGIC;
  signal hsync_int_i_1_n_0 : STD_LOGIC;
  signal hsync_int_i_4_n_0 : STD_LOGIC;
  signal hsync_int_i_5_n_0 : STD_LOGIC;
  signal hsync_int_i_6_n_0 : STD_LOGIC;
  signal hsync_int_i_7_n_0 : STD_LOGIC;
  signal hsync_int_i_8_n_0 : STD_LOGIC;
  signal hsync_int_i_9_n_0 : STD_LOGIC;
  signal hsync_int_reg_i_2_n_1 : STD_LOGIC;
  signal hsync_int_reg_i_2_n_2 : STD_LOGIC;
  signal hsync_int_reg_i_2_n_3 : STD_LOGIC;
  signal hsync_int_reg_i_3_n_1 : STD_LOGIC;
  signal hsync_int_reg_i_3_n_2 : STD_LOGIC;
  signal hsync_int_reg_i_3_n_3 : STD_LOGIC;
  signal hsync_int_reg_n_0 : STD_LOGIC;
  signal hsync_start : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal htotal : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal htotal_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \htotal_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \htotal_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \htotal_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \htotal_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \htotal_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \htotal_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \htotal_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \htotal_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \htotal_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \htotal_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \htotal_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \htotal_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \htotal_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \htotal_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \htotal_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \htotal_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \htotal_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \htotal_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \htotal_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \htotal_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \htotal_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \htotal_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \htotal_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal last_line_i_1_n_0 : STD_LOGIC;
  signal last_line_i_3_n_0 : STD_LOGIC;
  signal last_line_i_4_n_0 : STD_LOGIC;
  signal last_line_i_5_n_0 : STD_LOGIC;
  signal last_line_i_6_n_0 : STD_LOGIC;
  signal last_line_reg_i_2_n_1 : STD_LOGIC;
  signal last_line_reg_i_2_n_2 : STD_LOGIC;
  signal last_line_reg_i_2_n_3 : STD_LOGIC;
  signal last_line_reg_n_0 : STD_LOGIC;
  signal line_end : STD_LOGIC;
  signal line_end_i_1_n_0 : STD_LOGIC;
  signal line_end_i_3_n_0 : STD_LOGIC;
  signal line_end_i_4_n_0 : STD_LOGIC;
  signal line_end_i_5_n_0 : STD_LOGIC;
  signal line_end_i_6_n_0 : STD_LOGIC;
  signal line_end_i_7_n_0 : STD_LOGIC;
  signal line_end_reg_i_2_n_1 : STD_LOGIC;
  signal line_end_reg_i_2_n_2 : STD_LOGIC;
  signal line_end_reg_i_2_n_3 : STD_LOGIC;
  signal line_end_v : STD_LOGIC;
  signal line_end_v_i_1_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \param_cfg[0]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[10]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[1]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[2]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[3]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[4]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[5]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[6]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[7]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[8]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg[9]_i_1_n_0\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[0]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[10]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[1]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[2]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[3]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[4]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[5]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[6]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[7]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[8]\ : STD_LOGIC;
  signal \param_cfg_reg_n_0_[9]\ : STD_LOGIC;
  signal sw_enable_d : STD_LOGIC;
  signal sw_enable_d_i_1_n_0 : STD_LOGIC;
  signal sw_enable_d_i_2_n_0 : STD_LOGIC;
  signal v0active_start_hori : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal v0bp_start : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal v0bp_start_hori : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal v0fp_start : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal v0fp_start0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \v0fp_start[11]_i_2_n_0\ : STD_LOGIC;
  signal \v0fp_start[11]_i_3_n_0\ : STD_LOGIC;
  signal \v0fp_start[11]_i_4_n_0\ : STD_LOGIC;
  signal \v0fp_start[11]_i_5_n_0\ : STD_LOGIC;
  signal \v0fp_start[3]_i_2_n_0\ : STD_LOGIC;
  signal \v0fp_start[3]_i_3_n_0\ : STD_LOGIC;
  signal \v0fp_start[3]_i_4_n_0\ : STD_LOGIC;
  signal \v0fp_start[3]_i_5_n_0\ : STD_LOGIC;
  signal \v0fp_start[7]_i_2_n_0\ : STD_LOGIC;
  signal \v0fp_start[7]_i_3_n_0\ : STD_LOGIC;
  signal \v0fp_start[7]_i_4_n_0\ : STD_LOGIC;
  signal \v0fp_start[7]_i_5_n_0\ : STD_LOGIC;
  signal v0fp_start_hori : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \v0fp_start_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \v0fp_start_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \v0fp_start_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \v0fp_start_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \v0fp_start_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \v0fp_start_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \v0fp_start_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \v0fp_start_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \v0fp_start_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \v0fp_start_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \v0fp_start_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal v0sync_start : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal v0sync_start_hori : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal v0total : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal v0total0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \v0total[11]_i_2_n_0\ : STD_LOGIC;
  signal \v0total[11]_i_3_n_0\ : STD_LOGIC;
  signal \v0total[11]_i_4_n_0\ : STD_LOGIC;
  signal \v0total[11]_i_5_n_0\ : STD_LOGIC;
  signal \v0total[3]_i_2_n_0\ : STD_LOGIC;
  signal \v0total[3]_i_3_n_0\ : STD_LOGIC;
  signal \v0total[3]_i_4_n_0\ : STD_LOGIC;
  signal \v0total[3]_i_5_n_0\ : STD_LOGIC;
  signal \v0total[7]_i_2_n_0\ : STD_LOGIC;
  signal \v0total[7]_i_3_n_0\ : STD_LOGIC;
  signal \v0total[7]_i_4_n_0\ : STD_LOGIC;
  signal \v0total[7]_i_5_n_0\ : STD_LOGIC;
  signal \v0total_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \v0total_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \v0total_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \v0total_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \v0total_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \v0total_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \v0total_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \v0total_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \v0total_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \v0total_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \v0total_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal v_count0 : STD_LOGIC;
  signal \v_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \v_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \v_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \v_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \v_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \v_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \v_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \v_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \v_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \v_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \v_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \v_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \v_count[8]_i_5_n_0\ : STD_LOGIC;
  signal v_count_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \v_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \v_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \v_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \v_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \v_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \v_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \v_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \v_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \v_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \v_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \v_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \v_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \v_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \v_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \v_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \v_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal vblank0 : STD_LOGIC;
  signal vblank_int : STD_LOGIC;
  signal vblank_int_i_10_n_0 : STD_LOGIC;
  signal vblank_int_i_11_n_0 : STD_LOGIC;
  signal vblank_int_i_12_n_0 : STD_LOGIC;
  signal vblank_int_i_13_n_0 : STD_LOGIC;
  signal vblank_int_i_14_n_0 : STD_LOGIC;
  signal vblank_int_i_15_n_0 : STD_LOGIC;
  signal vblank_int_i_16_n_0 : STD_LOGIC;
  signal vblank_int_i_1_n_0 : STD_LOGIC;
  signal vblank_int_i_5_n_0 : STD_LOGIC;
  signal vblank_int_i_6_n_0 : STD_LOGIC;
  signal vblank_int_i_7_n_0 : STD_LOGIC;
  signal vblank_int_i_8_n_0 : STD_LOGIC;
  signal vblank_int_i_9_n_0 : STD_LOGIC;
  signal vblank_int_reg_i_2_n_1 : STD_LOGIC;
  signal vblank_int_reg_i_2_n_2 : STD_LOGIC;
  signal vblank_int_reg_i_2_n_3 : STD_LOGIC;
  signal vblank_int_reg_i_3_n_1 : STD_LOGIC;
  signal vblank_int_reg_i_3_n_2 : STD_LOGIC;
  signal vblank_int_reg_i_3_n_3 : STD_LOGIC;
  signal vblank_int_reg_i_4_n_1 : STD_LOGIC;
  signal vblank_int_reg_i_4_n_2 : STD_LOGIC;
  signal vblank_int_reg_i_4_n_3 : STD_LOGIC;
  signal vblank_int_reg_n_0 : STD_LOGIC;
  signal \^vblank_out\ : STD_LOGIC;
  signal vsync0 : STD_LOGIC;
  signal vsync_int_i_10_n_0 : STD_LOGIC;
  signal vsync_int_i_11_n_0 : STD_LOGIC;
  signal vsync_int_i_12_n_0 : STD_LOGIC;
  signal vsync_int_i_13_n_0 : STD_LOGIC;
  signal vsync_int_i_14_n_0 : STD_LOGIC;
  signal vsync_int_i_15_n_0 : STD_LOGIC;
  signal vsync_int_i_16_n_0 : STD_LOGIC;
  signal vsync_int_i_17_n_0 : STD_LOGIC;
  signal vsync_int_i_18_n_0 : STD_LOGIC;
  signal vsync_int_i_19_n_0 : STD_LOGIC;
  signal vsync_int_i_1_n_0 : STD_LOGIC;
  signal vsync_int_i_20_n_0 : STD_LOGIC;
  signal vsync_int_i_21_n_0 : STD_LOGIC;
  signal vsync_int_i_6_n_0 : STD_LOGIC;
  signal vsync_int_i_7_n_0 : STD_LOGIC;
  signal vsync_int_i_8_n_0 : STD_LOGIC;
  signal vsync_int_i_9_n_0 : STD_LOGIC;
  signal vsync_int_reg_i_2_n_1 : STD_LOGIC;
  signal vsync_int_reg_i_2_n_2 : STD_LOGIC;
  signal vsync_int_reg_i_2_n_3 : STD_LOGIC;
  signal vsync_int_reg_i_3_n_1 : STD_LOGIC;
  signal vsync_int_reg_i_3_n_2 : STD_LOGIC;
  signal vsync_int_reg_i_3_n_3 : STD_LOGIC;
  signal vsync_int_reg_i_4_n_1 : STD_LOGIC;
  signal vsync_int_reg_i_4_n_2 : STD_LOGIC;
  signal vsync_int_reg_i_4_n_3 : STD_LOGIC;
  signal vsync_int_reg_i_5_n_1 : STD_LOGIC;
  signal vsync_int_reg_i_5_n_2 : STD_LOGIC;
  signal vsync_int_reg_i_5_n_3 : STD_LOGIC;
  signal vsync_int_reg_n_0 : STD_LOGIC;
  signal NLW_active_video_int_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fsync_out_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fsync_out_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_h_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hblank_int_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hblank_int_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hsync_int_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hsync_int_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_htotal_1_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_last_line_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_end_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v0fp_start_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_v0total_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_v_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vblank_int_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vblank_int_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vblank_int_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vsync_int_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vsync_int_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vsync_int_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vsync_int_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_VIDEO_CTRL_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of active_video_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of active_video_int_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of active_video_int_i_3 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of all_cfg_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of all_cfg_i_3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of all_cfg_i_4 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of all_cfg_i_5 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \intr_status_int[13]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \intr_status_int[13]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of line_end_i_3 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \param_cfg[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \param_cfg[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \param_cfg[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \param_cfg[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \param_cfg[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \param_cfg[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \param_cfg[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \param_cfg[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \param_cfg[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \param_cfg[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \param_cfg[9]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of sw_enable_d_i_2 : label is "soft_lutpair8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \v0fp_start_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \v0fp_start_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \v0fp_start_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \v0total_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \v0total_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \v0total_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of vblank_i_1 : label is "soft_lutpair7";
begin
  active_video_out <= \^active_video_out\;
  fsync_out(0) <= \^fsync_out\(0);
  vblank_out <= \^vblank_out\;
U_VIDEO_CTRL_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \^fsync_out\(0),
      I1 => \genr_control_regs[0]\(1),
      I2 => \genr_control_regs[0]\(0),
      I3 => core_d,
      O => reg_update
    );
active_chroma_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[19]\(5),
      O => active_chroma_i_1_n_0
    );
active_chroma_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => active_chroma_i_1_n_0,
      Q => active_chroma_out,
      R => vblank_int
    );
active_video_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \time_control_regs[19]\(4),
      I1 => hblank_int_reg_n_0,
      I2 => active_video_int_reg_n_0,
      O => active_video0
    );
active_video_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8ABAFFFF"
    )
        port map (
      I0 => active_video_int_reg_n_0,
      I1 => active_video_int_i_2_n_0,
      I2 => chroma_skip,
      I3 => active_video_int_i_3_n_0,
      I4 => all_cfg_reg_n_0,
      I5 => all_cfg0,
      O => active_video_int_i_1_n_0
    );
active_video_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => eqOp10_out,
      I1 => eqOp4_out,
      I2 => eqOp1_out,
      I3 => eqOp9_out,
      O => active_video_int_i_2_n_0
    );
active_video_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => eqOp4_out,
      I1 => eqOp10_out,
      O => active_video_int_i_3_n_0
    );
active_video_int_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => v_count_reg(11),
      I1 => v_count_reg(9),
      I2 => v_count_reg(10),
      O => active_video_int_i_5_n_0
    );
active_video_int_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => v_count_reg(8),
      I1 => v_count_reg(6),
      I2 => v_count_reg(7),
      O => active_video_int_i_6_n_0
    );
active_video_int_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => v_count_reg(5),
      I1 => v_count_reg(3),
      I2 => v_count_reg(4),
      O => active_video_int_i_7_n_0
    );
active_video_int_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => v_count_reg(2),
      I1 => v_count_reg(0),
      I2 => v_count_reg(1),
      O => active_video_int_i_8_n_0
    );
active_video_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => active_video_int_i_1_n_0,
      Q => active_video_int_reg_n_0,
      R => '0'
    );
active_video_int_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp1_out,
      CO(2) => active_video_int_reg_i_4_n_1,
      CO(1) => active_video_int_reg_i_4_n_2,
      CO(0) => active_video_int_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_active_video_int_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => active_video_int_i_5_n_0,
      S(2) => active_video_int_i_6_n_0,
      S(1) => active_video_int_i_7_n_0,
      S(0) => active_video_int_i_8_n_0
    );
active_video_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => active_video0,
      Q => \^active_video_out\,
      R => vblank_int
    );
all_cfg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557555700020000"
    )
        port map (
      I0 => chroma_skip,
      I1 => all_cfg_i_2_n_0,
      I2 => all_cfg_i_3_n_0,
      I3 => all_cfg_i_4_n_0,
      I4 => all_cfg_i_5_n_0,
      I5 => all_cfg_reg_n_0,
      O => all_cfg_i_1_n_0
    );
all_cfg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \param_cfg_reg_n_0_[1]\,
      I1 => \param_cfg_reg_n_0_[9]\,
      I2 => \param_cfg_reg_n_0_[4]\,
      O => all_cfg_i_2_n_0
    );
all_cfg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \param_cfg_reg_n_0_[6]\,
      I1 => \param_cfg_reg_n_0_[3]\,
      I2 => \param_cfg_reg_n_0_[10]\,
      I3 => \param_cfg_reg_n_0_[0]\,
      O => all_cfg_i_3_n_0
    );
all_cfg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \param_cfg_reg_n_0_[8]\,
      I1 => \param_cfg_reg_n_0_[2]\,
      I2 => \param_cfg_reg_n_0_[7]\,
      I3 => \param_cfg_reg_n_0_[5]\,
      O => all_cfg_i_4_n_0
    );
all_cfg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fsync_in,
      I1 => \genr_control_regs[0]\(2),
      O => all_cfg_i_5_n_0
    );
all_cfg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => all_cfg_i_1_n_0,
      Q => all_cfg_reg_n_0,
      R => all_cfg0
    );
\fsync_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => all_cfg0,
      I1 => all_cfg_reg_n_0,
      O => vblank_int
    );
\fsync_out[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(23),
      I1 => v_count_reg(11),
      I2 => v_count_reg(9),
      I3 => \core_control_regs[0]\(21),
      I4 => v_count_reg(10),
      I5 => \core_control_regs[0]\(22),
      O => \fsync_out[0]_i_10_n_0\
    );
\fsync_out[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(20),
      I1 => v_count_reg(8),
      I2 => v_count_reg(6),
      I3 => \core_control_regs[0]\(18),
      I4 => v_count_reg(7),
      I5 => \core_control_regs[0]\(19),
      O => \fsync_out[0]_i_11_n_0\
    );
\fsync_out[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(16),
      I1 => v_count_reg(4),
      I2 => v_count_reg(5),
      I3 => \core_control_regs[0]\(17),
      I4 => v_count_reg(3),
      I5 => \core_control_regs[0]\(15),
      O => \fsync_out[0]_i_12_n_0\
    );
\fsync_out[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(14),
      I1 => v_count_reg(2),
      I2 => v_count_reg(1),
      I3 => \core_control_regs[0]\(13),
      I4 => v_count_reg(0),
      I5 => \core_control_regs[0]\(12),
      O => \fsync_out[0]_i_13_n_0\
    );
\fsync_out[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clken,
      I1 => gen_clken,
      O => chroma_skip
    );
\fsync_out[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eqOp0_out,
      I1 => \fsync_out_reg[0]_i_5_n_0\,
      O => fsync_out0
    );
\fsync_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(11),
      I1 => h_count_reg(11),
      I2 => h_count_reg(9),
      I3 => \core_control_regs[0]\(9),
      I4 => h_count_reg(10),
      I5 => \core_control_regs[0]\(10),
      O => \fsync_out[0]_i_6_n_0\
    );
\fsync_out[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(7),
      I1 => h_count_reg(7),
      I2 => h_count_reg(8),
      I3 => \core_control_regs[0]\(8),
      I4 => h_count_reg(6),
      I5 => \core_control_regs[0]\(6),
      O => \fsync_out[0]_i_7_n_0\
    );
\fsync_out[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(5),
      I1 => h_count_reg(5),
      I2 => h_count_reg(3),
      I3 => \core_control_regs[0]\(3),
      I4 => h_count_reg(4),
      I5 => \core_control_regs[0]\(4),
      O => \fsync_out[0]_i_8_n_0\
    );
\fsync_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => h_count_reg(1),
      I2 => h_count_reg(2),
      I3 => \core_control_regs[0]\(2),
      I4 => h_count_reg(0),
      I5 => \core_control_regs[0]\(0),
      O => \fsync_out[0]_i_9_n_0\
    );
\fsync_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => fsync_out0,
      Q => \^fsync_out\(0),
      R => vblank_int
    );
\fsync_out_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp0_out,
      CO(2) => \fsync_out_reg[0]_i_4_n_1\,
      CO(1) => \fsync_out_reg[0]_i_4_n_2\,
      CO(0) => \fsync_out_reg[0]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_fsync_out_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \fsync_out[0]_i_6_n_0\,
      S(2) => \fsync_out[0]_i_7_n_0\,
      S(1) => \fsync_out[0]_i_8_n_0\,
      S(0) => \fsync_out[0]_i_9_n_0\
    );
\fsync_out_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fsync_out_reg[0]_i_5_n_0\,
      CO(2) => \fsync_out_reg[0]_i_5_n_1\,
      CO(1) => \fsync_out_reg[0]_i_5_n_2\,
      CO(0) => \fsync_out_reg[0]_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_fsync_out_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \fsync_out[0]_i_10_n_0\,
      S(2) => \fsync_out[0]_i_11_n_0\,
      S(1) => \fsync_out[0]_i_12_n_0\,
      S(0) => \fsync_out[0]_i_13_n_0\
    );
\h_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFEF"
    )
        port map (
      I0 => line_end,
      I1 => all_cfg0,
      I2 => all_cfg_reg_n_0,
      I3 => fsync_in,
      I4 => \genr_control_regs[0]\(2),
      O => h_count0
    );
\h_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(3),
      O => \h_count[0]_i_3_n_0\
    );
\h_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(2),
      O => \h_count[0]_i_4_n_0\
    );
\h_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(1),
      O => \h_count[0]_i_5_n_0\
    );
\h_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => h_count_reg(0),
      O => \h_count[0]_i_6_n_0\
    );
\h_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(7),
      O => \h_count[4]_i_2_n_0\
    );
\h_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(6),
      O => \h_count[4]_i_3_n_0\
    );
\h_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(5),
      O => \h_count[4]_i_4_n_0\
    );
\h_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(4),
      O => \h_count[4]_i_5_n_0\
    );
\h_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(11),
      O => \h_count[8]_i_2_n_0\
    );
\h_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(10),
      O => \h_count[8]_i_3_n_0\
    );
\h_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(9),
      O => \h_count[8]_i_4_n_0\
    );
\h_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_count_reg(8),
      O => \h_count[8]_i_5_n_0\
    );
\h_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[0]_i_2_n_7\,
      Q => h_count_reg(0),
      R => h_count0
    );
\h_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \h_count_reg[0]_i_2_n_0\,
      CO(2) => \h_count_reg[0]_i_2_n_1\,
      CO(1) => \h_count_reg[0]_i_2_n_2\,
      CO(0) => \h_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \h_count_reg[0]_i_2_n_4\,
      O(2) => \h_count_reg[0]_i_2_n_5\,
      O(1) => \h_count_reg[0]_i_2_n_6\,
      O(0) => \h_count_reg[0]_i_2_n_7\,
      S(3) => \h_count[0]_i_3_n_0\,
      S(2) => \h_count[0]_i_4_n_0\,
      S(1) => \h_count[0]_i_5_n_0\,
      S(0) => \h_count[0]_i_6_n_0\
    );
\h_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[8]_i_1_n_5\,
      Q => h_count_reg(10),
      R => h_count0
    );
\h_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[8]_i_1_n_4\,
      Q => h_count_reg(11),
      R => h_count0
    );
\h_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[0]_i_2_n_6\,
      Q => h_count_reg(1),
      R => h_count0
    );
\h_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[0]_i_2_n_5\,
      Q => h_count_reg(2),
      R => h_count0
    );
\h_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[0]_i_2_n_4\,
      Q => h_count_reg(3),
      R => h_count0
    );
\h_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[4]_i_1_n_7\,
      Q => h_count_reg(4),
      R => h_count0
    );
\h_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \h_count_reg[0]_i_2_n_0\,
      CO(3) => \h_count_reg[4]_i_1_n_0\,
      CO(2) => \h_count_reg[4]_i_1_n_1\,
      CO(1) => \h_count_reg[4]_i_1_n_2\,
      CO(0) => \h_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \h_count_reg[4]_i_1_n_4\,
      O(2) => \h_count_reg[4]_i_1_n_5\,
      O(1) => \h_count_reg[4]_i_1_n_6\,
      O(0) => \h_count_reg[4]_i_1_n_7\,
      S(3) => \h_count[4]_i_2_n_0\,
      S(2) => \h_count[4]_i_3_n_0\,
      S(1) => \h_count[4]_i_4_n_0\,
      S(0) => \h_count[4]_i_5_n_0\
    );
\h_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[4]_i_1_n_6\,
      Q => h_count_reg(5),
      R => h_count0
    );
\h_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[4]_i_1_n_5\,
      Q => h_count_reg(6),
      R => h_count0
    );
\h_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[4]_i_1_n_4\,
      Q => h_count_reg(7),
      R => h_count0
    );
\h_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[8]_i_1_n_7\,
      Q => h_count_reg(8),
      R => h_count0
    );
\h_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \h_count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_h_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \h_count_reg[8]_i_1_n_1\,
      CO(1) => \h_count_reg[8]_i_1_n_2\,
      CO(0) => \h_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \h_count_reg[8]_i_1_n_4\,
      O(2) => \h_count_reg[8]_i_1_n_5\,
      O(1) => \h_count_reg[8]_i_1_n_6\,
      O(0) => \h_count_reg[8]_i_1_n_7\,
      S(3) => \h_count[8]_i_2_n_0\,
      S(2) => \h_count[8]_i_3_n_0\,
      S(1) => \h_count[8]_i_4_n_0\,
      S(0) => \h_count[8]_i_5_n_0\
    );
\h_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \h_count_reg[8]_i_1_n_6\,
      Q => h_count_reg(9),
      R => h_count0
    );
hblank_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \time_control_regs[19]\(1),
      I1 => hblank_int_reg_n_0,
      O => hblank0
    );
hblank_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2AA0000"
    )
        port map (
      I0 => hblank_int_reg_n_0,
      I1 => eqOp10_out,
      I2 => eqOp9_out,
      I3 => chroma_skip,
      I4 => all_cfg_reg_n_0,
      I5 => all_cfg0,
      O => hblank_int_i_1_n_0
    );
hblank_int_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => h_count_reg(4),
      I1 => h_count_reg(5),
      I2 => h_count_reg(3),
      O => hblank_int_i_10_n_0
    );
hblank_int_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => h_count_reg(1),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      O => hblank_int_i_11_n_0
    );
hblank_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hfp_start(10),
      I1 => h_count_reg(10),
      I2 => h_count_reg(11),
      I3 => hfp_start(11),
      I4 => h_count_reg(9),
      I5 => hfp_start(9),
      O => hblank_int_i_4_n_0
    );
hblank_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hfp_start(8),
      I1 => h_count_reg(8),
      I2 => h_count_reg(7),
      I3 => hfp_start(7),
      I4 => h_count_reg(6),
      I5 => hfp_start(6),
      O => hblank_int_i_5_n_0
    );
hblank_int_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hfp_start(5),
      I1 => h_count_reg(5),
      I2 => h_count_reg(3),
      I3 => hfp_start(3),
      I4 => h_count_reg(4),
      I5 => hfp_start(4),
      O => hblank_int_i_6_n_0
    );
hblank_int_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hfp_start(2),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      I3 => hfp_start(0),
      I4 => h_count_reg(1),
      I5 => hfp_start(1),
      O => hblank_int_i_7_n_0
    );
hblank_int_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => h_count_reg(11),
      I1 => h_count_reg(9),
      I2 => h_count_reg(10),
      O => hblank_int_i_8_n_0
    );
hblank_int_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => h_count_reg(7),
      I1 => h_count_reg(8),
      I2 => h_count_reg(6),
      O => hblank_int_i_9_n_0
    );
hblank_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => hblank_int_i_1_n_0,
      Q => hblank_int_reg_n_0,
      R => '0'
    );
hblank_int_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp10_out,
      CO(2) => hblank_int_reg_i_2_n_1,
      CO(1) => hblank_int_reg_i_2_n_2,
      CO(0) => hblank_int_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hblank_int_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => hblank_int_i_4_n_0,
      S(2) => hblank_int_i_5_n_0,
      S(1) => hblank_int_i_6_n_0,
      S(0) => hblank_int_i_7_n_0
    );
hblank_int_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp9_out,
      CO(2) => hblank_int_reg_i_3_n_1,
      CO(1) => hblank_int_reg_i_3_n_2,
      CO(0) => hblank_int_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hblank_int_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => hblank_int_i_8_n_0,
      S(2) => hblank_int_i_9_n_0,
      S(1) => hblank_int_i_10_n_0,
      S(0) => hblank_int_i_11_n_0
    );
hblank_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => hblank0,
      Q => hblank_out,
      R => vblank_int
    );
\hbp_start_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(12),
      Q => hbp_start(0),
      R => all_cfg0
    );
\hbp_start_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(22),
      Q => hbp_start(10),
      R => all_cfg0
    );
\hbp_start_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(23),
      Q => hbp_start(11),
      R => all_cfg0
    );
\hbp_start_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(13),
      Q => hbp_start(1),
      R => all_cfg0
    );
\hbp_start_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(14),
      Q => hbp_start(2),
      R => all_cfg0
    );
\hbp_start_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(15),
      Q => hbp_start(3),
      R => all_cfg0
    );
\hbp_start_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(16),
      Q => hbp_start(4),
      R => all_cfg0
    );
\hbp_start_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(17),
      Q => hbp_start(5),
      R => all_cfg0
    );
\hbp_start_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(18),
      Q => hbp_start(6),
      R => all_cfg0
    );
\hbp_start_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(19),
      Q => hbp_start(7),
      R => all_cfg0
    );
\hbp_start_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(20),
      Q => hbp_start(8),
      R => all_cfg0
    );
\hbp_start_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(21),
      Q => hbp_start(9),
      R => all_cfg0
    );
\hfp_start_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(0),
      Q => hfp_start(0),
      R => all_cfg0
    );
\hfp_start_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(10),
      Q => hfp_start(10),
      R => all_cfg0
    );
\hfp_start_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(11),
      Q => hfp_start(11),
      R => all_cfg0
    );
\hfp_start_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(1),
      Q => hfp_start(1),
      R => all_cfg0
    );
\hfp_start_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(2),
      Q => hfp_start(2),
      R => all_cfg0
    );
\hfp_start_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(3),
      Q => hfp_start(3),
      R => all_cfg0
    );
\hfp_start_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(4),
      Q => hfp_start(4),
      R => all_cfg0
    );
\hfp_start_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(5),
      Q => hfp_start(5),
      R => all_cfg0
    );
\hfp_start_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(6),
      Q => hfp_start(6),
      R => all_cfg0
    );
\hfp_start_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(7),
      Q => hfp_start(7),
      R => all_cfg0
    );
\hfp_start_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(8),
      Q => hfp_start(8),
      R => all_cfg0
    );
\hfp_start_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[16]\(9),
      Q => hfp_start(9),
      R => all_cfg0
    );
hsync_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hsync_int_reg_n_0,
      I1 => \time_control_regs[19]\(3),
      O => hsync0
    );
hsync_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4CCFFFFFFFF"
    )
        port map (
      I0 => eqOp12_out,
      I1 => hsync_int_reg_n_0,
      I2 => eqOp11_out,
      I3 => chroma_skip,
      I4 => all_cfg0,
      I5 => all_cfg_reg_n_0,
      O => hsync_int_i_1_n_0
    );
hsync_int_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hbp_start(5),
      I1 => h_count_reg(5),
      I2 => h_count_reg(4),
      I3 => hbp_start(4),
      I4 => h_count_reg(3),
      I5 => hbp_start(3),
      O => hsync_int_i_10_n_0
    );
hsync_int_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hbp_start(2),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      I3 => hbp_start(0),
      I4 => h_count_reg(1),
      I5 => hbp_start(1),
      O => hsync_int_i_11_n_0
    );
hsync_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hsync_start(10),
      I1 => h_count_reg(10),
      I2 => h_count_reg(11),
      I3 => hsync_start(11),
      I4 => h_count_reg(9),
      I5 => hsync_start(9),
      O => hsync_int_i_4_n_0
    );
hsync_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hsync_start(7),
      I1 => h_count_reg(7),
      I2 => h_count_reg(8),
      I3 => hsync_start(8),
      I4 => h_count_reg(6),
      I5 => hsync_start(6),
      O => hsync_int_i_5_n_0
    );
hsync_int_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hsync_start(5),
      I1 => h_count_reg(5),
      I2 => h_count_reg(3),
      I3 => hsync_start(3),
      I4 => h_count_reg(4),
      I5 => hsync_start(4),
      O => hsync_int_i_6_n_0
    );
hsync_int_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hsync_start(2),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      I3 => hsync_start(0),
      I4 => h_count_reg(1),
      I5 => hsync_start(1),
      O => hsync_int_i_7_n_0
    );
hsync_int_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hbp_start(11),
      I1 => h_count_reg(11),
      I2 => h_count_reg(9),
      I3 => hbp_start(9),
      I4 => h_count_reg(10),
      I5 => hbp_start(10),
      O => hsync_int_i_8_n_0
    );
hsync_int_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hbp_start(8),
      I1 => h_count_reg(8),
      I2 => h_count_reg(6),
      I3 => hbp_start(6),
      I4 => h_count_reg(7),
      I5 => hbp_start(7),
      O => hsync_int_i_9_n_0
    );
hsync_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => hsync_int_i_1_n_0,
      Q => hsync_int_reg_n_0,
      R => '0'
    );
hsync_int_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp12_out,
      CO(2) => hsync_int_reg_i_2_n_1,
      CO(1) => hsync_int_reg_i_2_n_2,
      CO(0) => hsync_int_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hsync_int_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => hsync_int_i_4_n_0,
      S(2) => hsync_int_i_5_n_0,
      S(1) => hsync_int_i_6_n_0,
      S(0) => hsync_int_i_7_n_0
    );
hsync_int_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp11_out,
      CO(2) => hsync_int_reg_i_3_n_1,
      CO(1) => hsync_int_reg_i_3_n_2,
      CO(0) => hsync_int_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hsync_int_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => hsync_int_i_8_n_0,
      S(2) => hsync_int_i_9_n_0,
      S(1) => hsync_int_i_10_n_0,
      S(0) => hsync_int_i_11_n_0
    );
hsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => hsync0,
      Q => hsync_out,
      R => vblank_int
    );
\hsync_start_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(0),
      Q => hsync_start(0),
      R => all_cfg0
    );
\hsync_start_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(10),
      Q => hsync_start(10),
      R => all_cfg0
    );
\hsync_start_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(11),
      Q => hsync_start(11),
      R => all_cfg0
    );
\hsync_start_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(1),
      Q => hsync_start(1),
      R => all_cfg0
    );
\hsync_start_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(2),
      Q => hsync_start(2),
      R => all_cfg0
    );
\hsync_start_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(3),
      Q => hsync_start(3),
      R => all_cfg0
    );
\hsync_start_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(4),
      Q => hsync_start(4),
      R => all_cfg0
    );
\hsync_start_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(5),
      Q => hsync_start(5),
      R => all_cfg0
    );
\hsync_start_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(6),
      Q => hsync_start(6),
      R => all_cfg0
    );
\hsync_start_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(7),
      Q => hsync_start(7),
      R => all_cfg0
    );
\hsync_start_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(8),
      Q => hsync_start(8),
      R => all_cfg0
    );
\hsync_start_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[22]\(9),
      Q => hsync_start(9),
      R => all_cfg0
    );
\htotal[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => vresetn,
      I1 => sw_enable_d,
      O => all_cfg0
    );
\htotal_1[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(11),
      O => \htotal_1[11]_i_2_n_0\
    );
\htotal_1[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(10),
      O => \htotal_1[11]_i_3_n_0\
    );
\htotal_1[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(9),
      O => \htotal_1[11]_i_4_n_0\
    );
\htotal_1[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(8),
      O => \htotal_1[11]_i_5_n_0\
    );
\htotal_1[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(3),
      O => \htotal_1[3]_i_2_n_0\
    );
\htotal_1[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(2),
      O => \htotal_1[3]_i_3_n_0\
    );
\htotal_1[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(1),
      O => \htotal_1[3]_i_4_n_0\
    );
\htotal_1[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => htotal(0),
      O => \htotal_1[3]_i_5_n_0\
    );
\htotal_1[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(7),
      O => \htotal_1[7]_i_2_n_0\
    );
\htotal_1[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(6),
      O => \htotal_1[7]_i_3_n_0\
    );
\htotal_1[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(5),
      O => \htotal_1[7]_i_4_n_0\
    );
\htotal_1[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => htotal(4),
      O => \htotal_1[7]_i_5_n_0\
    );
\htotal_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(0),
      Q => htotal_1(0),
      S => vblank_int
    );
\htotal_1_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(10),
      Q => htotal_1(10),
      S => vblank_int
    );
\htotal_1_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(11),
      Q => htotal_1(11),
      S => vblank_int
    );
\htotal_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \htotal_1_reg[7]_i_1_n_0\,
      CO(3) => \NLW_htotal_1_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \htotal_1_reg[11]_i_1_n_1\,
      CO(1) => \htotal_1_reg[11]_i_1_n_2\,
      CO(0) => \htotal_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => htotal(10 downto 8),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3) => \htotal_1[11]_i_2_n_0\,
      S(2) => \htotal_1[11]_i_3_n_0\,
      S(1) => \htotal_1[11]_i_4_n_0\,
      S(0) => \htotal_1[11]_i_5_n_0\
    );
\htotal_1_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(1),
      Q => htotal_1(1),
      S => vblank_int
    );
\htotal_1_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(2),
      Q => htotal_1(2),
      S => vblank_int
    );
\htotal_1_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(3),
      Q => htotal_1(3),
      S => vblank_int
    );
\htotal_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \htotal_1_reg[3]_i_1_n_0\,
      CO(2) => \htotal_1_reg[3]_i_1_n_1\,
      CO(1) => \htotal_1_reg[3]_i_1_n_2\,
      CO(0) => \htotal_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => htotal(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \htotal_1[3]_i_2_n_0\,
      S(2) => \htotal_1[3]_i_3_n_0\,
      S(1) => \htotal_1[3]_i_4_n_0\,
      S(0) => \htotal_1[3]_i_5_n_0\
    );
\htotal_1_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(4),
      Q => htotal_1(4),
      S => vblank_int
    );
\htotal_1_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(5),
      Q => htotal_1(5),
      S => vblank_int
    );
\htotal_1_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(6),
      Q => htotal_1(6),
      S => vblank_int
    );
\htotal_1_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(7),
      Q => htotal_1(7),
      S => vblank_int
    );
\htotal_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \htotal_1_reg[3]_i_1_n_0\,
      CO(3) => \htotal_1_reg[7]_i_1_n_0\,
      CO(2) => \htotal_1_reg[7]_i_1_n_1\,
      CO(1) => \htotal_1_reg[7]_i_1_n_2\,
      CO(0) => \htotal_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => htotal(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \htotal_1[7]_i_2_n_0\,
      S(2) => \htotal_1[7]_i_3_n_0\,
      S(1) => \htotal_1[7]_i_4_n_0\,
      S(0) => \htotal_1[7]_i_5_n_0\
    );
\htotal_1_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(8),
      Q => htotal_1(8),
      S => vblank_int
    );
\htotal_1_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => minusOp(9),
      Q => htotal_1(9),
      S => vblank_int
    );
\htotal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(0),
      Q => htotal(0),
      R => all_cfg0
    );
\htotal_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(10),
      Q => htotal(10),
      R => all_cfg0
    );
\htotal_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(11),
      Q => htotal(11),
      R => all_cfg0
    );
\htotal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(1),
      Q => htotal(1),
      R => all_cfg0
    );
\htotal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(2),
      Q => htotal(2),
      R => all_cfg0
    );
\htotal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(3),
      Q => htotal(3),
      R => all_cfg0
    );
\htotal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(4),
      Q => htotal(4),
      R => all_cfg0
    );
\htotal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(5),
      Q => htotal(5),
      R => all_cfg0
    );
\htotal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(6),
      Q => htotal(6),
      R => all_cfg0
    );
\htotal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(7),
      Q => htotal(7),
      R => all_cfg0
    );
\htotal_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(8),
      Q => htotal(8),
      R => all_cfg0
    );
\htotal_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => D(9),
      Q => htotal(9),
      R => all_cfg0
    );
\intr_status_int[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"755D"
    )
        port map (
      I0 => intc_if(0),
      I1 => gen_vblank_d,
      I2 => \^vblank_out\,
      I3 => \time_control_regs[19]\(0),
      O => \intr_status_int_reg[13]_0\
    );
\intr_status_int[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => gen_active_video_d,
      I1 => \time_control_regs[19]\(4),
      I2 => \^active_video_out\,
      O => \intr_status_int_reg[13]\
    );
last_line_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => last_line_reg_n_0,
      I1 => chroma_skip,
      I2 => eqOp13_out,
      I3 => all_cfg0,
      I4 => all_cfg_reg_n_0,
      I5 => line_end_i_3_n_0,
      O => last_line_i_1_n_0
    );
last_line_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0total(11),
      I1 => v_count_reg(11),
      I2 => v_count_reg(9),
      I3 => v0total(9),
      I4 => v_count_reg(10),
      I5 => v0total(10),
      O => last_line_i_3_n_0
    );
last_line_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0total(7),
      I1 => v_count_reg(7),
      I2 => v_count_reg(8),
      I3 => v0total(8),
      I4 => v_count_reg(6),
      I5 => v0total(6),
      O => last_line_i_4_n_0
    );
last_line_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0total(4),
      I1 => v_count_reg(4),
      I2 => v_count_reg(5),
      I3 => v0total(5),
      I4 => v_count_reg(3),
      I5 => v0total(3),
      O => last_line_i_5_n_0
    );
last_line_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0total(2),
      I1 => v_count_reg(2),
      I2 => v_count_reg(0),
      I3 => v0total(0),
      I4 => v_count_reg(1),
      I5 => v0total(1),
      O => last_line_i_6_n_0
    );
last_line_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => last_line_i_1_n_0,
      Q => last_line_reg_n_0,
      R => '0'
    );
last_line_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp13_out,
      CO(2) => last_line_reg_i_2_n_1,
      CO(1) => last_line_reg_i_2_n_2,
      CO(0) => last_line_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_line_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => last_line_i_3_n_0,
      S(2) => last_line_i_4_n_0,
      S(1) => last_line_i_5_n_0,
      S(0) => last_line_i_6_n_0
    );
line_end_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => chroma_skip,
      I1 => eqOp14_out,
      I2 => line_end_i_3_n_0,
      I3 => all_cfg_reg_n_0,
      I4 => all_cfg0,
      I5 => line_end,
      O => line_end_i_1_n_0
    );
line_end_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fsync_in,
      I1 => \genr_control_regs[0]\(2),
      O => line_end_i_3_n_0
    );
line_end_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => htotal_1(11),
      I1 => h_count_reg(11),
      I2 => h_count_reg(9),
      I3 => htotal_1(9),
      I4 => h_count_reg(10),
      I5 => htotal_1(10),
      O => line_end_i_4_n_0
    );
line_end_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => htotal_1(8),
      I1 => h_count_reg(8),
      I2 => h_count_reg(7),
      I3 => htotal_1(7),
      I4 => h_count_reg(6),
      I5 => htotal_1(6),
      O => line_end_i_5_n_0
    );
line_end_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => htotal_1(4),
      I1 => h_count_reg(4),
      I2 => h_count_reg(5),
      I3 => htotal_1(5),
      I4 => h_count_reg(3),
      I5 => htotal_1(3),
      O => line_end_i_6_n_0
    );
line_end_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => htotal_1(2),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      I3 => htotal_1(0),
      I4 => h_count_reg(1),
      I5 => htotal_1(1),
      O => line_end_i_7_n_0
    );
line_end_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => line_end_i_1_n_0,
      Q => line_end,
      R => '0'
    );
line_end_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp14_out,
      CO(2) => line_end_reg_i_2_n_1,
      CO(1) => line_end_reg_i_2_n_2,
      CO(0) => line_end_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_line_end_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => line_end_i_4_n_0,
      S(2) => line_end_i_5_n_0,
      S(1) => line_end_i_6_n_0,
      S(0) => line_end_i_7_n_0
    );
line_end_v_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002C0000"
    )
        port map (
      I0 => eqOp14_out,
      I1 => line_end_v,
      I2 => chroma_skip,
      I3 => line_end_i_3_n_0,
      I4 => all_cfg_reg_n_0,
      I5 => all_cfg0,
      O => line_end_v_i_1_n_0
    );
line_end_v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => line_end_v_i_1_n_0,
      Q => line_end_v,
      R => '0'
    );
\param_cfg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[0]\,
      O => \param_cfg[0]_i_1_n_0\
    );
\param_cfg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[10]\,
      O => \param_cfg[10]_i_1_n_0\
    );
\param_cfg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[1]\,
      O => \param_cfg[1]_i_1_n_0\
    );
\param_cfg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[2]\,
      O => \param_cfg[2]_i_1_n_0\
    );
\param_cfg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[3]\,
      O => \param_cfg[3]_i_1_n_0\
    );
\param_cfg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[4]\,
      O => \param_cfg[4]_i_1_n_0\
    );
\param_cfg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[5]\,
      O => \param_cfg[5]_i_1_n_0\
    );
\param_cfg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[6]\,
      O => \param_cfg[6]_i_1_n_0\
    );
\param_cfg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[7]\,
      O => \param_cfg[7]_i_1_n_0\
    );
\param_cfg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[8]\,
      O => \param_cfg[8]_i_1_n_0\
    );
\param_cfg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => chroma_skip,
      I1 => \param_cfg_reg_n_0_[9]\,
      O => \param_cfg[9]_i_1_n_0\
    );
\param_cfg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[0]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[0]\,
      R => all_cfg0
    );
\param_cfg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[10]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[10]\,
      R => all_cfg0
    );
\param_cfg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[1]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[1]\,
      R => all_cfg0
    );
\param_cfg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[2]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[2]\,
      R => all_cfg0
    );
\param_cfg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[3]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[3]\,
      R => all_cfg0
    );
\param_cfg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[4]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[4]\,
      R => all_cfg0
    );
\param_cfg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[5]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[5]\,
      R => all_cfg0
    );
\param_cfg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[6]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[6]\,
      R => all_cfg0
    );
\param_cfg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[7]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[7]\,
      R => all_cfg0
    );
\param_cfg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[8]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[8]\,
      R => all_cfg0
    );
\param_cfg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \param_cfg[9]_i_1_n_0\,
      Q => \param_cfg_reg_n_0_[9]\,
      R => all_cfg0
    );
sw_enable_d_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF0000"
    )
        port map (
      I0 => sw_enable_d,
      I1 => line_end_v,
      I2 => last_line_reg_n_0,
      I3 => sw_enable_d_i_2_n_0,
      I4 => vresetn,
      O => sw_enable_d_i_1_n_0
    );
sw_enable_d_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => core_d,
      I1 => \genr_control_regs[0]\(0),
      I2 => \genr_control_regs[0]\(1),
      O => sw_enable_d_i_2_n_0
    );
sw_enable_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sw_enable_d_i_1_n_0,
      Q => sw_enable_d,
      R => '0'
    );
\v0active_start_hori_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(12),
      Q => v0active_start_hori(0),
      R => all_cfg0
    );
\v0active_start_hori_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(22),
      Q => v0active_start_hori(10),
      R => all_cfg0
    );
\v0active_start_hori_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(23),
      Q => v0active_start_hori(11),
      R => all_cfg0
    );
\v0active_start_hori_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(13),
      Q => v0active_start_hori(1),
      R => all_cfg0
    );
\v0active_start_hori_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(14),
      Q => v0active_start_hori(2),
      R => all_cfg0
    );
\v0active_start_hori_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(15),
      Q => v0active_start_hori(3),
      R => all_cfg0
    );
\v0active_start_hori_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(16),
      Q => v0active_start_hori(4),
      R => all_cfg0
    );
\v0active_start_hori_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(17),
      Q => v0active_start_hori(5),
      R => all_cfg0
    );
\v0active_start_hori_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(18),
      Q => v0active_start_hori(6),
      R => all_cfg0
    );
\v0active_start_hori_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(19),
      Q => v0active_start_hori(7),
      R => all_cfg0
    );
\v0active_start_hori_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(20),
      Q => v0active_start_hori(8),
      R => all_cfg0
    );
\v0active_start_hori_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(21),
      Q => v0active_start_hori(9),
      R => all_cfg0
    );
\v0bp_start_hori_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(12),
      Q => v0bp_start_hori(0),
      R => all_cfg0
    );
\v0bp_start_hori_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(22),
      Q => v0bp_start_hori(10),
      R => all_cfg0
    );
\v0bp_start_hori_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(23),
      Q => v0bp_start_hori(11),
      R => all_cfg0
    );
\v0bp_start_hori_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(13),
      Q => v0bp_start_hori(1),
      R => all_cfg0
    );
\v0bp_start_hori_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(14),
      Q => v0bp_start_hori(2),
      R => all_cfg0
    );
\v0bp_start_hori_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(15),
      Q => v0bp_start_hori(3),
      R => all_cfg0
    );
\v0bp_start_hori_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(16),
      Q => v0bp_start_hori(4),
      R => all_cfg0
    );
\v0bp_start_hori_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(17),
      Q => v0bp_start_hori(5),
      R => all_cfg0
    );
\v0bp_start_hori_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(18),
      Q => v0bp_start_hori(6),
      R => all_cfg0
    );
\v0bp_start_hori_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(19),
      Q => v0bp_start_hori(7),
      R => all_cfg0
    );
\v0bp_start_hori_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(20),
      Q => v0bp_start_hori(8),
      R => all_cfg0
    );
\v0bp_start_hori_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(21),
      Q => v0bp_start_hori(9),
      R => all_cfg0
    );
\v0bp_start_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(12),
      Q => v0bp_start(0),
      R => all_cfg0
    );
\v0bp_start_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(22),
      Q => v0bp_start(10),
      R => all_cfg0
    );
\v0bp_start_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(23),
      Q => v0bp_start(11),
      R => all_cfg0
    );
\v0bp_start_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(13),
      Q => v0bp_start(1),
      R => all_cfg0
    );
\v0bp_start_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(14),
      Q => v0bp_start(2),
      R => all_cfg0
    );
\v0bp_start_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(15),
      Q => v0bp_start(3),
      R => all_cfg0
    );
\v0bp_start_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(16),
      Q => v0bp_start(4),
      R => all_cfg0
    );
\v0bp_start_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(17),
      Q => v0bp_start(5),
      R => all_cfg0
    );
\v0bp_start_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(18),
      Q => v0bp_start(6),
      R => all_cfg0
    );
\v0bp_start_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(19),
      Q => v0bp_start(7),
      R => all_cfg0
    );
\v0bp_start_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(20),
      Q => v0bp_start(8),
      R => all_cfg0
    );
\v0bp_start_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(21),
      Q => v0bp_start(9),
      R => all_cfg0
    );
\v0fp_start[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(23),
      O => \v0fp_start[11]_i_2_n_0\
    );
\v0fp_start[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(22),
      O => \v0fp_start[11]_i_3_n_0\
    );
\v0fp_start[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(21),
      O => \v0fp_start[11]_i_4_n_0\
    );
\v0fp_start[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(20),
      O => \v0fp_start[11]_i_5_n_0\
    );
\v0fp_start[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(15),
      O => \v0fp_start[3]_i_2_n_0\
    );
\v0fp_start[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(14),
      O => \v0fp_start[3]_i_3_n_0\
    );
\v0fp_start[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(13),
      O => \v0fp_start[3]_i_4_n_0\
    );
\v0fp_start[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(12),
      O => \v0fp_start[3]_i_5_n_0\
    );
\v0fp_start[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(19),
      O => \v0fp_start[7]_i_2_n_0\
    );
\v0fp_start[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(18),
      O => \v0fp_start[7]_i_3_n_0\
    );
\v0fp_start[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(17),
      O => \v0fp_start[7]_i_4_n_0\
    );
\v0fp_start[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[16]\(16),
      O => \v0fp_start[7]_i_5_n_0\
    );
\v0fp_start_hori_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(0),
      Q => v0fp_start_hori(0),
      R => all_cfg0
    );
\v0fp_start_hori_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(10),
      Q => v0fp_start_hori(10),
      R => all_cfg0
    );
\v0fp_start_hori_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(11),
      Q => v0fp_start_hori(11),
      R => all_cfg0
    );
\v0fp_start_hori_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(1),
      Q => v0fp_start_hori(1),
      R => all_cfg0
    );
\v0fp_start_hori_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(2),
      Q => v0fp_start_hori(2),
      R => all_cfg0
    );
\v0fp_start_hori_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(3),
      Q => v0fp_start_hori(3),
      R => all_cfg0
    );
\v0fp_start_hori_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(4),
      Q => v0fp_start_hori(4),
      R => all_cfg0
    );
\v0fp_start_hori_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(5),
      Q => v0fp_start_hori(5),
      R => all_cfg0
    );
\v0fp_start_hori_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(6),
      Q => v0fp_start_hori(6),
      R => all_cfg0
    );
\v0fp_start_hori_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(7),
      Q => v0fp_start_hori(7),
      R => all_cfg0
    );
\v0fp_start_hori_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(8),
      Q => v0fp_start_hori(8),
      R => all_cfg0
    );
\v0fp_start_hori_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[23]\(9),
      Q => v0fp_start_hori(9),
      R => all_cfg0
    );
\v0fp_start_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(0),
      Q => v0fp_start(0),
      R => all_cfg0
    );
\v0fp_start_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(10),
      Q => v0fp_start(10),
      R => all_cfg0
    );
\v0fp_start_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(11),
      Q => v0fp_start(11),
      R => all_cfg0
    );
\v0fp_start_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v0fp_start_reg[7]_i_1_n_0\,
      CO(3) => \NLW_v0fp_start_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \v0fp_start_reg[11]_i_1_n_1\,
      CO(1) => \v0fp_start_reg[11]_i_1_n_2\,
      CO(0) => \v0fp_start_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \time_control_regs[16]\(22 downto 20),
      O(3 downto 0) => v0fp_start0_in(11 downto 8),
      S(3) => \v0fp_start[11]_i_2_n_0\,
      S(2) => \v0fp_start[11]_i_3_n_0\,
      S(1) => \v0fp_start[11]_i_4_n_0\,
      S(0) => \v0fp_start[11]_i_5_n_0\
    );
\v0fp_start_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(1),
      Q => v0fp_start(1),
      R => all_cfg0
    );
\v0fp_start_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(2),
      Q => v0fp_start(2),
      R => all_cfg0
    );
\v0fp_start_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(3),
      Q => v0fp_start(3),
      R => all_cfg0
    );
\v0fp_start_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v0fp_start_reg[3]_i_1_n_0\,
      CO(2) => \v0fp_start_reg[3]_i_1_n_1\,
      CO(1) => \v0fp_start_reg[3]_i_1_n_2\,
      CO(0) => \v0fp_start_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \time_control_regs[16]\(15 downto 12),
      O(3 downto 0) => v0fp_start0_in(3 downto 0),
      S(3) => \v0fp_start[3]_i_2_n_0\,
      S(2) => \v0fp_start[3]_i_3_n_0\,
      S(1) => \v0fp_start[3]_i_4_n_0\,
      S(0) => \v0fp_start[3]_i_5_n_0\
    );
\v0fp_start_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(4),
      Q => v0fp_start(4),
      R => all_cfg0
    );
\v0fp_start_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(5),
      Q => v0fp_start(5),
      R => all_cfg0
    );
\v0fp_start_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(6),
      Q => v0fp_start(6),
      R => all_cfg0
    );
\v0fp_start_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(7),
      Q => v0fp_start(7),
      R => all_cfg0
    );
\v0fp_start_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v0fp_start_reg[3]_i_1_n_0\,
      CO(3) => \v0fp_start_reg[7]_i_1_n_0\,
      CO(2) => \v0fp_start_reg[7]_i_1_n_1\,
      CO(1) => \v0fp_start_reg[7]_i_1_n_2\,
      CO(0) => \v0fp_start_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \time_control_regs[16]\(19 downto 16),
      O(3 downto 0) => v0fp_start0_in(7 downto 4),
      S(3) => \v0fp_start[7]_i_2_n_0\,
      S(2) => \v0fp_start[7]_i_3_n_0\,
      S(1) => \v0fp_start[7]_i_4_n_0\,
      S(0) => \v0fp_start[7]_i_5_n_0\
    );
\v0fp_start_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(8),
      Q => v0fp_start(8),
      R => all_cfg0
    );
\v0fp_start_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0fp_start0_in(9),
      Q => v0fp_start(9),
      R => all_cfg0
    );
\v0sync_start_hori_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(0),
      Q => v0sync_start_hori(0),
      R => all_cfg0
    );
\v0sync_start_hori_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(10),
      Q => v0sync_start_hori(10),
      R => all_cfg0
    );
\v0sync_start_hori_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(11),
      Q => v0sync_start_hori(11),
      R => all_cfg0
    );
\v0sync_start_hori_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(1),
      Q => v0sync_start_hori(1),
      R => all_cfg0
    );
\v0sync_start_hori_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(2),
      Q => v0sync_start_hori(2),
      R => all_cfg0
    );
\v0sync_start_hori_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(3),
      Q => v0sync_start_hori(3),
      R => all_cfg0
    );
\v0sync_start_hori_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(4),
      Q => v0sync_start_hori(4),
      R => all_cfg0
    );
\v0sync_start_hori_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(5),
      Q => v0sync_start_hori(5),
      R => all_cfg0
    );
\v0sync_start_hori_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(6),
      Q => v0sync_start_hori(6),
      R => all_cfg0
    );
\v0sync_start_hori_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(7),
      Q => v0sync_start_hori(7),
      R => all_cfg0
    );
\v0sync_start_hori_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(8),
      Q => v0sync_start_hori(8),
      R => all_cfg0
    );
\v0sync_start_hori_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[25]\(9),
      Q => v0sync_start_hori(9),
      R => all_cfg0
    );
\v0sync_start_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(0),
      Q => v0sync_start(0),
      R => all_cfg0
    );
\v0sync_start_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(10),
      Q => v0sync_start(10),
      R => all_cfg0
    );
\v0sync_start_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(11),
      Q => v0sync_start(11),
      R => all_cfg0
    );
\v0sync_start_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(1),
      Q => v0sync_start(1),
      R => all_cfg0
    );
\v0sync_start_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(2),
      Q => v0sync_start(2),
      R => all_cfg0
    );
\v0sync_start_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(3),
      Q => v0sync_start(3),
      R => all_cfg0
    );
\v0sync_start_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(4),
      Q => v0sync_start(4),
      R => all_cfg0
    );
\v0sync_start_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(5),
      Q => v0sync_start(5),
      R => all_cfg0
    );
\v0sync_start_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(6),
      Q => v0sync_start(6),
      R => all_cfg0
    );
\v0sync_start_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(7),
      Q => v0sync_start(7),
      R => all_cfg0
    );
\v0sync_start_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(8),
      Q => v0sync_start(8),
      R => all_cfg0
    );
\v0sync_start_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => \time_control_regs[24]\(9),
      Q => v0sync_start(9),
      R => all_cfg0
    );
\v0total[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(11),
      O => \v0total[11]_i_2_n_0\
    );
\v0total[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(10),
      O => \v0total[11]_i_3_n_0\
    );
\v0total[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(9),
      O => \v0total[11]_i_4_n_0\
    );
\v0total[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(8),
      O => \v0total[11]_i_5_n_0\
    );
\v0total[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(3),
      O => \v0total[3]_i_2_n_0\
    );
\v0total[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(2),
      O => \v0total[3]_i_3_n_0\
    );
\v0total[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(1),
      O => \v0total[3]_i_4_n_0\
    );
\v0total[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(0),
      O => \v0total[3]_i_5_n_0\
    );
\v0total[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(7),
      O => \v0total[7]_i_2_n_0\
    );
\v0total[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(6),
      O => \v0total[7]_i_3_n_0\
    );
\v0total[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(5),
      O => \v0total[7]_i_4_n_0\
    );
\v0total[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[21]\(4),
      O => \v0total[7]_i_5_n_0\
    );
\v0total_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(0),
      Q => v0total(0),
      R => all_cfg0
    );
\v0total_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(10),
      Q => v0total(10),
      R => all_cfg0
    );
\v0total_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(11),
      Q => v0total(11),
      R => all_cfg0
    );
\v0total_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v0total_reg[7]_i_1_n_0\,
      CO(3) => \NLW_v0total_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \v0total_reg[11]_i_1_n_1\,
      CO(1) => \v0total_reg[11]_i_1_n_2\,
      CO(0) => \v0total_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \time_control_regs[21]\(10 downto 8),
      O(3 downto 0) => v0total0_in(11 downto 8),
      S(3) => \v0total[11]_i_2_n_0\,
      S(2) => \v0total[11]_i_3_n_0\,
      S(1) => \v0total[11]_i_4_n_0\,
      S(0) => \v0total[11]_i_5_n_0\
    );
\v0total_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(1),
      Q => v0total(1),
      R => all_cfg0
    );
\v0total_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(2),
      Q => v0total(2),
      R => all_cfg0
    );
\v0total_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(3),
      Q => v0total(3),
      R => all_cfg0
    );
\v0total_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v0total_reg[3]_i_1_n_0\,
      CO(2) => \v0total_reg[3]_i_1_n_1\,
      CO(1) => \v0total_reg[3]_i_1_n_2\,
      CO(0) => \v0total_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \time_control_regs[21]\(3 downto 0),
      O(3 downto 0) => v0total0_in(3 downto 0),
      S(3) => \v0total[3]_i_2_n_0\,
      S(2) => \v0total[3]_i_3_n_0\,
      S(1) => \v0total[3]_i_4_n_0\,
      S(0) => \v0total[3]_i_5_n_0\
    );
\v0total_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(4),
      Q => v0total(4),
      R => all_cfg0
    );
\v0total_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(5),
      Q => v0total(5),
      R => all_cfg0
    );
\v0total_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(6),
      Q => v0total(6),
      R => all_cfg0
    );
\v0total_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(7),
      Q => v0total(7),
      R => all_cfg0
    );
\v0total_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v0total_reg[3]_i_1_n_0\,
      CO(3) => \v0total_reg[7]_i_1_n_0\,
      CO(2) => \v0total_reg[7]_i_1_n_1\,
      CO(1) => \v0total_reg[7]_i_1_n_2\,
      CO(0) => \v0total_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \time_control_regs[21]\(7 downto 4),
      O(3 downto 0) => v0total0_in(7 downto 4),
      S(3) => \v0total[7]_i_2_n_0\,
      S(2) => \v0total[7]_i_3_n_0\,
      S(1) => \v0total[7]_i_4_n_0\,
      S(0) => \v0total[7]_i_5_n_0\
    );
\v0total_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(8),
      Q => v0total(8),
      R => all_cfg0
    );
\v0total_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => v0total0_in(9),
      Q => v0total(9),
      R => all_cfg0
    );
\v_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBBFBBBFBBB"
    )
        port map (
      I0 => all_cfg0,
      I1 => all_cfg_reg_n_0,
      I2 => fsync_in,
      I3 => \genr_control_regs[0]\(2),
      I4 => last_line_reg_n_0,
      I5 => line_end_v,
      O => v_count0
    );
\v_count[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => last_line_reg_n_0,
      I1 => chroma_skip,
      I2 => line_end_v,
      O => \v_count[0]_i_2_n_0\
    );
\v_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(3),
      O => \v_count[0]_i_4_n_0\
    );
\v_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(2),
      O => \v_count[0]_i_5_n_0\
    );
\v_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(1),
      O => \v_count[0]_i_6_n_0\
    );
\v_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_count_reg(0),
      O => \v_count[0]_i_7_n_0\
    );
\v_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(7),
      O => \v_count[4]_i_2_n_0\
    );
\v_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(6),
      O => \v_count[4]_i_3_n_0\
    );
\v_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(5),
      O => \v_count[4]_i_4_n_0\
    );
\v_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(4),
      O => \v_count[4]_i_5_n_0\
    );
\v_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(11),
      O => \v_count[8]_i_2_n_0\
    );
\v_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(10),
      O => \v_count[8]_i_3_n_0\
    );
\v_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(9),
      O => \v_count[8]_i_4_n_0\
    );
\v_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_count_reg(8),
      O => \v_count[8]_i_5_n_0\
    );
\v_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[0]_i_3_n_7\,
      Q => v_count_reg(0),
      R => v_count0
    );
\v_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_count_reg[0]_i_3_n_0\,
      CO(2) => \v_count_reg[0]_i_3_n_1\,
      CO(1) => \v_count_reg[0]_i_3_n_2\,
      CO(0) => \v_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \v_count_reg[0]_i_3_n_4\,
      O(2) => \v_count_reg[0]_i_3_n_5\,
      O(1) => \v_count_reg[0]_i_3_n_6\,
      O(0) => \v_count_reg[0]_i_3_n_7\,
      S(3) => \v_count[0]_i_4_n_0\,
      S(2) => \v_count[0]_i_5_n_0\,
      S(1) => \v_count[0]_i_6_n_0\,
      S(0) => \v_count[0]_i_7_n_0\
    );
\v_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[8]_i_1_n_5\,
      Q => v_count_reg(10),
      R => v_count0
    );
\v_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[8]_i_1_n_4\,
      Q => v_count_reg(11),
      R => v_count0
    );
\v_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[0]_i_3_n_6\,
      Q => v_count_reg(1),
      R => v_count0
    );
\v_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[0]_i_3_n_5\,
      Q => v_count_reg(2),
      R => v_count0
    );
\v_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[0]_i_3_n_4\,
      Q => v_count_reg(3),
      R => v_count0
    );
\v_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[4]_i_1_n_7\,
      Q => v_count_reg(4),
      R => v_count0
    );
\v_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_count_reg[0]_i_3_n_0\,
      CO(3) => \v_count_reg[4]_i_1_n_0\,
      CO(2) => \v_count_reg[4]_i_1_n_1\,
      CO(1) => \v_count_reg[4]_i_1_n_2\,
      CO(0) => \v_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \v_count_reg[4]_i_1_n_4\,
      O(2) => \v_count_reg[4]_i_1_n_5\,
      O(1) => \v_count_reg[4]_i_1_n_6\,
      O(0) => \v_count_reg[4]_i_1_n_7\,
      S(3) => \v_count[4]_i_2_n_0\,
      S(2) => \v_count[4]_i_3_n_0\,
      S(1) => \v_count[4]_i_4_n_0\,
      S(0) => \v_count[4]_i_5_n_0\
    );
\v_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[4]_i_1_n_6\,
      Q => v_count_reg(5),
      R => v_count0
    );
\v_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[4]_i_1_n_5\,
      Q => v_count_reg(6),
      R => v_count0
    );
\v_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[4]_i_1_n_4\,
      Q => v_count_reg(7),
      R => v_count0
    );
\v_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[8]_i_1_n_7\,
      Q => v_count_reg(8),
      R => v_count0
    );
\v_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_v_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \v_count_reg[8]_i_1_n_1\,
      CO(1) => \v_count_reg[8]_i_1_n_2\,
      CO(0) => \v_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \v_count_reg[8]_i_1_n_4\,
      O(2) => \v_count_reg[8]_i_1_n_5\,
      O(1) => \v_count_reg[8]_i_1_n_6\,
      O(0) => \v_count_reg[8]_i_1_n_7\,
      S(3) => \v_count[8]_i_2_n_0\,
      S(2) => \v_count[8]_i_3_n_0\,
      S(1) => \v_count[8]_i_4_n_0\,
      S(0) => \v_count[8]_i_5_n_0\
    );
\v_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \v_count[0]_i_2_n_0\,
      D => \v_count_reg[8]_i_1_n_6\,
      Q => v_count_reg(9),
      R => v_count0
    );
vblank_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \time_control_regs[19]\(0),
      I1 => vblank_int_reg_n_0,
      O => vblank0
    );
vblank_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFF80808080"
    )
        port map (
      I0 => chroma_skip,
      I1 => eqOp2_out,
      I2 => eqOp13_out,
      I3 => eqOp4_out,
      I4 => eqOp3_out,
      I5 => vblank_int_reg_n_0,
      O => vblank_int_i_1_n_0
    );
vblank_int_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start(8),
      I1 => v_count_reg(8),
      I2 => v_count_reg(6),
      I3 => v0fp_start(6),
      I4 => v_count_reg(7),
      I5 => v0fp_start(7),
      O => vblank_int_i_10_n_0
    );
vblank_int_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start(5),
      I1 => v_count_reg(5),
      I2 => v_count_reg(3),
      I3 => v0fp_start(3),
      I4 => v_count_reg(4),
      I5 => v0fp_start(4),
      O => vblank_int_i_11_n_0
    );
vblank_int_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start(2),
      I1 => v_count_reg(2),
      I2 => v_count_reg(0),
      I3 => v0fp_start(0),
      I4 => v_count_reg(1),
      I5 => v0fp_start(1),
      O => vblank_int_i_12_n_0
    );
vblank_int_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start_hori(10),
      I1 => h_count_reg(10),
      I2 => h_count_reg(11),
      I3 => v0fp_start_hori(11),
      I4 => h_count_reg(9),
      I5 => v0fp_start_hori(9),
      O => vblank_int_i_13_n_0
    );
vblank_int_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start_hori(8),
      I1 => h_count_reg(8),
      I2 => h_count_reg(6),
      I3 => v0fp_start_hori(6),
      I4 => h_count_reg(7),
      I5 => v0fp_start_hori(7),
      O => vblank_int_i_14_n_0
    );
vblank_int_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start_hori(4),
      I1 => h_count_reg(4),
      I2 => h_count_reg(5),
      I3 => v0fp_start_hori(5),
      I4 => h_count_reg(3),
      I5 => v0fp_start_hori(3),
      O => vblank_int_i_15_n_0
    );
vblank_int_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start_hori(1),
      I1 => h_count_reg(1),
      I2 => h_count_reg(2),
      I3 => v0fp_start_hori(2),
      I4 => h_count_reg(0),
      I5 => v0fp_start_hori(0),
      O => vblank_int_i_16_n_0
    );
vblank_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0active_start_hori(10),
      I1 => h_count_reg(10),
      I2 => h_count_reg(11),
      I3 => v0active_start_hori(11),
      I4 => h_count_reg(9),
      I5 => v0active_start_hori(9),
      O => vblank_int_i_5_n_0
    );
vblank_int_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0active_start_hori(7),
      I1 => h_count_reg(7),
      I2 => h_count_reg(8),
      I3 => v0active_start_hori(8),
      I4 => h_count_reg(6),
      I5 => v0active_start_hori(6),
      O => vblank_int_i_6_n_0
    );
vblank_int_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0active_start_hori(5),
      I1 => h_count_reg(5),
      I2 => h_count_reg(3),
      I3 => v0active_start_hori(3),
      I4 => h_count_reg(4),
      I5 => v0active_start_hori(4),
      O => vblank_int_i_7_n_0
    );
vblank_int_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0active_start_hori(2),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      I3 => v0active_start_hori(0),
      I4 => h_count_reg(1),
      I5 => v0active_start_hori(1),
      O => vblank_int_i_8_n_0
    );
vblank_int_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0fp_start(11),
      I1 => v_count_reg(11),
      I2 => v_count_reg(9),
      I3 => v0fp_start(9),
      I4 => v_count_reg(10),
      I5 => v0fp_start(10),
      O => vblank_int_i_9_n_0
    );
vblank_int_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => vblank_int_i_1_n_0,
      Q => vblank_int_reg_n_0,
      S => vblank_int
    );
vblank_int_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp2_out,
      CO(2) => vblank_int_reg_i_2_n_1,
      CO(1) => vblank_int_reg_i_2_n_2,
      CO(0) => vblank_int_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vblank_int_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => vblank_int_i_5_n_0,
      S(2) => vblank_int_i_6_n_0,
      S(1) => vblank_int_i_7_n_0,
      S(0) => vblank_int_i_8_n_0
    );
vblank_int_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp4_out,
      CO(2) => vblank_int_reg_i_3_n_1,
      CO(1) => vblank_int_reg_i_3_n_2,
      CO(0) => vblank_int_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vblank_int_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => vblank_int_i_9_n_0,
      S(2) => vblank_int_i_10_n_0,
      S(1) => vblank_int_i_11_n_0,
      S(0) => vblank_int_i_12_n_0
    );
vblank_int_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp3_out,
      CO(2) => vblank_int_reg_i_4_n_1,
      CO(1) => vblank_int_reg_i_4_n_2,
      CO(0) => vblank_int_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vblank_int_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => vblank_int_i_13_n_0,
      S(2) => vblank_int_i_14_n_0,
      S(1) => vblank_int_i_15_n_0,
      S(0) => vblank_int_i_16_n_0
    );
vblank_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => vblank0,
      Q => \^vblank_out\,
      R => vblank_int
    );
vsync_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vsync_int_reg_n_0,
      I1 => \time_control_regs[19]\(2),
      O => vsync0
    );
vsync_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF0000000"
    )
        port map (
      I0 => eqOp7_out,
      I1 => eqOp8_out,
      I2 => eqOp6_out,
      I3 => eqOp5_out,
      I4 => chroma_skip,
      I5 => vsync_int_reg_n_0,
      O => vsync_int_i_1_n_0
    );
vsync_int_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start(10),
      I1 => v_count_reg(10),
      I2 => v_count_reg(11),
      I3 => v0sync_start(11),
      I4 => v_count_reg(9),
      I5 => v0sync_start(9),
      O => vsync_int_i_10_n_0
    );
vsync_int_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start(7),
      I1 => v_count_reg(7),
      I2 => v_count_reg(8),
      I3 => v0sync_start(8),
      I4 => v_count_reg(6),
      I5 => v0sync_start(6),
      O => vsync_int_i_11_n_0
    );
vsync_int_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start(5),
      I1 => v_count_reg(5),
      I2 => v_count_reg(3),
      I3 => v0sync_start(3),
      I4 => v_count_reg(4),
      I5 => v0sync_start(4),
      O => vsync_int_i_12_n_0
    );
vsync_int_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start(1),
      I1 => v_count_reg(1),
      I2 => v_count_reg(2),
      I3 => v0sync_start(2),
      I4 => v_count_reg(0),
      I5 => v0sync_start(0),
      O => vsync_int_i_13_n_0
    );
vsync_int_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start(10),
      I1 => v_count_reg(10),
      I2 => v_count_reg(11),
      I3 => v0bp_start(11),
      I4 => v_count_reg(9),
      I5 => v0bp_start(9),
      O => vsync_int_i_14_n_0
    );
vsync_int_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start(8),
      I1 => v_count_reg(8),
      I2 => v_count_reg(6),
      I3 => v0bp_start(6),
      I4 => v_count_reg(7),
      I5 => v0bp_start(7),
      O => vsync_int_i_15_n_0
    );
vsync_int_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start(4),
      I1 => v_count_reg(4),
      I2 => v_count_reg(5),
      I3 => v0bp_start(5),
      I4 => v_count_reg(3),
      I5 => v0bp_start(3),
      O => vsync_int_i_16_n_0
    );
vsync_int_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start(1),
      I1 => v_count_reg(1),
      I2 => v_count_reg(2),
      I3 => v0bp_start(2),
      I4 => v_count_reg(0),
      I5 => v0bp_start(0),
      O => vsync_int_i_17_n_0
    );
vsync_int_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start_hori(11),
      I1 => h_count_reg(11),
      I2 => h_count_reg(9),
      I3 => v0bp_start_hori(9),
      I4 => h_count_reg(10),
      I5 => v0bp_start_hori(10),
      O => vsync_int_i_18_n_0
    );
vsync_int_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start_hori(7),
      I1 => h_count_reg(7),
      I2 => h_count_reg(8),
      I3 => v0bp_start_hori(8),
      I4 => h_count_reg(6),
      I5 => v0bp_start_hori(6),
      O => vsync_int_i_19_n_0
    );
vsync_int_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start_hori(4),
      I1 => h_count_reg(4),
      I2 => h_count_reg(5),
      I3 => v0bp_start_hori(5),
      I4 => h_count_reg(3),
      I5 => v0bp_start_hori(3),
      O => vsync_int_i_20_n_0
    );
vsync_int_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0bp_start_hori(2),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      I3 => v0bp_start_hori(0),
      I4 => h_count_reg(1),
      I5 => v0bp_start_hori(1),
      O => vsync_int_i_21_n_0
    );
vsync_int_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start_hori(11),
      I1 => h_count_reg(11),
      I2 => h_count_reg(9),
      I3 => v0sync_start_hori(9),
      I4 => h_count_reg(10),
      I5 => v0sync_start_hori(10),
      O => vsync_int_i_6_n_0
    );
vsync_int_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start_hori(8),
      I1 => h_count_reg(8),
      I2 => h_count_reg(7),
      I3 => v0sync_start_hori(7),
      I4 => h_count_reg(6),
      I5 => v0sync_start_hori(6),
      O => vsync_int_i_7_n_0
    );
vsync_int_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start_hori(5),
      I1 => h_count_reg(5),
      I2 => h_count_reg(3),
      I3 => v0sync_start_hori(3),
      I4 => h_count_reg(4),
      I5 => v0sync_start_hori(4),
      O => vsync_int_i_8_n_0
    );
vsync_int_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => v0sync_start_hori(2),
      I1 => h_count_reg(2),
      I2 => h_count_reg(0),
      I3 => v0sync_start_hori(0),
      I4 => h_count_reg(1),
      I5 => v0sync_start_hori(1),
      O => vsync_int_i_9_n_0
    );
vsync_int_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => vsync_int_i_1_n_0,
      Q => vsync_int_reg_n_0,
      S => vblank_int
    );
vsync_int_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp7_out,
      CO(2) => vsync_int_reg_i_2_n_1,
      CO(1) => vsync_int_reg_i_2_n_2,
      CO(0) => vsync_int_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vsync_int_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => vsync_int_i_6_n_0,
      S(2) => vsync_int_i_7_n_0,
      S(1) => vsync_int_i_8_n_0,
      S(0) => vsync_int_i_9_n_0
    );
vsync_int_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp8_out,
      CO(2) => vsync_int_reg_i_3_n_1,
      CO(1) => vsync_int_reg_i_3_n_2,
      CO(0) => vsync_int_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vsync_int_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => vsync_int_i_10_n_0,
      S(2) => vsync_int_i_11_n_0,
      S(1) => vsync_int_i_12_n_0,
      S(0) => vsync_int_i_13_n_0
    );
vsync_int_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp6_out,
      CO(2) => vsync_int_reg_i_4_n_1,
      CO(1) => vsync_int_reg_i_4_n_2,
      CO(0) => vsync_int_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vsync_int_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => vsync_int_i_14_n_0,
      S(2) => vsync_int_i_15_n_0,
      S(1) => vsync_int_i_16_n_0,
      S(0) => vsync_int_i_17_n_0
    );
vsync_int_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp5_out,
      CO(2) => vsync_int_reg_i_5_n_1,
      CO(1) => vsync_int_reg_i_5_n_2,
      CO(0) => vsync_int_reg_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vsync_int_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => vsync_int_i_18_n_0,
      S(2) => vsync_int_i_19_n_0,
      S(1) => vsync_int_i_20_n_0,
      S(0) => vsync_int_i_21_n_0
    );
vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => chroma_skip,
      D => vsync0,
      Q => vsync_out,
      R => vblank_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_video_clock_cross is
  port (
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\ : out STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 41 downto 0 );
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_533_out : out STD_LOGIC;
    p_535_out : out STD_LOGIC;
    p_456_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29]\ : out STD_LOGIC;
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30]\ : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.soft_resetn_reg\ : in STD_LOGIC;
    vid_aclk_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    genr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vid_aresetn : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    reg_update : in STD_LOGIC;
    write_ack_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \time_status_regs[27]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \time_status_regs[26]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \time_status_regs[25]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \time_status_regs[24]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \time_status_regs[23]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \time_status_regs[22]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \time_status_regs[21]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \time_status_regs[20]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \time_status_regs[18]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \time_status_regs[19]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \time_status_regs[17]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \time_status_regs[16]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \time_status_regs[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[14]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[13]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[12]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[11]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[10]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[3]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intr_err : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[3]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \genr_status_regs_int_reg[1]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genr_status_regs[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\ : in STD_LOGIC_VECTOR ( 44 downto 0 );
    vid_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_video_clock_cross : entity is "video_clock_cross";
end linux_bd_v_tc_0_0_video_clock_cross;

architecture STRUCTURE of linux_bd_v_tc_0_0_video_clock_cross is
  signal \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0\ : STD_LOGIC;
  signal \data_sync[0]_0\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \data_sync[0]_0\ : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of \data_sync[0]_0\ : signal is "NO";
  attribute shreg_extract : string;
  attribute shreg_extract of \data_sync[0]_0\ : signal is "no";
  signal \data_sync[1]_1\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute async_reg of \data_sync[1]_1\ : signal is "true";
  attribute shift_extract of \data_sync[1]_1\ : signal is "NO";
  attribute shreg_extract of \data_sync[1]_1\ : signal is "no";
  signal \data_sync[2]_2\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute async_reg of \data_sync[2]_2\ : signal is "true";
  attribute shift_extract of \data_sync[2]_2\ : signal is "NO";
  attribute shreg_extract of \data_sync[2]_2\ : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \data_sync_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \data_sync_reg[0][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][34]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][34]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][34]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][34]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][35]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][35]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][35]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][35]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][36]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][36]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][36]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][36]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][37]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][37]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][37]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][37]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][38]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][38]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][38]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][38]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][39]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][39]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][39]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][39]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][40]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][40]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][40]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][40]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][41]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][41]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][41]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][41]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][42]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][42]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][42]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][42]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][43]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][43]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][43]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][43]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][44]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][44]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][44]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][44]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][34]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][34]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][34]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][34]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][35]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][35]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][35]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][35]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][36]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][36]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][36]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][36]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][37]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][37]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][37]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][37]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][38]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][38]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][38]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][38]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][39]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][39]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][39]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][39]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][40]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][40]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][40]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][40]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][41]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][41]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][41]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][41]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][42]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][42]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][42]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][42]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][43]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][43]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][43]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][43]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][44]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][44]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][44]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][44]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][34]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][34]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][34]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][34]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][35]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][35]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][35]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][35]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][36]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][36]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][36]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][36]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][37]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][37]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][37]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][37]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][38]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][38]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][38]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][38]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][39]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][39]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][39]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][39]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][40]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][40]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][40]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][40]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][41]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][41]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][41]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][41]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][42]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][42]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][42]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][42]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][43]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][43]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][43]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][43]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][44]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][44]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][44]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][44]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][9]\ : label is "NO";
begin
  out_data(41) <= \data_sync[2]_2\(42);
  out_data(40 downto 0) <= \data_sync[2]_2\(40 downto 0);
\AXI4_LITE_INTERFACE.core_control_regs_int[0][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(34),
      I3 => \data_sync[2]_2\(35),
      I4 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[10][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[11][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[12][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(38),
      I2 => \data_sync[2]_2\(36),
      I3 => \data_sync[2]_2\(37),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0\,
      O => E(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_sync[2]_2\(37),
      I1 => \data_sync[2]_2\(36),
      I2 => \data_sync[2]_2\(38),
      I3 => vid_aclk_en,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[14][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[15][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \data_sync[2]_2\(38),
      I1 => vid_aclk_en,
      I2 => \data_sync[2]_2\(36),
      I3 => \data_sync[2]_2\(37),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => \data_sync[2]_2\(34),
      I2 => write_ack_int,
      I3 => \data_sync[2]_2\(42),
      O => \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[1][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[3][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[4][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \data_sync[2]_2\(36),
      I1 => \data_sync[2]_2\(38),
      I2 => vid_aclk_en,
      I3 => \data_sync[2]_2\(37),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[5][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[6][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_sync[2]_2\(42),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(35),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[7][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(38),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(36),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(42),
      I3 => \data_sync[2]_2\(34),
      I4 => \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]\(0)
    );
\AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \data_sync[2]_2\(36),
      I1 => \data_sync[2]_2\(37),
      I2 => \data_sync[2]_2\(38),
      I3 => vid_aclk_en,
      O => \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(41),
      I3 => \data_sync[2]_2\(39),
      I4 => \data_sync[2]_2\(35),
      I5 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]\(0)
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \data_sync[2]_2\(37),
      I1 => vid_aclk_en,
      I2 => \data_sync[2]_2\(38),
      I3 => \data_sync[2]_2\(36),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(10),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(2),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(11),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(3),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(12),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(4),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(13),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(5),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(16),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(6),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(17),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(7),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(18),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(8),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(19),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(9),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(20),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(10),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(21),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(11),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(22),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(12),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(23),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(13),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(24),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(14),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(25),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(15),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(26),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(16),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(27),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(17),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(28),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(18),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(29),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(19),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(30),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(20),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(31),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(21),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => \data_sync[2]_2\(34),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I3 => write_ack_int,
      I4 => \data_sync[2]_2\(41),
      I5 => \data_sync[2]_2\(39),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(8),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(0),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0\,
      I1 => \data_sync[2]_2\(9),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => D(1),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\,
      I1 => \data_sync[2]_2\(16),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\(0),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\,
      I1 => \data_sync[2]_2\(17),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\(1),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\,
      I1 => \data_sync[2]_2\(18),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\(2),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\,
      I1 => \data_sync[2]_2\(19),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\(3),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\,
      I1 => \data_sync[2]_2\(20),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\(4),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D080808080"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\,
      I1 => \data_sync[2]_2\(21),
      I2 => \AXI4_LITE_INTERFACE.soft_resetn_reg\,
      I3 => \data_sync[2]_2\(41),
      I4 => vid_aclk_en,
      I5 => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\(5),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(41),
      I3 => \data_sync[2]_2\(39),
      I4 => \data_sync[2]_2\(34),
      I5 => \data_sync[2]_2\(35),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(41),
      I3 => \data_sync[2]_2\(39),
      I4 => \data_sync[2]_2\(35),
      I5 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\(0)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(0),
      I1 => core_data(0),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(0),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(10),
      I1 => core_data(10),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(10),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(11),
      I1 => core_data(11),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(11),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(12),
      I1 => core_data(12),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(12),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(13),
      I1 => core_data(13),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(13),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(14),
      I1 => core_data(14),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(14),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(15),
      I1 => core_data(15),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(15),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(16),
      I1 => core_data(16),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(16),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(17),
      I1 => core_data(17),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(17),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(18),
      I1 => core_data(18),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(18),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(19),
      I1 => core_data(19),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(19),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(1),
      I1 => core_data(1),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(1),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(20),
      I1 => core_data(20),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(20),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(21),
      I1 => core_data(21),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(21),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(22),
      I1 => core_data(22),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(22),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(23),
      I1 => core_data(23),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(23),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(24),
      I1 => core_data(24),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(24),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(25),
      I1 => core_data(25),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(25),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(26),
      I1 => core_data(26),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(26),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(27),
      I1 => core_data(27),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(27),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(28),
      I1 => core_data(28),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(28),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(29),
      I1 => core_data(29),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(29),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(2),
      I1 => core_data(2),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(2),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(30),
      I1 => core_data(30),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(30),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(31),
      I1 => core_data(31),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(31),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(3),
      I1 => core_data(3),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(3),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(4),
      I1 => core_data(4),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(4),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(5),
      I1 => core_data(5),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(5),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(6),
      I1 => core_data(6),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(6),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(7),
      I1 => core_data(7),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(7),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(8),
      I1 => core_data(8),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(8),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => genr_data(9),
      I1 => core_data(9),
      O => \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(9),
      S => \data_sync[2]_2\(42)
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \data_sync[2]_2\(41),
      I1 => \data_sync[2]_2\(42),
      I2 => \data_sync[2]_2\(43),
      O => p_535_out
    );
\AXI4_LITE_INTERFACE.soft_resetn_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => vid_aresetn,
      I1 => \data_sync[2]_2\(44),
      I2 => \genr_control_regs[0]\(24),
      I3 => reg_update,
      I4 => \genr_control_regs[0]\(23),
      O => p_456_out
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[16][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \data_sync[2]_2\(34),
      I1 => \data_sync[2]_2\(35),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(36),
      I4 => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => \data_sync[2]_2\(34),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(36),
      I4 => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => vid_aclk_en,
      I1 => \data_sync[2]_2\(38),
      I2 => \data_sync[2]_2\(39),
      I3 => \data_sync[2]_2\(41),
      I4 => write_ack_int,
      O => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[19][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_sync[2]_2\(34),
      I1 => \data_sync[2]_2\(35),
      I2 => \data_sync[2]_2\(37),
      I3 => \data_sync[2]_2\(36),
      I4 => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[20][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \data_sync[2]_2\(36),
      I1 => \data_sync[2]_2\(37),
      I2 => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\,
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[21][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => \data_sync[2]_2\(34),
      I2 => \data_sync[2]_2\(36),
      I3 => \data_sync[2]_2\(37),
      I4 => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[22][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_sync[2]_2\(36),
      I1 => \data_sync[2]_2\(37),
      I2 => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\,
      I3 => \data_sync[2]_2\(34),
      I4 => \data_sync[2]_2\(35),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[23][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \data_sync[2]_2\(36),
      I1 => \data_sync[2]_2\(37),
      I2 => \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0\,
      I3 => \data_sync[2]_2\(35),
      I4 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[24][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(41),
      I3 => \data_sync[2]_2\(39),
      I4 => \data_sync[2]_2\(35),
      I5 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[25][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \data_sync[2]_2\(35),
      I1 => \data_sync[2]_2\(34),
      I2 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I3 => write_ack_int,
      I4 => \data_sync[2]_2\(41),
      I5 => \data_sync[2]_2\(39),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[26][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(41),
      I3 => \data_sync[2]_2\(39),
      I4 => \data_sync[2]_2\(34),
      I5 => \data_sync[2]_2\(35),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[27][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0\,
      I1 => write_ack_int,
      I2 => \data_sync[2]_2\(41),
      I3 => \data_sync[2]_2\(39),
      I4 => \data_sync[2]_2\(35),
      I5 => \data_sync[2]_2\(34),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \data_sync[2]_2\(34),
      I1 => \data_sync[2]_2\(35),
      I2 => write_ack_int,
      I3 => \data_sync[2]_2\(41),
      I4 => \data_sync[2]_2\(39),
      I5 => \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0\,
      O => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0]\(0)
    );
\AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \data_sync[2]_2\(37),
      I1 => vid_aclk_en,
      I2 => \data_sync[2]_2\(38),
      I3 => \data_sync[2]_2\(36),
      O => \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_e1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \data_sync[2]_2\(41),
      I1 => \data_sync[2]_2\(42),
      I2 => \data_sync[2]_2\(43),
      O => p_533_out
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(0),
      I1 => \genr_control_regs[0]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(10),
      I1 => \genr_control_regs[0]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(11),
      I1 => \genr_control_regs[0]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(12),
      I1 => \genr_status_regs[0]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(13),
      I1 => \genr_control_regs[0]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(14),
      I1 => \genr_control_regs[0]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(15),
      I1 => \genr_control_regs[0]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(16),
      I1 => \genr_control_regs[0]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(17),
      I1 => \genr_control_regs[0]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(18),
      I1 => \genr_control_regs[0]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(19),
      I1 => \genr_control_regs[0]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(1),
      I1 => \genr_control_regs[0]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(20),
      I1 => \genr_control_regs[0]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(21),
      I1 => \genr_control_regs[0]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(22),
      I1 => \genr_control_regs[0]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(23),
      I1 => \genr_control_regs[0]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(24),
      I1 => \genr_control_regs[0]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(25),
      I1 => \genr_control_regs[0]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(26),
      I1 => \genr_control_regs[0]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(27),
      I1 => \genr_status_regs[0]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(28),
      I1 => \genr_status_regs[0]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(29),
      I1 => \genr_status_regs[0]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(2),
      I1 => \genr_control_regs[0]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(30),
      I1 => \genr_control_regs[0]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genr_control_regs[0]\(24),
      I1 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(3),
      I1 => \genr_control_regs[0]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(4),
      I1 => \genr_status_regs[0]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(5),
      I1 => \genr_control_regs[0]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(6),
      I1 => \genr_status_regs[0]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(7),
      I1 => \genr_status_regs[0]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(8),
      I1 => \genr_control_regs[0]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8]\
    );
\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(9),
      I1 => \genr_control_regs[0]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(0),
      I1 => intr_err(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(2),
      I1 => intr_err(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(3),
      I1 => intr_err(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(4),
      I1 => intr_err(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(5),
      I1 => intr_err(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(8),
      I1 => intr_err(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(9),
      I1 => intr_err(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(6),
      I1 => intr_err(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(7),
      I1 => intr_err(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(8),
      I1 => intr_err(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(9),
      I1 => intr_err(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(1),
      I1 => intr_err(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(10),
      I1 => intr_err(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(11),
      I1 => intr_err(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(12),
      I1 => intr_err(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(13),
      I1 => intr_err(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(14),
      I1 => intr_err(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(15),
      I1 => intr_err(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(16),
      I1 => intr_err(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(17),
      I1 => intr_err(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(18),
      I1 => intr_err(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(19),
      I1 => intr_err(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(2),
      I1 => intr_err(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(20),
      I1 => intr_err(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(21),
      I1 => intr_err(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(3),
      I1 => intr_err(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(4),
      I1 => intr_err(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(5),
      I1 => intr_err(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(6),
      I1 => intr_err(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_status_regs[3]\(7),
      I1 => intr_err(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(0),
      I1 => intr_err(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]\
    );
\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genr_control_regs[3]\(1),
      I1 => intr_err(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]\
    );
\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(0),
      I1 => \time_status_regs[0]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(10),
      I1 => \time_status_regs[0]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(11),
      I1 => \time_status_regs[0]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(12),
      I1 => \time_status_regs[0]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(13),
      I1 => \time_status_regs[0]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(14),
      I1 => \time_status_regs[0]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(15),
      I1 => \time_status_regs[0]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(16),
      I1 => \time_status_regs[0]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(17),
      I1 => \time_status_regs[0]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(18),
      I1 => \time_status_regs[0]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(19),
      I1 => \time_status_regs[0]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(1),
      I1 => \time_status_regs[0]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(20),
      I1 => \time_status_regs[0]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(21),
      I1 => \time_status_regs[0]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(22),
      I1 => \time_status_regs[0]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(23),
      I1 => \time_status_regs[0]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(24),
      I1 => \time_status_regs[0]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(25),
      I1 => \time_status_regs[0]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(26),
      I1 => \time_status_regs[0]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(27),
      I1 => \time_status_regs[0]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(28),
      I1 => \time_status_regs[0]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(29),
      I1 => \time_status_regs[0]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(2),
      I1 => \time_status_regs[0]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(30),
      I1 => \time_status_regs[0]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(31),
      I1 => \time_status_regs[0]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(3),
      I1 => \time_status_regs[0]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(4),
      I1 => \time_status_regs[0]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(5),
      I1 => \time_status_regs[0]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(6),
      I1 => \time_status_regs[0]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(7),
      I1 => \time_status_regs[0]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(8),
      I1 => \time_status_regs[0]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8]\
    );
\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[1]\(9),
      I1 => \time_status_regs[0]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(0),
      I1 => \time_status_regs[2]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(10),
      I1 => \time_status_regs[2]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(11),
      I1 => \time_status_regs[2]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(12),
      I1 => \time_status_regs[2]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(13),
      I1 => \time_status_regs[2]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(14),
      I1 => \time_status_regs[2]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(15),
      I1 => \time_status_regs[2]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(16),
      I1 => \time_status_regs[2]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(17),
      I1 => \time_status_regs[2]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(18),
      I1 => \time_status_regs[2]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(19),
      I1 => \time_status_regs[2]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(1),
      I1 => \time_status_regs[2]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(20),
      I1 => \time_status_regs[2]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(21),
      I1 => \time_status_regs[2]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(22),
      I1 => \time_status_regs[2]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(23),
      I1 => \time_status_regs[2]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(24),
      I1 => \time_status_regs[2]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(25),
      I1 => \time_status_regs[2]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(26),
      I1 => \time_status_regs[2]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(27),
      I1 => \time_status_regs[2]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(28),
      I1 => \time_status_regs[2]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(29),
      I1 => \time_status_regs[2]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(2),
      I1 => \time_status_regs[2]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(30),
      I1 => \time_status_regs[2]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(31),
      I1 => \time_status_regs[2]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(3),
      I1 => \time_status_regs[2]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(4),
      I1 => \time_status_regs[2]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(5),
      I1 => \time_status_regs[2]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(6),
      I1 => \time_status_regs[2]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(7),
      I1 => \time_status_regs[2]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(8),
      I1 => \time_status_regs[2]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8]\
    );
\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[3]\(9),
      I1 => \time_status_regs[2]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(0),
      I1 => \time_status_regs[4]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(10),
      I1 => \time_status_regs[4]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(11),
      I1 => \time_status_regs[4]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(12),
      I1 => \time_status_regs[4]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(13),
      I1 => \time_status_regs[4]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(14),
      I1 => \time_status_regs[4]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(15),
      I1 => \time_status_regs[4]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(16),
      I1 => \time_status_regs[4]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(17),
      I1 => \time_status_regs[4]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(18),
      I1 => \time_status_regs[4]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(19),
      I1 => \time_status_regs[4]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(1),
      I1 => \time_status_regs[4]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(20),
      I1 => \time_status_regs[4]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(21),
      I1 => \time_status_regs[4]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(22),
      I1 => \time_status_regs[4]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(23),
      I1 => \time_status_regs[4]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(24),
      I1 => \time_status_regs[4]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(25),
      I1 => \time_status_regs[4]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(26),
      I1 => \time_status_regs[4]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(27),
      I1 => \time_status_regs[4]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(28),
      I1 => \time_status_regs[4]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(29),
      I1 => \time_status_regs[4]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(2),
      I1 => \time_status_regs[4]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(30),
      I1 => \time_status_regs[4]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(31),
      I1 => \time_status_regs[4]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(3),
      I1 => \time_status_regs[4]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(4),
      I1 => \time_status_regs[4]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(5),
      I1 => \time_status_regs[4]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(6),
      I1 => \time_status_regs[4]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(7),
      I1 => \time_status_regs[4]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(8),
      I1 => \time_status_regs[4]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8]\
    );
\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[5]\(9),
      I1 => \time_status_regs[4]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(0),
      I1 => \time_status_regs[6]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(10),
      I1 => \time_status_regs[6]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(11),
      I1 => \time_status_regs[6]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(12),
      I1 => \time_status_regs[6]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(13),
      I1 => \time_status_regs[6]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(14),
      I1 => \time_status_regs[6]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(15),
      I1 => \time_status_regs[6]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(16),
      I1 => \time_status_regs[6]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(17),
      I1 => \time_status_regs[6]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(18),
      I1 => \time_status_regs[6]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(19),
      I1 => \time_status_regs[6]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(1),
      I1 => \time_status_regs[6]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(20),
      I1 => \time_status_regs[6]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(21),
      I1 => \time_status_regs[6]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(22),
      I1 => \time_status_regs[6]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(23),
      I1 => \time_status_regs[6]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(24),
      I1 => \time_status_regs[6]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(25),
      I1 => \time_status_regs[6]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(26),
      I1 => \time_status_regs[6]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(27),
      I1 => \time_status_regs[6]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(28),
      I1 => \time_status_regs[6]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(29),
      I1 => \time_status_regs[6]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(2),
      I1 => \time_status_regs[6]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(30),
      I1 => \time_status_regs[6]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(31),
      I1 => \time_status_regs[6]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(3),
      I1 => \time_status_regs[6]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(4),
      I1 => \time_status_regs[6]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(5),
      I1 => \time_status_regs[6]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(6),
      I1 => \time_status_regs[6]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(7),
      I1 => \time_status_regs[6]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(8),
      I1 => \time_status_regs[6]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8]\
    );
\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[7]\(9),
      I1 => \time_status_regs[6]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(0),
      I1 => \time_status_regs[8]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(10),
      I1 => \time_status_regs[8]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(11),
      I1 => \time_status_regs[8]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(12),
      I1 => \time_status_regs[8]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(13),
      I1 => \time_status_regs[8]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(14),
      I1 => \time_status_regs[8]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(15),
      I1 => \time_status_regs[8]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(16),
      I1 => \time_status_regs[8]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(17),
      I1 => \time_status_regs[8]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(18),
      I1 => \time_status_regs[8]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(19),
      I1 => \time_status_regs[8]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(1),
      I1 => \time_status_regs[8]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(20),
      I1 => \time_status_regs[8]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(21),
      I1 => \time_status_regs[8]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(22),
      I1 => \time_status_regs[8]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(23),
      I1 => \time_status_regs[8]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(24),
      I1 => \time_status_regs[8]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(25),
      I1 => \time_status_regs[8]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(26),
      I1 => \time_status_regs[8]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(27),
      I1 => \time_status_regs[8]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(28),
      I1 => \time_status_regs[8]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(29),
      I1 => \time_status_regs[8]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(2),
      I1 => \time_status_regs[8]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(30),
      I1 => \time_status_regs[8]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(31),
      I1 => \time_status_regs[8]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(3),
      I1 => \time_status_regs[8]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(4),
      I1 => \time_status_regs[8]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(5),
      I1 => \time_status_regs[8]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(6),
      I1 => \time_status_regs[8]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(7),
      I1 => \time_status_regs[8]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(8),
      I1 => \time_status_regs[8]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8]\
    );
\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[9]\(9),
      I1 => \time_status_regs[8]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(0),
      I1 => \time_status_regs[10]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(10),
      I1 => \time_status_regs[10]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(11),
      I1 => \time_status_regs[10]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(12),
      I1 => \time_status_regs[10]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(13),
      I1 => \time_status_regs[10]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(14),
      I1 => \time_status_regs[10]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(15),
      I1 => \time_status_regs[10]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(16),
      I1 => \time_status_regs[10]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(17),
      I1 => \time_status_regs[10]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(18),
      I1 => \time_status_regs[10]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(19),
      I1 => \time_status_regs[10]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(1),
      I1 => \time_status_regs[10]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(20),
      I1 => \time_status_regs[10]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(21),
      I1 => \time_status_regs[10]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(22),
      I1 => \time_status_regs[10]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(23),
      I1 => \time_status_regs[10]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(24),
      I1 => \time_status_regs[10]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(25),
      I1 => \time_status_regs[10]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(26),
      I1 => \time_status_regs[10]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(27),
      I1 => \time_status_regs[10]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(28),
      I1 => \time_status_regs[10]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(29),
      I1 => \time_status_regs[10]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(2),
      I1 => \time_status_regs[10]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(30),
      I1 => \time_status_regs[10]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(31),
      I1 => \time_status_regs[10]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(3),
      I1 => \time_status_regs[10]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(4),
      I1 => \time_status_regs[10]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(5),
      I1 => \time_status_regs[10]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(6),
      I1 => \time_status_regs[10]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(7),
      I1 => \time_status_regs[10]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(8),
      I1 => \time_status_regs[10]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8]\
    );
\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[11]\(9),
      I1 => \time_status_regs[10]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(0),
      I1 => \time_status_regs[12]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(10),
      I1 => \time_status_regs[12]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(11),
      I1 => \time_status_regs[12]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(12),
      I1 => \time_status_regs[12]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(13),
      I1 => \time_status_regs[12]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(14),
      I1 => \time_status_regs[12]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(15),
      I1 => \time_status_regs[12]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(16),
      I1 => \time_status_regs[12]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(17),
      I1 => \time_status_regs[12]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(18),
      I1 => \time_status_regs[12]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(19),
      I1 => \time_status_regs[12]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(1),
      I1 => \time_status_regs[12]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(20),
      I1 => \time_status_regs[12]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(21),
      I1 => \time_status_regs[12]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(22),
      I1 => \time_status_regs[12]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(23),
      I1 => \time_status_regs[12]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(24),
      I1 => \time_status_regs[12]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(25),
      I1 => \time_status_regs[12]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(26),
      I1 => \time_status_regs[12]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(27),
      I1 => \time_status_regs[12]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(28),
      I1 => \time_status_regs[12]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(29),
      I1 => \time_status_regs[12]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(2),
      I1 => \time_status_regs[12]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(30),
      I1 => \time_status_regs[12]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(31),
      I1 => \time_status_regs[12]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(3),
      I1 => \time_status_regs[12]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(4),
      I1 => \time_status_regs[12]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(5),
      I1 => \time_status_regs[12]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(6),
      I1 => \time_status_regs[12]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(7),
      I1 => \time_status_regs[12]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(8),
      I1 => \time_status_regs[12]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8]\
    );
\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[13]\(9),
      I1 => \time_status_regs[12]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(0),
      I1 => \time_status_regs[14]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(10),
      I1 => \time_status_regs[14]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(11),
      I1 => \time_status_regs[14]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(12),
      I1 => \time_status_regs[14]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(13),
      I1 => \time_status_regs[14]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(14),
      I1 => \time_status_regs[14]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(15),
      I1 => \time_status_regs[14]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(16),
      I1 => \time_status_regs[14]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(17),
      I1 => \time_status_regs[14]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(18),
      I1 => \time_status_regs[14]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(19),
      I1 => \time_status_regs[14]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(1),
      I1 => \time_status_regs[14]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(20),
      I1 => \time_status_regs[14]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(21),
      I1 => \time_status_regs[14]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(22),
      I1 => \time_status_regs[14]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(23),
      I1 => \time_status_regs[14]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(24),
      I1 => \time_status_regs[14]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(25),
      I1 => \time_status_regs[14]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(26),
      I1 => \time_status_regs[14]\(26),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(27),
      I1 => \time_status_regs[14]\(27),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(28),
      I1 => \time_status_regs[14]\(28),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(29),
      I1 => \time_status_regs[14]\(29),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(2),
      I1 => \time_status_regs[14]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(30),
      I1 => \time_status_regs[14]\(30),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(31),
      I1 => \time_status_regs[14]\(31),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(3),
      I1 => \time_status_regs[14]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(4),
      I1 => \time_status_regs[14]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(5),
      I1 => \time_status_regs[14]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(6),
      I1 => \time_status_regs[14]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(7),
      I1 => \time_status_regs[14]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(8),
      I1 => \time_status_regs[14]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8]\
    );
\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[15]\(9),
      I1 => \time_status_regs[14]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(0),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(10),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(11),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(12),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(13),
      I1 => \time_status_regs[16]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(14),
      I1 => \time_status_regs[16]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(15),
      I1 => \time_status_regs[16]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(16),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(17),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(18),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(19),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(1),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(20),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(21),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(22),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(23),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(24),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(25),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(26),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(27),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(28),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(29),
      I1 => \time_status_regs[16]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(2),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(30),
      I1 => \time_status_regs[16]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(31),
      I1 => \time_status_regs[16]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(3),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(4),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(5),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(6),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(7),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(8),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]\
    );
\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[17]\(9),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(0),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(3),
      I1 => \time_status_regs[18]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(4),
      I1 => \time_status_regs[18]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(5),
      I1 => \time_status_regs[18]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(6),
      I1 => \time_status_regs[18]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(7),
      I1 => \time_status_regs[18]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(8),
      I1 => \time_status_regs[18]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(9),
      I1 => \time_status_regs[18]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(10),
      I1 => \time_status_regs[18]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(11),
      I1 => \time_status_regs[18]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(12),
      I1 => \time_status_regs[18]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(1),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(13),
      I1 => \time_status_regs[18]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(14),
      I1 => \time_status_regs[18]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(15),
      I1 => \time_status_regs[18]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(16),
      I1 => \time_status_regs[18]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(17),
      I1 => \time_status_regs[18]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(18),
      I1 => \time_status_regs[18]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(19),
      I1 => \time_status_regs[18]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(20),
      I1 => \time_status_regs[18]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(21),
      I1 => \time_status_regs[18]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(22),
      I1 => \time_status_regs[18]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(2),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(23),
      I1 => \time_status_regs[18]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(24),
      I1 => \time_status_regs[18]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(3),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(4),
      I1 => \time_status_regs[18]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(5),
      I1 => \time_status_regs[18]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(6),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(0),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(1),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]\
    );
\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[19]\(2),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(0),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(10),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(11),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(12),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[21]\(0),
      I1 => \time_status_regs[20]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[21]\(1),
      I1 => \time_status_regs[20]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[21]\(2),
      I1 => \time_status_regs[20]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(13),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(14),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(15),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(16),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(1),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(17),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(18),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(19),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(20),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(21),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(22),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(23),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(24),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(25),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[21]\(3),
      I1 => \time_status_regs[20]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(2),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[21]\(4),
      I1 => \time_status_regs[20]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[21]\(5),
      I1 => \time_status_regs[20]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(3),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(4),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(5),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(6),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(7),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(8),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]\
    );
\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(9),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(0),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(10),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(11),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(12),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[23]\(0),
      I1 => \time_status_regs[22]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[23]\(1),
      I1 => \time_status_regs[22]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[23]\(2),
      I1 => \time_status_regs[22]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(13),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(14),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(15),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(16),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(1),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(17),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(18),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(19),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(20),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(21),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(22),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(23),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(24),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(25),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[23]\(3),
      I1 => \time_status_regs[22]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(2),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[23]\(4),
      I1 => \time_status_regs[22]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[23]\(5),
      I1 => \time_status_regs[22]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(3),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(4),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(5),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(6),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(7),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(8),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]\
    );
\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(9),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(0),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(10),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(11),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(12),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[25]\(0),
      I1 => \time_status_regs[24]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[25]\(1),
      I1 => \time_status_regs[24]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[25]\(2),
      I1 => \time_status_regs[24]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(13),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(14),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(15),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(16),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(1),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(17),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(18),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(19),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(20),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(21),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(22),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(23),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(24),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(25),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[25]\(3),
      I1 => \time_status_regs[24]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(2),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[25]\(4),
      I1 => \time_status_regs[24]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[25]\(5),
      I1 => \time_status_regs[24]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(3),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(4),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(5),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(6),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(7),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(8),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]\
    );
\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(9),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(0),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(10),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(10),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(11),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(11),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(12),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(12),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[27]\(0),
      I1 => \time_status_regs[26]\(0),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[27]\(1),
      I1 => \time_status_regs[26]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[27]\(2),
      I1 => \time_status_regs[26]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(13),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(13),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(14),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(14),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(15),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(15),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(16),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(16),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(1),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(1),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(17),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(17),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(18),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(18),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(19),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(19),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(20),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(20),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(21),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(21),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(22),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(22),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(23),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(23),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(24),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(24),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(25),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(25),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[27]\(3),
      I1 => \time_status_regs[26]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(2),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(2),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[27]\(4),
      I1 => \time_status_regs[26]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \time_status_regs[27]\(5),
      I1 => \time_status_regs[26]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(3),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(3),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(4),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(4),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(5),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(5),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(6),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(6),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(7),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(7),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(8),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(8),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8]\
    );
\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(9),
      I1 => \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(9),
      I2 => \data_sync[2]_2\(34),
      O => \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]\
    );
\data_sync_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(0),
      Q => \data_sync[0]_0\(0),
      R => '0'
    );
\data_sync_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(10),
      Q => \data_sync[0]_0\(10),
      R => '0'
    );
\data_sync_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(11),
      Q => \data_sync[0]_0\(11),
      R => '0'
    );
\data_sync_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(12),
      Q => \data_sync[0]_0\(12),
      R => '0'
    );
\data_sync_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(13),
      Q => \data_sync[0]_0\(13),
      R => '0'
    );
\data_sync_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(14),
      Q => \data_sync[0]_0\(14),
      R => '0'
    );
\data_sync_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(15),
      Q => \data_sync[0]_0\(15),
      R => '0'
    );
\data_sync_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(16),
      Q => \data_sync[0]_0\(16),
      R => '0'
    );
\data_sync_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(17),
      Q => \data_sync[0]_0\(17),
      R => '0'
    );
\data_sync_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(18),
      Q => \data_sync[0]_0\(18),
      R => '0'
    );
\data_sync_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(19),
      Q => \data_sync[0]_0\(19),
      R => '0'
    );
\data_sync_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(1),
      Q => \data_sync[0]_0\(1),
      R => '0'
    );
\data_sync_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(20),
      Q => \data_sync[0]_0\(20),
      R => '0'
    );
\data_sync_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(21),
      Q => \data_sync[0]_0\(21),
      R => '0'
    );
\data_sync_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(22),
      Q => \data_sync[0]_0\(22),
      R => '0'
    );
\data_sync_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(23),
      Q => \data_sync[0]_0\(23),
      R => '0'
    );
\data_sync_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(24),
      Q => \data_sync[0]_0\(24),
      R => '0'
    );
\data_sync_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(25),
      Q => \data_sync[0]_0\(25),
      R => '0'
    );
\data_sync_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(26),
      Q => \data_sync[0]_0\(26),
      R => '0'
    );
\data_sync_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(27),
      Q => \data_sync[0]_0\(27),
      R => '0'
    );
\data_sync_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(28),
      Q => \data_sync[0]_0\(28),
      R => '0'
    );
\data_sync_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(29),
      Q => \data_sync[0]_0\(29),
      R => '0'
    );
\data_sync_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(2),
      Q => \data_sync[0]_0\(2),
      R => '0'
    );
\data_sync_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(30),
      Q => \data_sync[0]_0\(30),
      R => '0'
    );
\data_sync_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(31),
      Q => \data_sync[0]_0\(31),
      R => '0'
    );
\data_sync_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(32),
      Q => \data_sync[0]_0\(32),
      R => '0'
    );
\data_sync_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(33),
      Q => \data_sync[0]_0\(33),
      R => '0'
    );
\data_sync_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(34),
      Q => \data_sync[0]_0\(34),
      R => '0'
    );
\data_sync_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(35),
      Q => \data_sync[0]_0\(35),
      R => '0'
    );
\data_sync_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(36),
      Q => \data_sync[0]_0\(36),
      R => '0'
    );
\data_sync_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(37),
      Q => \data_sync[0]_0\(37),
      R => '0'
    );
\data_sync_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(38),
      Q => \data_sync[0]_0\(38),
      R => '0'
    );
\data_sync_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(39),
      Q => \data_sync[0]_0\(39),
      R => '0'
    );
\data_sync_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(3),
      Q => \data_sync[0]_0\(3),
      R => '0'
    );
\data_sync_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(40),
      Q => \data_sync[0]_0\(40),
      R => '0'
    );
\data_sync_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(41),
      Q => \data_sync[0]_0\(41),
      R => '0'
    );
\data_sync_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(42),
      Q => \data_sync[0]_0\(42),
      R => '0'
    );
\data_sync_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(43),
      Q => \data_sync[0]_0\(43),
      R => '0'
    );
\data_sync_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(44),
      Q => \data_sync[0]_0\(44),
      R => '0'
    );
\data_sync_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(4),
      Q => \data_sync[0]_0\(4),
      R => '0'
    );
\data_sync_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(5),
      Q => \data_sync[0]_0\(5),
      R => '0'
    );
\data_sync_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(6),
      Q => \data_sync[0]_0\(6),
      R => '0'
    );
\data_sync_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(7),
      Q => \data_sync[0]_0\(7),
      R => '0'
    );
\data_sync_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(8),
      Q => \data_sync[0]_0\(8),
      R => '0'
    );
\data_sync_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(9),
      Q => \data_sync[0]_0\(9),
      R => '0'
    );
\data_sync_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(0),
      Q => \data_sync[1]_1\(0),
      R => '0'
    );
\data_sync_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(10),
      Q => \data_sync[1]_1\(10),
      R => '0'
    );
\data_sync_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(11),
      Q => \data_sync[1]_1\(11),
      R => '0'
    );
\data_sync_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(12),
      Q => \data_sync[1]_1\(12),
      R => '0'
    );
\data_sync_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(13),
      Q => \data_sync[1]_1\(13),
      R => '0'
    );
\data_sync_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(14),
      Q => \data_sync[1]_1\(14),
      R => '0'
    );
\data_sync_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(15),
      Q => \data_sync[1]_1\(15),
      R => '0'
    );
\data_sync_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(16),
      Q => \data_sync[1]_1\(16),
      R => '0'
    );
\data_sync_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(17),
      Q => \data_sync[1]_1\(17),
      R => '0'
    );
\data_sync_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(18),
      Q => \data_sync[1]_1\(18),
      R => '0'
    );
\data_sync_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(19),
      Q => \data_sync[1]_1\(19),
      R => '0'
    );
\data_sync_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(1),
      Q => \data_sync[1]_1\(1),
      R => '0'
    );
\data_sync_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(20),
      Q => \data_sync[1]_1\(20),
      R => '0'
    );
\data_sync_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(21),
      Q => \data_sync[1]_1\(21),
      R => '0'
    );
\data_sync_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(22),
      Q => \data_sync[1]_1\(22),
      R => '0'
    );
\data_sync_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(23),
      Q => \data_sync[1]_1\(23),
      R => '0'
    );
\data_sync_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(24),
      Q => \data_sync[1]_1\(24),
      R => '0'
    );
\data_sync_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(25),
      Q => \data_sync[1]_1\(25),
      R => '0'
    );
\data_sync_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(26),
      Q => \data_sync[1]_1\(26),
      R => '0'
    );
\data_sync_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(27),
      Q => \data_sync[1]_1\(27),
      R => '0'
    );
\data_sync_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(28),
      Q => \data_sync[1]_1\(28),
      R => '0'
    );
\data_sync_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(29),
      Q => \data_sync[1]_1\(29),
      R => '0'
    );
\data_sync_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(2),
      Q => \data_sync[1]_1\(2),
      R => '0'
    );
\data_sync_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(30),
      Q => \data_sync[1]_1\(30),
      R => '0'
    );
\data_sync_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(31),
      Q => \data_sync[1]_1\(31),
      R => '0'
    );
\data_sync_reg[1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(32),
      Q => \data_sync[1]_1\(32),
      R => '0'
    );
\data_sync_reg[1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(33),
      Q => \data_sync[1]_1\(33),
      R => '0'
    );
\data_sync_reg[1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(34),
      Q => \data_sync[1]_1\(34),
      R => '0'
    );
\data_sync_reg[1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(35),
      Q => \data_sync[1]_1\(35),
      R => '0'
    );
\data_sync_reg[1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(36),
      Q => \data_sync[1]_1\(36),
      R => '0'
    );
\data_sync_reg[1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(37),
      Q => \data_sync[1]_1\(37),
      R => '0'
    );
\data_sync_reg[1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(38),
      Q => \data_sync[1]_1\(38),
      R => '0'
    );
\data_sync_reg[1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(39),
      Q => \data_sync[1]_1\(39),
      R => '0'
    );
\data_sync_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(3),
      Q => \data_sync[1]_1\(3),
      R => '0'
    );
\data_sync_reg[1][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(40),
      Q => \data_sync[1]_1\(40),
      R => '0'
    );
\data_sync_reg[1][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(41),
      Q => \data_sync[1]_1\(41),
      R => '0'
    );
\data_sync_reg[1][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(42),
      Q => \data_sync[1]_1\(42),
      R => '0'
    );
\data_sync_reg[1][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(43),
      Q => \data_sync[1]_1\(43),
      R => '0'
    );
\data_sync_reg[1][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(44),
      Q => \data_sync[1]_1\(44),
      R => '0'
    );
\data_sync_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(4),
      Q => \data_sync[1]_1\(4),
      R => '0'
    );
\data_sync_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(5),
      Q => \data_sync[1]_1\(5),
      R => '0'
    );
\data_sync_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(6),
      Q => \data_sync[1]_1\(6),
      R => '0'
    );
\data_sync_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(7),
      Q => \data_sync[1]_1\(7),
      R => '0'
    );
\data_sync_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(8),
      Q => \data_sync[1]_1\(8),
      R => '0'
    );
\data_sync_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[0]_0\(9),
      Q => \data_sync[1]_1\(9),
      R => '0'
    );
\data_sync_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(0),
      Q => \data_sync[2]_2\(0),
      R => '0'
    );
\data_sync_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(10),
      Q => \data_sync[2]_2\(10),
      R => '0'
    );
\data_sync_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(11),
      Q => \data_sync[2]_2\(11),
      R => '0'
    );
\data_sync_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(12),
      Q => \data_sync[2]_2\(12),
      R => '0'
    );
\data_sync_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(13),
      Q => \data_sync[2]_2\(13),
      R => '0'
    );
\data_sync_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(14),
      Q => \data_sync[2]_2\(14),
      R => '0'
    );
\data_sync_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(15),
      Q => \data_sync[2]_2\(15),
      R => '0'
    );
\data_sync_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(16),
      Q => \data_sync[2]_2\(16),
      R => '0'
    );
\data_sync_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(17),
      Q => \data_sync[2]_2\(17),
      R => '0'
    );
\data_sync_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(18),
      Q => \data_sync[2]_2\(18),
      R => '0'
    );
\data_sync_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(19),
      Q => \data_sync[2]_2\(19),
      R => '0'
    );
\data_sync_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(1),
      Q => \data_sync[2]_2\(1),
      R => '0'
    );
\data_sync_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(20),
      Q => \data_sync[2]_2\(20),
      R => '0'
    );
\data_sync_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(21),
      Q => \data_sync[2]_2\(21),
      R => '0'
    );
\data_sync_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(22),
      Q => \data_sync[2]_2\(22),
      R => '0'
    );
\data_sync_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(23),
      Q => \data_sync[2]_2\(23),
      R => '0'
    );
\data_sync_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(24),
      Q => \data_sync[2]_2\(24),
      R => '0'
    );
\data_sync_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(25),
      Q => \data_sync[2]_2\(25),
      R => '0'
    );
\data_sync_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(26),
      Q => \data_sync[2]_2\(26),
      R => '0'
    );
\data_sync_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(27),
      Q => \data_sync[2]_2\(27),
      R => '0'
    );
\data_sync_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(28),
      Q => \data_sync[2]_2\(28),
      R => '0'
    );
\data_sync_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(29),
      Q => \data_sync[2]_2\(29),
      R => '0'
    );
\data_sync_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(2),
      Q => \data_sync[2]_2\(2),
      R => '0'
    );
\data_sync_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(30),
      Q => \data_sync[2]_2\(30),
      R => '0'
    );
\data_sync_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(31),
      Q => \data_sync[2]_2\(31),
      R => '0'
    );
\data_sync_reg[2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(32),
      Q => \data_sync[2]_2\(32),
      R => '0'
    );
\data_sync_reg[2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(33),
      Q => \data_sync[2]_2\(33),
      R => '0'
    );
\data_sync_reg[2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(34),
      Q => \data_sync[2]_2\(34),
      R => '0'
    );
\data_sync_reg[2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(35),
      Q => \data_sync[2]_2\(35),
      R => '0'
    );
\data_sync_reg[2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(36),
      Q => \data_sync[2]_2\(36),
      R => '0'
    );
\data_sync_reg[2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(37),
      Q => \data_sync[2]_2\(37),
      R => '0'
    );
\data_sync_reg[2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(38),
      Q => \data_sync[2]_2\(38),
      R => '0'
    );
\data_sync_reg[2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(39),
      Q => \data_sync[2]_2\(39),
      R => '0'
    );
\data_sync_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(3),
      Q => \data_sync[2]_2\(3),
      R => '0'
    );
\data_sync_reg[2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(40),
      Q => \data_sync[2]_2\(40),
      R => '0'
    );
\data_sync_reg[2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(41),
      Q => \data_sync[2]_2\(41),
      R => '0'
    );
\data_sync_reg[2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(42),
      Q => \data_sync[2]_2\(42),
      R => '0'
    );
\data_sync_reg[2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(43),
      Q => \data_sync[2]_2\(43),
      R => '0'
    );
\data_sync_reg[2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(44),
      Q => \data_sync[2]_2\(44),
      R => '0'
    );
\data_sync_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(4),
      Q => \data_sync[2]_2\(4),
      R => '0'
    );
\data_sync_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(5),
      Q => \data_sync[2]_2\(5),
      R => '0'
    );
\data_sync_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(6),
      Q => \data_sync[2]_2\(6),
      R => '0'
    );
\data_sync_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(7),
      Q => \data_sync[2]_2\(7),
      R => '0'
    );
\data_sync_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(8),
      Q => \data_sync[2]_2\(8),
      R => '0'
    );
\data_sync_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \data_sync[1]_1\(9),
      Q => \data_sync[2]_2\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \linux_bd_v_tc_0_0_video_clock_cross__parameterized0\ is
  port (
    p_526_out : out STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    p_528_out : out STD_LOGIC;
    \AXI4_LITE_INTERFACE.ipif_Error_reg\ : out STD_LOGIC;
    write_ack_d2 : in STD_LOGIC;
    write_ack_d1 : in STD_LOGIC;
    read_ack_d2 : in STD_LOGIC;
    read_ack_d1 : in STD_LOGIC;
    in_data : in STD_LOGIC_VECTOR ( 33 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \linux_bd_v_tc_0_0_video_clock_cross__parameterized0\ : entity is "video_clock_cross";
end \linux_bd_v_tc_0_0_video_clock_cross__parameterized0\;

architecture STRUCTURE of \linux_bd_v_tc_0_0_video_clock_cross__parameterized0\ is
  signal \data_sync[0]_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \data_sync[0]_0\ : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of \data_sync[0]_0\ : signal is "NO";
  attribute shreg_extract : string;
  attribute shreg_extract of \data_sync[0]_0\ : signal is "no";
  signal \data_sync[1]_1\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute async_reg of \data_sync[1]_1\ : signal is "true";
  attribute shift_extract of \data_sync[1]_1\ : signal is "NO";
  attribute shreg_extract of \data_sync[1]_1\ : signal is "no";
  signal \data_sync[2]_2\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute async_reg of \data_sync[2]_2\ : signal is "true";
  attribute shift_extract of \data_sync[2]_2\ : signal is "NO";
  attribute shreg_extract of \data_sync[2]_2\ : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \data_sync_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \data_sync_reg[0][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[0][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[0][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[0][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[1][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[1][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[1][9]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][0]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][0]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][10]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][10]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][10]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][11]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][11]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][11]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][12]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][12]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][12]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][13]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][13]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][13]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][14]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][14]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][14]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][15]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][15]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][15]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][16]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][16]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][16]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][17]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][17]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][17]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][18]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][18]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][18]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][19]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][19]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][19]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][1]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][1]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][20]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][20]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][20]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][21]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][21]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][21]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][22]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][22]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][22]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][23]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][23]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][23]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][24]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][24]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][24]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][25]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][25]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][25]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][26]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][26]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][26]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][27]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][27]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][27]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][28]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][28]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][28]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][29]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][29]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][29]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][2]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][2]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][30]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][30]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][30]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][30]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][31]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][31]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][31]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][31]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][32]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][32]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][32]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][32]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][33]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][33]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][33]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][33]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][3]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][3]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][4]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][4]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][5]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][5]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][6]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][6]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][6]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][7]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][7]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][7]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][8]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][8]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][8]\ : label is "NO";
  attribute ASYNC_REG_boolean of \data_sync_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \data_sync_reg[2][9]\ : label is "yes";
  attribute SHREG_EXTRACT of \data_sync_reg[2][9]\ : label is "no";
  attribute shift_extract of \data_sync_reg[2][9]\ : label is "NO";
begin
  out_data(33 downto 0) <= \data_sync[2]_2\(33 downto 0);
\AXI4_LITE_INTERFACE.ipif_Error_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F700F7F7F7"
    )
        port map (
      I0 => read_ack_d1,
      I1 => \data_sync[2]_2\(32),
      I2 => read_ack_d2,
      I3 => write_ack_d1,
      I4 => \data_sync[2]_2\(33),
      I5 => write_ack_d2,
      O => \AXI4_LITE_INTERFACE.ipif_Error_reg\
    );
\AXI4_LITE_INTERFACE.ipif_RdAck_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => read_ack_d2,
      I1 => \data_sync[2]_2\(32),
      I2 => read_ack_d1,
      O => p_528_out
    );
\AXI4_LITE_INTERFACE.ipif_WrAck_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => write_ack_d2,
      I1 => \data_sync[2]_2\(33),
      I2 => write_ack_d1,
      O => p_526_out
    );
\data_sync_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(0),
      Q => \data_sync[0]_0\(0),
      R => '0'
    );
\data_sync_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(10),
      Q => \data_sync[0]_0\(10),
      R => '0'
    );
\data_sync_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(11),
      Q => \data_sync[0]_0\(11),
      R => '0'
    );
\data_sync_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(12),
      Q => \data_sync[0]_0\(12),
      R => '0'
    );
\data_sync_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(13),
      Q => \data_sync[0]_0\(13),
      R => '0'
    );
\data_sync_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(14),
      Q => \data_sync[0]_0\(14),
      R => '0'
    );
\data_sync_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(15),
      Q => \data_sync[0]_0\(15),
      R => '0'
    );
\data_sync_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(16),
      Q => \data_sync[0]_0\(16),
      R => '0'
    );
\data_sync_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(17),
      Q => \data_sync[0]_0\(17),
      R => '0'
    );
\data_sync_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(18),
      Q => \data_sync[0]_0\(18),
      R => '0'
    );
\data_sync_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(19),
      Q => \data_sync[0]_0\(19),
      R => '0'
    );
\data_sync_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(1),
      Q => \data_sync[0]_0\(1),
      R => '0'
    );
\data_sync_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(20),
      Q => \data_sync[0]_0\(20),
      R => '0'
    );
\data_sync_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(21),
      Q => \data_sync[0]_0\(21),
      R => '0'
    );
\data_sync_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(22),
      Q => \data_sync[0]_0\(22),
      R => '0'
    );
\data_sync_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(23),
      Q => \data_sync[0]_0\(23),
      R => '0'
    );
\data_sync_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(24),
      Q => \data_sync[0]_0\(24),
      R => '0'
    );
\data_sync_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(25),
      Q => \data_sync[0]_0\(25),
      R => '0'
    );
\data_sync_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(26),
      Q => \data_sync[0]_0\(26),
      R => '0'
    );
\data_sync_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(27),
      Q => \data_sync[0]_0\(27),
      R => '0'
    );
\data_sync_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(28),
      Q => \data_sync[0]_0\(28),
      R => '0'
    );
\data_sync_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(29),
      Q => \data_sync[0]_0\(29),
      R => '0'
    );
\data_sync_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(2),
      Q => \data_sync[0]_0\(2),
      R => '0'
    );
\data_sync_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(30),
      Q => \data_sync[0]_0\(30),
      R => '0'
    );
\data_sync_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(31),
      Q => \data_sync[0]_0\(31),
      R => '0'
    );
\data_sync_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(32),
      Q => \data_sync[0]_0\(32),
      R => '0'
    );
\data_sync_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(33),
      Q => \data_sync[0]_0\(33),
      R => '0'
    );
\data_sync_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(3),
      Q => \data_sync[0]_0\(3),
      R => '0'
    );
\data_sync_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(4),
      Q => \data_sync[0]_0\(4),
      R => '0'
    );
\data_sync_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(5),
      Q => \data_sync[0]_0\(5),
      R => '0'
    );
\data_sync_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(6),
      Q => \data_sync[0]_0\(6),
      R => '0'
    );
\data_sync_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(7),
      Q => \data_sync[0]_0\(7),
      R => '0'
    );
\data_sync_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(8),
      Q => \data_sync[0]_0\(8),
      R => '0'
    );
\data_sync_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => in_data(9),
      Q => \data_sync[0]_0\(9),
      R => '0'
    );
\data_sync_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(0),
      Q => \data_sync[1]_1\(0),
      R => '0'
    );
\data_sync_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(10),
      Q => \data_sync[1]_1\(10),
      R => '0'
    );
\data_sync_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(11),
      Q => \data_sync[1]_1\(11),
      R => '0'
    );
\data_sync_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(12),
      Q => \data_sync[1]_1\(12),
      R => '0'
    );
\data_sync_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(13),
      Q => \data_sync[1]_1\(13),
      R => '0'
    );
\data_sync_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(14),
      Q => \data_sync[1]_1\(14),
      R => '0'
    );
\data_sync_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(15),
      Q => \data_sync[1]_1\(15),
      R => '0'
    );
\data_sync_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(16),
      Q => \data_sync[1]_1\(16),
      R => '0'
    );
\data_sync_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(17),
      Q => \data_sync[1]_1\(17),
      R => '0'
    );
\data_sync_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(18),
      Q => \data_sync[1]_1\(18),
      R => '0'
    );
\data_sync_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(19),
      Q => \data_sync[1]_1\(19),
      R => '0'
    );
\data_sync_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(1),
      Q => \data_sync[1]_1\(1),
      R => '0'
    );
\data_sync_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(20),
      Q => \data_sync[1]_1\(20),
      R => '0'
    );
\data_sync_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(21),
      Q => \data_sync[1]_1\(21),
      R => '0'
    );
\data_sync_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(22),
      Q => \data_sync[1]_1\(22),
      R => '0'
    );
\data_sync_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(23),
      Q => \data_sync[1]_1\(23),
      R => '0'
    );
\data_sync_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(24),
      Q => \data_sync[1]_1\(24),
      R => '0'
    );
\data_sync_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(25),
      Q => \data_sync[1]_1\(25),
      R => '0'
    );
\data_sync_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(26),
      Q => \data_sync[1]_1\(26),
      R => '0'
    );
\data_sync_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(27),
      Q => \data_sync[1]_1\(27),
      R => '0'
    );
\data_sync_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(28),
      Q => \data_sync[1]_1\(28),
      R => '0'
    );
\data_sync_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(29),
      Q => \data_sync[1]_1\(29),
      R => '0'
    );
\data_sync_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(2),
      Q => \data_sync[1]_1\(2),
      R => '0'
    );
\data_sync_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(30),
      Q => \data_sync[1]_1\(30),
      R => '0'
    );
\data_sync_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(31),
      Q => \data_sync[1]_1\(31),
      R => '0'
    );
\data_sync_reg[1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(32),
      Q => \data_sync[1]_1\(32),
      R => '0'
    );
\data_sync_reg[1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(33),
      Q => \data_sync[1]_1\(33),
      R => '0'
    );
\data_sync_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(3),
      Q => \data_sync[1]_1\(3),
      R => '0'
    );
\data_sync_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(4),
      Q => \data_sync[1]_1\(4),
      R => '0'
    );
\data_sync_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(5),
      Q => \data_sync[1]_1\(5),
      R => '0'
    );
\data_sync_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(6),
      Q => \data_sync[1]_1\(6),
      R => '0'
    );
\data_sync_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(7),
      Q => \data_sync[1]_1\(7),
      R => '0'
    );
\data_sync_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(8),
      Q => \data_sync[1]_1\(8),
      R => '0'
    );
\data_sync_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[0]_0\(9),
      Q => \data_sync[1]_1\(9),
      R => '0'
    );
\data_sync_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(0),
      Q => \data_sync[2]_2\(0),
      R => '0'
    );
\data_sync_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(10),
      Q => \data_sync[2]_2\(10),
      R => '0'
    );
\data_sync_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(11),
      Q => \data_sync[2]_2\(11),
      R => '0'
    );
\data_sync_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(12),
      Q => \data_sync[2]_2\(12),
      R => '0'
    );
\data_sync_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(13),
      Q => \data_sync[2]_2\(13),
      R => '0'
    );
\data_sync_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(14),
      Q => \data_sync[2]_2\(14),
      R => '0'
    );
\data_sync_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(15),
      Q => \data_sync[2]_2\(15),
      R => '0'
    );
\data_sync_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(16),
      Q => \data_sync[2]_2\(16),
      R => '0'
    );
\data_sync_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(17),
      Q => \data_sync[2]_2\(17),
      R => '0'
    );
\data_sync_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(18),
      Q => \data_sync[2]_2\(18),
      R => '0'
    );
\data_sync_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(19),
      Q => \data_sync[2]_2\(19),
      R => '0'
    );
\data_sync_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(1),
      Q => \data_sync[2]_2\(1),
      R => '0'
    );
\data_sync_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(20),
      Q => \data_sync[2]_2\(20),
      R => '0'
    );
\data_sync_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(21),
      Q => \data_sync[2]_2\(21),
      R => '0'
    );
\data_sync_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(22),
      Q => \data_sync[2]_2\(22),
      R => '0'
    );
\data_sync_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(23),
      Q => \data_sync[2]_2\(23),
      R => '0'
    );
\data_sync_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(24),
      Q => \data_sync[2]_2\(24),
      R => '0'
    );
\data_sync_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(25),
      Q => \data_sync[2]_2\(25),
      R => '0'
    );
\data_sync_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(26),
      Q => \data_sync[2]_2\(26),
      R => '0'
    );
\data_sync_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(27),
      Q => \data_sync[2]_2\(27),
      R => '0'
    );
\data_sync_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(28),
      Q => \data_sync[2]_2\(28),
      R => '0'
    );
\data_sync_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(29),
      Q => \data_sync[2]_2\(29),
      R => '0'
    );
\data_sync_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(2),
      Q => \data_sync[2]_2\(2),
      R => '0'
    );
\data_sync_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(30),
      Q => \data_sync[2]_2\(30),
      R => '0'
    );
\data_sync_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(31),
      Q => \data_sync[2]_2\(31),
      R => '0'
    );
\data_sync_reg[2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(32),
      Q => \data_sync[2]_2\(32),
      R => '0'
    );
\data_sync_reg[2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(33),
      Q => \data_sync[2]_2\(33),
      R => '0'
    );
\data_sync_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(3),
      Q => \data_sync[2]_2\(3),
      R => '0'
    );
\data_sync_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(4),
      Q => \data_sync[2]_2\(4),
      R => '0'
    );
\data_sync_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(5),
      Q => \data_sync[2]_2\(5),
      R => '0'
    );
\data_sync_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(6),
      Q => \data_sync[2]_2\(6),
      R => '0'
    );
\data_sync_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(7),
      Q => \data_sync[2]_2\(7),
      R => '0'
    );
\data_sync_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(8),
      Q => \data_sync[2]_2\(8),
      R => '0'
    );
\data_sync_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \data_sync[1]_1\(9),
      Q => \data_sync[2]_2\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_slave_attachment is
  port (
    p_0_in : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ipif_Error : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    ipif_RdAck : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_slave_attachment : entity is "slave_attachment";
end linux_bd_v_tc_0_0_slave_attachment;

architecture STRUCTURE of linux_bd_v_tc_0_0_slave_attachment is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus2ip_addr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i06_out : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal is_write : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_axi_bresp_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state1 : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of bus2ip_rnw_i_i_1 : label is "soft_lutpair2";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  p_0_in <= \^p_0_in\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_bresp(0) <= \^s_axi_bresp\(0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axi_wready <= \^s_axi_wready\;
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      O => plusOp(4)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      I5 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(5),
      O => plusOp(5)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0\,
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(6),
      O => plusOp(6)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(6),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0\,
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(7),
      O => plusOp(7)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      I5 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(5),
      O => \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(4),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(5),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(6),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(7),
      R => clear
    );
I_DECODER: entity work.linux_bd_v_tc_0_0_address_decoder
     port map (
      D(1 downto 0) => \^d\(10 downto 9),
      Q(7 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(7 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      \bus2ip_addr_i_reg[8]\(1 downto 0) => \^d\(8 downto 7),
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      is_read => is_read,
      is_write_reg => is_write_reg_n_0,
      s_axi_arready => \^s_axi_arready\,
      s_axi_wready => \^s_axi_wready\,
      start2 => start2
    );
\bus2ip_addr_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[0]_i_1_n_0\
    );
\bus2ip_addr_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[1]_i_1_n_0\
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(5),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(6),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(7),
      O => \bus2ip_addr_i[7]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(8),
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[0]_i_1_n_0\,
      Q => \^d\(0),
      R => rst
    );
\bus2ip_addr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[1]_i_1_n_0\,
      Q => \^d\(1),
      R => rst
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \^d\(2),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \^d\(3),
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \^d\(4),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^d\(5),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^d\(6),
      R => rst
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[7]_i_1_n_0\,
      Q => \^d\(7),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[8]_i_1_n_0\,
      Q => \^d\(8),
      R => rst
    );
bus2ip_rnw_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => s_axi_arvalid,
      O => bus2ip_rnw_i06_out
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => start2_i_1_n_0,
      D => bus2ip_rnw_i06_out,
      Q => \^d\(11),
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFA000A"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => state1,
      I2 => state(0),
      I3 => state(1),
      I4 => is_read,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => state(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => is_write,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88800000000FFFF"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      I4 => state(0),
      I5 => state(1),
      O => is_write
    );
is_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^p_0_in\
    );
rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^p_0_in\,
      Q => rst,
      R => '0'
    );
\s_axi_bresp_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ipif_Error,
      I1 => state(1),
      I2 => state(0),
      I3 => \^s_axi_bresp\(0),
      O => \s_axi_bresp_i[1]_i_1_n_0\
    );
\s_axi_bresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \s_axi_bresp_i[1]_i_1_n_0\,
      Q => \^s_axi_bresp\(0),
      R => rst
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => state(1),
      I2 => state(0),
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => rst
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => s_axi_rdata_i
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => out_data(9),
      Q => s_axi_rdata(9),
      R => rst
    );
\s_axi_rresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => s_axi_rdata_i,
      D => ipif_Error,
      Q => s_axi_rresp(0),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => state(1),
      I4 => state(0),
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3AF0"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => state1,
      I2 => state(0),
      I3 => state(1),
      I4 => s_axi_arvalid,
      O => p_0_out(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AF03AFF3AF03AF0"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => state1,
      I2 => state(1),
      I3 => state(0),
      I4 => s_axi_arvalid,
      I5 => \state[1]_i_3_n_0\,
      O => p_0_out(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => state1
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      O => \state[1]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_out(0),
      Q => state(0),
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_out(1),
      Q => state(1),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_tc_top is
  port (
    fsync_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    hsync_out : out STD_LOGIC;
    hblank_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    vblank_out : out STD_LOGIC;
    active_video_out : out STD_LOGIC;
    active_chroma_out : out STD_LOGIC;
    intc_if : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_update : out STD_LOGIC;
    clk : in STD_LOGIC;
    clken : in STD_LOGIC;
    \time_control_regs[19]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    vresetn : in STD_LOGIC;
    \time_control_regs[21]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \time_control_regs[16]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    fsync_in : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \time_control_regs[22]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \time_control_regs[24]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \time_control_regs[25]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \time_control_regs[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    gen_clken : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    core_d : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_tc_top : entity is "tc_top";
end linux_bd_v_tc_0_0_tc_top;

architecture STRUCTURE of linux_bd_v_tc_0_0_tc_top is
  signal \GEN_GENERATOR.U_TC_GEN_n_8\ : STD_LOGIC;
  signal \GEN_GENERATOR.U_TC_GEN_n_9\ : STD_LOGIC;
  signal \^active_video_out\ : STD_LOGIC;
  signal \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1_n_0\ : STD_LOGIC;
  signal \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0\ : STD_LOGIC;
  signal \detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0\ : STD_LOGIC;
  signal detect_en_d_reg_gate_n_0 : STD_LOGIC;
  signal detect_en_d_reg_r_3_n_0 : STD_LOGIC;
  signal detect_en_d_reg_r_4_n_0 : STD_LOGIC;
  signal detect_en_d_reg_r_n_0 : STD_LOGIC;
  signal \^fsync_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen_active_video_d : STD_LOGIC;
  signal gen_vblank_d : STD_LOGIC;
  signal generate_en : STD_LOGIC;
  signal generate_en_d : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0\ : STD_LOGIC;
  signal \generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0\ : STD_LOGIC;
  signal generate_en_d_reg_gate_n_0 : STD_LOGIC;
  signal \^intc_if\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \intr_status_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \intr_status_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \intr_status_int[16]_i_1_n_0\ : STD_LOGIC;
  signal \intr_status_int[9]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal \^vblank_out\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3\ : label is "U0/\U_TC_TOP/detect_en_d_reg ";
  attribute srl_name : string;
  attribute srl_name of \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3\ : label is "U0/\U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of detect_en_d_reg_gate : label is "soft_lutpair20";
  attribute srl_bus_name of \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3\ : label is "U0/\U_TC_TOP/generate_en_d_reg ";
  attribute srl_name of \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3\ : label is "U0/\U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3 ";
  attribute SOFT_HLUTNM of \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of generate_en_d_reg_gate : label is "soft_lutpair20";
begin
  active_video_out <= \^active_video_out\;
  fsync_out(0) <= \^fsync_out\(0);
  intc_if(3 downto 0) <= \^intc_if\(3 downto 0);
  vblank_out <= \^vblank_out\;
\GEN_GENERATOR.U_TC_GEN\: entity work.linux_bd_v_tc_0_0_tc_generator
     port map (
      D(11 downto 0) => D(11 downto 0),
      active_chroma_out => active_chroma_out,
      active_video_out => \^active_video_out\,
      clk => clk,
      clken => clken,
      \core_control_regs[0]\(23 downto 0) => \core_control_regs[0]\(23 downto 0),
      core_d => core_d,
      fsync_in => fsync_in,
      fsync_out(0) => \^fsync_out\(0),
      gen_active_video_d => gen_active_video_d,
      gen_clken => gen_clken,
      gen_vblank_d => gen_vblank_d,
      \genr_control_regs[0]\(2) => \genr_control_regs[0]\(3),
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      hblank_out => hblank_out,
      hsync_out => hsync_out,
      intc_if(0) => \^intc_if\(2),
      \intr_status_int_reg[13]\ => \GEN_GENERATOR.U_TC_GEN_n_8\,
      \intr_status_int_reg[13]_0\ => \GEN_GENERATOR.U_TC_GEN_n_9\,
      reg_update => reg_update,
      \time_control_regs[16]\(23 downto 0) => \time_control_regs[16]\(23 downto 0),
      \time_control_regs[19]\(5 downto 0) => \time_control_regs[19]\(5 downto 0),
      \time_control_regs[21]\(11 downto 0) => \time_control_regs[21]\(11 downto 0),
      \time_control_regs[22]\(23 downto 0) => \time_control_regs[22]\(23 downto 0),
      \time_control_regs[23]\(23 downto 0) => \time_control_regs[23]\(23 downto 0),
      \time_control_regs[24]\(23 downto 0) => \time_control_regs[24]\(23 downto 0),
      \time_control_regs[25]\(23 downto 0) => \time_control_regs[25]\(23 downto 0),
      vblank_out => \^vblank_out\,
      vresetn => vresetn,
      vsync_out => vsync_out
    );
\detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => clken,
      CLK => clk,
      D => \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1_n_0\,
      Q => \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0\
    );
\detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \genr_control_regs[0]\(2),
      I1 => \genr_control_regs[0]\(0),
      I2 => core_d,
      O => \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1_n_0\
    );
\detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0\,
      Q => \detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0\,
      R => '0'
    );
\detect_en_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => detect_en_d_reg_gate_n_0,
      Q => p_0_in,
      R => reset
    );
detect_en_d_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0\,
      I1 => detect_en_d_reg_r_4_n_0,
      O => detect_en_d_reg_gate_n_0
    );
detect_en_d_reg_r: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => '1',
      Q => detect_en_d_reg_r_n_0,
      R => reset
    );
detect_en_d_reg_r_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => detect_en_d_reg_r_n_0,
      Q => detect_en_d_reg_r_3_n_0,
      R => reset
    );
detect_en_d_reg_r_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => detect_en_d_reg_r_3_n_0,
      Q => detect_en_d_reg_r_4_n_0,
      R => reset
    );
gen_active_video_d_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vresetn,
      O => reset
    );
gen_active_video_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => \^active_video_out\,
      Q => gen_active_video_d,
      R => reset
    );
gen_vblank_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => \^vblank_out\,
      Q => gen_vblank_d,
      R => reset
    );
\generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => clken,
      CLK => clk,
      D => generate_en,
      Q => \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0\
    );
\generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \genr_control_regs[0]\(1),
      I1 => \genr_control_regs[0]\(0),
      I2 => core_d,
      O => generate_en
    );
\generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0\,
      Q => \generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0\,
      R => '0'
    );
\generate_en_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clken,
      D => generate_en_d_reg_gate_n_0,
      Q => generate_en_d(3),
      R => reset
    );
generate_en_d_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0\,
      I1 => detect_en_d_reg_r_4_n_0,
      O => generate_en_d_reg_gate_n_0
    );
\intr_status_int[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3000000AA00AA00"
    )
        port map (
      I0 => \^intc_if\(1),
      I1 => \^vblank_out\,
      I2 => \time_control_regs[19]\(0),
      I3 => vresetn,
      I4 => generate_en_d(3),
      I5 => clken,
      O => \intr_status_int[12]_i_1_n_0\
    );
\intr_status_int[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3000000AA00AA00"
    )
        port map (
      I0 => \^intc_if\(2),
      I1 => \GEN_GENERATOR.U_TC_GEN_n_9\,
      I2 => \GEN_GENERATOR.U_TC_GEN_n_8\,
      I3 => vresetn,
      I4 => generate_en_d(3),
      I5 => clken,
      O => \intr_status_int[13]_i_1_n_0\
    );
\intr_status_int[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000A0A0"
    )
        port map (
      I0 => \^intc_if\(3),
      I1 => \^fsync_out\(0),
      I2 => vresetn,
      I3 => generate_en_d(3),
      I4 => clken,
      O => \intr_status_int[16]_i_1_n_0\
    );
\intr_status_int[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C840"
    )
        port map (
      I0 => clken,
      I1 => vresetn,
      I2 => \^intc_if\(0),
      I3 => p_0_in,
      O => \intr_status_int[9]_i_1_n_0\
    );
\intr_status_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \intr_status_int[12]_i_1_n_0\,
      Q => \^intc_if\(1),
      R => '0'
    );
\intr_status_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \intr_status_int[13]_i_1_n_0\,
      Q => \^intc_if\(2),
      R => '0'
    );
\intr_status_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \intr_status_int[16]_i_1_n_0\,
      Q => \^intc_if\(3),
      R => '0'
    );
\intr_status_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \intr_status_int[9]_i_1_n_0\,
      Q => \^intc_if\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_axi_lite_ipif is
  port (
    p_0_in : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ipif_Error : in STD_LOGIC;
    ipif_WrAck : in STD_LOGIC;
    ipif_RdAck : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end linux_bd_v_tc_0_0_axi_lite_ipif;

architecture STRUCTURE of linux_bd_v_tc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.linux_bd_v_tc_0_0_slave_attachment
     port map (
      D(11 downto 0) => D(11 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      ipif_Error => ipif_Error,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      out_data(31 downto 0) => out_data(31 downto 0),
      p_0_in => p_0_in,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => s_axi_bresp(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => s_axi_rresp(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_video_ctrl is
  port (
    aclk : in STD_LOGIC;
    aclk_en : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    vid_aclk : in STD_LOGIC;
    vid_aclk_en : in STD_LOGIC;
    vid_aresetn : in STD_LOGIC;
    reg_update : in STD_LOGIC;
    irq : out STD_LOGIC;
    resetn_out : out STD_LOGIC;
    core_d_out : out STD_LOGIC;
    ipif_addr_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ipif_rnw_out : out STD_LOGIC;
    ipif_cs_out : out STD_LOGIC;
    ipif_data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[2]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[2]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[5]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[8]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[9]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[10]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[11]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[12]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[13]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[14]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[15]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[16]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[17]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[18]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[19]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[20]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[21]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[22]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[23]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[24]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[25]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[26]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[27]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[28]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[10]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[11]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[12]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[13]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[14]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[16]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[17]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[18]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[19]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[20]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[21]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[22]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[23]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[24]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[25]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[26]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[27]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[28]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[2]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[5]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[8]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[9]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[10]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[11]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[12]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[13]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[14]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[15]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[16]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[10]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[11]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[12]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[13]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[14]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[16]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute C_COREGEN_PATCH : integer;
  attribute C_COREGEN_PATCH of linux_bd_v_tc_0_0_video_ctrl : entity is 0;
  attribute C_CORE_AXI_WRITE : string;
  attribute C_CORE_AXI_WRITE of linux_bd_v_tc_0_0_video_ctrl : entity is "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111";
  attribute C_CORE_DBUFFER : string;
  attribute C_CORE_DBUFFER of linux_bd_v_tc_0_0_video_ctrl : entity is "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100000000000000000000000000000000";
  attribute C_CORE_DEFAULT : string;
  attribute C_CORE_DEFAULT of linux_bd_v_tc_0_0_video_ctrl : entity is "544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_NUM_REGS : integer;
  attribute C_CORE_NUM_REGS of linux_bd_v_tc_0_0_video_ctrl : entity is 17;
  attribute C_FAMILY : string;
  attribute C_FAMILY of linux_bd_v_tc_0_0_video_ctrl : entity is "virtex5";
  attribute C_GENR_AXI_WRITE : string;
  attribute C_GENR_AXI_WRITE of linux_bd_v_tc_0_0_video_ctrl : entity is "160'b1100011111111111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000";
  attribute C_GENR_DBUFFER : string;
  attribute C_GENR_DBUFFER of linux_bd_v_tc_0_0_video_ctrl : entity is "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DEFAULT : string;
  attribute C_GENR_DEFAULT of linux_bd_v_tc_0_0_video_ctrl : entity is "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_NUM_REGS : integer;
  attribute C_GENR_NUM_REGS of linux_bd_v_tc_0_0_video_ctrl : entity is 5;
  attribute C_GENR_SELFCLR : string;
  attribute C_GENR_SELFCLR of linux_bd_v_tc_0_0_video_ctrl : entity is "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of linux_bd_v_tc_0_0_video_ctrl : entity is 1;
  attribute C_HAS_IRQ : integer;
  attribute C_HAS_IRQ of linux_bd_v_tc_0_0_video_ctrl : entity is 1;
  attribute C_IS_EVAL : string;
  attribute C_IS_EVAL of linux_bd_v_tc_0_0_video_ctrl : entity is "FALSE";
  attribute C_REVISION_NUMBER : integer;
  attribute C_REVISION_NUMBER of linux_bd_v_tc_0_0_video_ctrl : entity is 11;
  attribute C_SRESET_LENGTH : integer;
  attribute C_SRESET_LENGTH of linux_bd_v_tc_0_0_video_ctrl : entity is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of linux_bd_v_tc_0_0_video_ctrl : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of linux_bd_v_tc_0_0_video_ctrl : entity is 32;
  attribute C_TIMEOUT_HOURS : integer;
  attribute C_TIMEOUT_HOURS of linux_bd_v_tc_0_0_video_ctrl : entity is 8;
  attribute C_TIMEOUT_MINS : integer;
  attribute C_TIMEOUT_MINS of linux_bd_v_tc_0_0_video_ctrl : entity is 0;
  attribute C_TIME_AXI_WRITE : string;
  attribute C_TIME_AXI_WRITE of linux_bd_v_tc_0_0_video_ctrl : entity is "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111";
  attribute C_TIME_DBUFFER : string;
  attribute C_TIME_DBUFFER of linux_bd_v_tc_0_0_video_ctrl : entity is "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111";
  attribute C_TIME_DEFAULT : string;
  attribute C_TIME_DEFAULT of linux_bd_v_tc_0_0_video_ctrl : entity is "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110100000000010100000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000000110011100100000001011101110000000101110111000000101100101100000010101101110000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000";
  attribute C_TIME_NUM_REGS : integer;
  attribute C_TIME_NUM_REGS of linux_bd_v_tc_0_0_video_ctrl : entity is 29;
  attribute C_VERSION_MAJOR : integer;
  attribute C_VERSION_MAJOR of linux_bd_v_tc_0_0_video_ctrl : entity is 6;
  attribute C_VERSION_MINOR : integer;
  attribute C_VERSION_MINOR of linux_bd_v_tc_0_0_video_ctrl : entity is 1;
  attribute C_VERSION_REVISION : integer;
  attribute C_VERSION_REVISION of linux_bd_v_tc_0_0_video_ctrl : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_video_ctrl : entity is "video_ctrl";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of linux_bd_v_tc_0_0_video_ctrl : entity is "yes";
end linux_bd_v_tc_0_0_video_ctrl;

architecture STRUCTURE of linux_bd_v_tc_0_0_video_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.CORE_MUX0_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_33\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_34\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_35\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_36\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_37\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_38\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_39\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_40\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_41\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_42\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_43\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_44\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_45\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_46\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_47\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_48\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_49\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_50\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_51\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_52\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_53\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_54\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_55\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_56\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_57\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_58\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_59\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_60\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_61\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_62\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_63\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_64\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_65\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_66\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_67\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_68\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_69\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_70\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_71\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_72\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_73\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_74\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_75\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_76\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_77\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_78\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_79\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_80\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_81\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_82\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_83\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_84\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_85\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_86\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_87\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_88\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_89\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_90\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_91\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_92\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_93\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_94\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_95\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_96\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.GENR_MUX0_n_97\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_171\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_172\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_173\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_174\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_175\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_176\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_177\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_178\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_179\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_180\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_181\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_182\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_183\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_184\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_185\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_186\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_187\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_188\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_189\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_190\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_191\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_192\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_193\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_194\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_195\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_196\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_197\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_198\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_199\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_200\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_201\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_202\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_203\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_204\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_205\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_206\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_207\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_208\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_209\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_210\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_211\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_212\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_213\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_214\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_215\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_216\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_217\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_218\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_219\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_220\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_221\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_222\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_223\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_224\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_225\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_226\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_227\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_228\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_229\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_230\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_231\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_232\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_233\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_234\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_235\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_236\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_237\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_238\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_239\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_240\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_241\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_242\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_243\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_244\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_245\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_246\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_247\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_248\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_249\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_250\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_251\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_252\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_253\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_254\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_255\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_256\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_257\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_258\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_259\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_260\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_261\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_262\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_263\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_264\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_265\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_266\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_267\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_268\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_269\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_270\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_271\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_272\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_273\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_274\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_275\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_276\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_277\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_278\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_279\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_280\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_281\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_282\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_283\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_284\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_285\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_286\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_287\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_288\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_289\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_290\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_291\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_292\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_293\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_294\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_295\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_296\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_297\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_298\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_299\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_300\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_301\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_302\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_303\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_304\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_305\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_306\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_307\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_308\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_309\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_310\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_311\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_312\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_313\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_314\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_315\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_316\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_317\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_318\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_319\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_320\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_321\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_322\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_323\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_324\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_325\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_326\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_327\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_328\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_329\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_330\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_331\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_332\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_333\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_334\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_335\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_336\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_337\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_338\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_339\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_340\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_341\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_342\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_343\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_344\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_345\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_346\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_347\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_348\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_349\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_350\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_351\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_352\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_353\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_354\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_355\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_356\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_357\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_358\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_359\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_360\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_361\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_362\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_363\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_364\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_365\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_366\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_367\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_368\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_369\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_370\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_371\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_372\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_373\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_374\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_375\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_376\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_377\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_378\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_379\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_380\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_381\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_382\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_383\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_384\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_385\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_386\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_387\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_388\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_389\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_390\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_391\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_392\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_393\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_394\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_395\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_396\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_397\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_398\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_399\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_400\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_401\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_402\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_403\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_404\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_405\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_406\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_407\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_408\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_409\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_410\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_411\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_412\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_413\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_414\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_415\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_416\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_417\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_418\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_419\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_420\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_421\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_422\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_423\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_424\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_425\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_426\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_427\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_428\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_429\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_430\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_431\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_432\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_433\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_434\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_435\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_436\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_437\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_438\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_439\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_440\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_441\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_442\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_443\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_444\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_445\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_446\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_447\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_448\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_449\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_450\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_451\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_452\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_453\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_454\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_455\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_456\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_457\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_458\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_459\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_460\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_461\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_462\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_463\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_464\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_465\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_466\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_467\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_468\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_469\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_470\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_471\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_472\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_473\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_474\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_475\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_476\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_477\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_478\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_479\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_480\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_481\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_482\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_483\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_484\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_485\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_486\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_487\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_488\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_489\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_490\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_491\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_492\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_493\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_494\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_495\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_496\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_497\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_498\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_499\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_500\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_501\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_502\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_503\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_504\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_505\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_506\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_507\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_508\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_509\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_51\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_510\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_511\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_512\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_513\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_514\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_515\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_516\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_517\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_518\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_519\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_52\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_520\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_521\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_522\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_523\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_524\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_525\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_526\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_527\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_528\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_529\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_53\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_530\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_531\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_532\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_533\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_534\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_535\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_536\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_537\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_538\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_539\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_54\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_540\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_541\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_542\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_543\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_544\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_545\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_546\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_547\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_548\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_549\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_550\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_551\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_552\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_553\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_554\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_555\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_556\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_557\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_558\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_559\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_560\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_561\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_562\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_563\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_564\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_565\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_566\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_567\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_568\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_569\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_571\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_572\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_573\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_574\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_575\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_576\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_577\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_578\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_579\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_580\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_581\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_582\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_583\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_584\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_585\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_586\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_587\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_588\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_589\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_590\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_591\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_592\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_593\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_594\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_595\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_596\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_597\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_598\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_599\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_600\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_601\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_602\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_603\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_604\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_605\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_606\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_607\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_608\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_609\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_610\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_611\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_612\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_613\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_614\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_615\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_616\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_617\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_618\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_619\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_620\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_621\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_622\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_623\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_624\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_625\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_626\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_627\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_628\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_629\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_630\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_631\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_632\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_633\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_634\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_635\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_636\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_637\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_638\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_639\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_640\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_641\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_642\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_643\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_644\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_645\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_646\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_647\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_91\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_92\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.core_regs_reg\ : STD_LOGIC_VECTOR ( 507 downto 0 );
  signal \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.read_ack_reg_r_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\ : STD_LOGIC;
  signal \AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_err[9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.intr_stat_reg_n_0_[31]\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_10_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_1_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_2_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_3_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_4_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_5_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_6_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_7_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_8_n_0\ : STD_LOGIC;
  signal \GEN_HAS_IRQ.irq_i_9_n_0\ : STD_LOGIC;
  signal \^core_control_regs[0]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[10]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[11]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[12]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[13]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[14]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[15]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[16]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[1]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[2]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[3]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[4]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[5]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[6]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[7]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[8]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^core_control_regs[9]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \core_control_regs_int[0]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[10]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[11]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[12]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[13]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[14]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[15]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[16]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[1]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[2]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[3]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[4]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[5]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[6]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[7]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[8]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \core_control_regs_int[9]\ : STD_LOGIC_VECTOR ( 27 to 27 );
  signal core_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^genr_control_regs[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^genr_control_regs[1]\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \^genr_control_regs[2]\ : STD_LOGIC_VECTOR ( 21 downto 16 );
  signal \^genr_control_regs[3]\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \genr_control_regs_int[0]\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \genr_control_regs_int[3]\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal genr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal genr_regs : STD_LOGIC_VECTOR ( 841 downto 768 );
  signal \genr_status_regs_int_reg[1]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal intr_err : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intr_err_clr_d : STD_LOGIC_VECTOR ( 21 downto 16 );
  signal intr_err_set_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intr_stat_clr_d : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal intr_stat_set_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ipif_Addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of ipif_Addr : signal is "128";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of ipif_Addr : signal is "found";
  signal ipif_Error : STD_LOGIC;
  signal ipif_RdAck : STD_LOGIC;
  signal ipif_RdData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ipif_WrAck : STD_LOGIC;
  signal \^ipif_data_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ipif_proc_Addr_int : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ipif_proc_CS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ipif_proc_RNW : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_144_out : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal p_24_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_456_out : STD_LOGIC;
  signal p_526_out : STD_LOGIC;
  signal p_528_out : STD_LOGIC;
  signal p_533_out : STD_LOGIC;
  signal p_534_out : STD_LOGIC;
  signal p_535_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal proc_sync1 : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal read_ack_d : STD_LOGIC_VECTOR ( 4 to 4 );
  signal read_ack_d1 : STD_LOGIC;
  signal read_ack_d2 : STD_LOGIC;
  signal \^resetn_out\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \time_control_regs2_int[16]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs2_int[20]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[21]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[22]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[23]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[24]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[25]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[26]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[27]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs2_int[28]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[16]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[18]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^time_control_regs[19]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^time_control_regs[20]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[21]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[22]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[23]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[24]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[25]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[26]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[27]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^time_control_regs[28]\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \time_control_regs_int[16]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[18]\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \time_control_regs_int[20]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[21]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[22]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[23]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[24]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[25]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[26]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[27]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \time_control_regs_int[28]\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal write_ack : STD_LOGIC;
  signal write_ack_d1 : STD_LOGIC;
  signal write_ack_d2 : STD_LOGIC;
  signal write_ack_e1 : STD_LOGIC;
  signal write_ack_e2 : STD_LOGIC;
  signal write_ack_int : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.read_ack_d_reg ";
  attribute srl_name : string;
  attribute srl_name of \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1\ : label is "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.write_ack_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \AXI4_LITE_INTERFACE.write_ack_int_i_1\ : label is "soft_lutpair6";
begin
  \core_control_regs[0]\(31) <= \<const0>\;
  \core_control_regs[0]\(30) <= \<const0>\;
  \core_control_regs[0]\(29) <= \<const0>\;
  \core_control_regs[0]\(28) <= \<const0>\;
  \core_control_regs[0]\(27 downto 16) <= \^core_control_regs[0]\(27 downto 16);
  \core_control_regs[0]\(15) <= \<const0>\;
  \core_control_regs[0]\(14) <= \<const0>\;
  \core_control_regs[0]\(13) <= \<const0>\;
  \core_control_regs[0]\(12) <= \<const0>\;
  \core_control_regs[0]\(11 downto 0) <= \^core_control_regs[0]\(11 downto 0);
  \core_control_regs[10]\(31) <= \<const0>\;
  \core_control_regs[10]\(30) <= \<const0>\;
  \core_control_regs[10]\(29) <= \<const0>\;
  \core_control_regs[10]\(28) <= \<const0>\;
  \core_control_regs[10]\(27 downto 16) <= \^core_control_regs[10]\(27 downto 16);
  \core_control_regs[10]\(15) <= \<const0>\;
  \core_control_regs[10]\(14) <= \<const0>\;
  \core_control_regs[10]\(13) <= \<const0>\;
  \core_control_regs[10]\(12) <= \<const0>\;
  \core_control_regs[10]\(11 downto 0) <= \^core_control_regs[10]\(11 downto 0);
  \core_control_regs[11]\(31) <= \<const0>\;
  \core_control_regs[11]\(30) <= \<const0>\;
  \core_control_regs[11]\(29) <= \<const0>\;
  \core_control_regs[11]\(28) <= \<const0>\;
  \core_control_regs[11]\(27 downto 16) <= \^core_control_regs[11]\(27 downto 16);
  \core_control_regs[11]\(15) <= \<const0>\;
  \core_control_regs[11]\(14) <= \<const0>\;
  \core_control_regs[11]\(13) <= \<const0>\;
  \core_control_regs[11]\(12) <= \<const0>\;
  \core_control_regs[11]\(11 downto 0) <= \^core_control_regs[11]\(11 downto 0);
  \core_control_regs[12]\(31) <= \<const0>\;
  \core_control_regs[12]\(30) <= \<const0>\;
  \core_control_regs[12]\(29) <= \<const0>\;
  \core_control_regs[12]\(28) <= \<const0>\;
  \core_control_regs[12]\(27 downto 16) <= \^core_control_regs[12]\(27 downto 16);
  \core_control_regs[12]\(15) <= \<const0>\;
  \core_control_regs[12]\(14) <= \<const0>\;
  \core_control_regs[12]\(13) <= \<const0>\;
  \core_control_regs[12]\(12) <= \<const0>\;
  \core_control_regs[12]\(11 downto 0) <= \^core_control_regs[12]\(11 downto 0);
  \core_control_regs[13]\(31) <= \<const0>\;
  \core_control_regs[13]\(30) <= \<const0>\;
  \core_control_regs[13]\(29) <= \<const0>\;
  \core_control_regs[13]\(28) <= \<const0>\;
  \core_control_regs[13]\(27 downto 16) <= \^core_control_regs[13]\(27 downto 16);
  \core_control_regs[13]\(15) <= \<const0>\;
  \core_control_regs[13]\(14) <= \<const0>\;
  \core_control_regs[13]\(13) <= \<const0>\;
  \core_control_regs[13]\(12) <= \<const0>\;
  \core_control_regs[13]\(11 downto 0) <= \^core_control_regs[13]\(11 downto 0);
  \core_control_regs[14]\(31) <= \<const0>\;
  \core_control_regs[14]\(30) <= \<const0>\;
  \core_control_regs[14]\(29) <= \<const0>\;
  \core_control_regs[14]\(28) <= \<const0>\;
  \core_control_regs[14]\(27 downto 16) <= \^core_control_regs[14]\(27 downto 16);
  \core_control_regs[14]\(15) <= \<const0>\;
  \core_control_regs[14]\(14) <= \<const0>\;
  \core_control_regs[14]\(13) <= \<const0>\;
  \core_control_regs[14]\(12) <= \<const0>\;
  \core_control_regs[14]\(11 downto 0) <= \^core_control_regs[14]\(11 downto 0);
  \core_control_regs[15]\(31) <= \<const0>\;
  \core_control_regs[15]\(30) <= \<const0>\;
  \core_control_regs[15]\(29) <= \<const0>\;
  \core_control_regs[15]\(28) <= \<const0>\;
  \core_control_regs[15]\(27 downto 16) <= \^core_control_regs[15]\(27 downto 16);
  \core_control_regs[15]\(15) <= \<const0>\;
  \core_control_regs[15]\(14) <= \<const0>\;
  \core_control_regs[15]\(13) <= \<const0>\;
  \core_control_regs[15]\(12) <= \<const0>\;
  \core_control_regs[15]\(11 downto 0) <= \^core_control_regs[15]\(11 downto 0);
  \core_control_regs[16]\(31) <= \<const0>\;
  \core_control_regs[16]\(30) <= \<const0>\;
  \core_control_regs[16]\(29) <= \<const0>\;
  \core_control_regs[16]\(28) <= \<const0>\;
  \core_control_regs[16]\(27 downto 16) <= \^core_control_regs[16]\(27 downto 16);
  \core_control_regs[16]\(15) <= \<const0>\;
  \core_control_regs[16]\(14) <= \<const0>\;
  \core_control_regs[16]\(13) <= \<const0>\;
  \core_control_regs[16]\(12) <= \<const0>\;
  \core_control_regs[16]\(11 downto 0) <= \^core_control_regs[16]\(11 downto 0);
  \core_control_regs[1]\(31) <= \<const0>\;
  \core_control_regs[1]\(30) <= \<const0>\;
  \core_control_regs[1]\(29) <= \<const0>\;
  \core_control_regs[1]\(28) <= \<const0>\;
  \core_control_regs[1]\(27 downto 16) <= \^core_control_regs[1]\(27 downto 16);
  \core_control_regs[1]\(15) <= \<const0>\;
  \core_control_regs[1]\(14) <= \<const0>\;
  \core_control_regs[1]\(13) <= \<const0>\;
  \core_control_regs[1]\(12) <= \<const0>\;
  \core_control_regs[1]\(11 downto 0) <= \^core_control_regs[1]\(11 downto 0);
  \core_control_regs[2]\(31) <= \<const0>\;
  \core_control_regs[2]\(30) <= \<const0>\;
  \core_control_regs[2]\(29) <= \<const0>\;
  \core_control_regs[2]\(28) <= \<const0>\;
  \core_control_regs[2]\(27 downto 16) <= \^core_control_regs[2]\(27 downto 16);
  \core_control_regs[2]\(15) <= \<const0>\;
  \core_control_regs[2]\(14) <= \<const0>\;
  \core_control_regs[2]\(13) <= \<const0>\;
  \core_control_regs[2]\(12) <= \<const0>\;
  \core_control_regs[2]\(11 downto 0) <= \^core_control_regs[2]\(11 downto 0);
  \core_control_regs[3]\(31) <= \<const0>\;
  \core_control_regs[3]\(30) <= \<const0>\;
  \core_control_regs[3]\(29) <= \<const0>\;
  \core_control_regs[3]\(28) <= \<const0>\;
  \core_control_regs[3]\(27 downto 16) <= \^core_control_regs[3]\(27 downto 16);
  \core_control_regs[3]\(15) <= \<const0>\;
  \core_control_regs[3]\(14) <= \<const0>\;
  \core_control_regs[3]\(13) <= \<const0>\;
  \core_control_regs[3]\(12) <= \<const0>\;
  \core_control_regs[3]\(11 downto 0) <= \^core_control_regs[3]\(11 downto 0);
  \core_control_regs[4]\(31) <= \<const0>\;
  \core_control_regs[4]\(30) <= \<const0>\;
  \core_control_regs[4]\(29) <= \<const0>\;
  \core_control_regs[4]\(28) <= \<const0>\;
  \core_control_regs[4]\(27 downto 16) <= \^core_control_regs[4]\(27 downto 16);
  \core_control_regs[4]\(15) <= \<const0>\;
  \core_control_regs[4]\(14) <= \<const0>\;
  \core_control_regs[4]\(13) <= \<const0>\;
  \core_control_regs[4]\(12) <= \<const0>\;
  \core_control_regs[4]\(11 downto 0) <= \^core_control_regs[4]\(11 downto 0);
  \core_control_regs[5]\(31) <= \<const0>\;
  \core_control_regs[5]\(30) <= \<const0>\;
  \core_control_regs[5]\(29) <= \<const0>\;
  \core_control_regs[5]\(28) <= \<const0>\;
  \core_control_regs[5]\(27 downto 16) <= \^core_control_regs[5]\(27 downto 16);
  \core_control_regs[5]\(15) <= \<const0>\;
  \core_control_regs[5]\(14) <= \<const0>\;
  \core_control_regs[5]\(13) <= \<const0>\;
  \core_control_regs[5]\(12) <= \<const0>\;
  \core_control_regs[5]\(11 downto 0) <= \^core_control_regs[5]\(11 downto 0);
  \core_control_regs[6]\(31) <= \<const0>\;
  \core_control_regs[6]\(30) <= \<const0>\;
  \core_control_regs[6]\(29) <= \<const0>\;
  \core_control_regs[6]\(28) <= \<const0>\;
  \core_control_regs[6]\(27 downto 16) <= \^core_control_regs[6]\(27 downto 16);
  \core_control_regs[6]\(15) <= \<const0>\;
  \core_control_regs[6]\(14) <= \<const0>\;
  \core_control_regs[6]\(13) <= \<const0>\;
  \core_control_regs[6]\(12) <= \<const0>\;
  \core_control_regs[6]\(11 downto 0) <= \^core_control_regs[6]\(11 downto 0);
  \core_control_regs[7]\(31) <= \<const0>\;
  \core_control_regs[7]\(30) <= \<const0>\;
  \core_control_regs[7]\(29) <= \<const0>\;
  \core_control_regs[7]\(28) <= \<const0>\;
  \core_control_regs[7]\(27 downto 16) <= \^core_control_regs[7]\(27 downto 16);
  \core_control_regs[7]\(15) <= \<const0>\;
  \core_control_regs[7]\(14) <= \<const0>\;
  \core_control_regs[7]\(13) <= \<const0>\;
  \core_control_regs[7]\(12) <= \<const0>\;
  \core_control_regs[7]\(11 downto 0) <= \^core_control_regs[7]\(11 downto 0);
  \core_control_regs[8]\(31) <= \<const0>\;
  \core_control_regs[8]\(30) <= \<const0>\;
  \core_control_regs[8]\(29) <= \<const0>\;
  \core_control_regs[8]\(28) <= \<const0>\;
  \core_control_regs[8]\(27 downto 16) <= \^core_control_regs[8]\(27 downto 16);
  \core_control_regs[8]\(15) <= \<const0>\;
  \core_control_regs[8]\(14) <= \<const0>\;
  \core_control_regs[8]\(13) <= \<const0>\;
  \core_control_regs[8]\(12) <= \<const0>\;
  \core_control_regs[8]\(11 downto 0) <= \^core_control_regs[8]\(11 downto 0);
  \core_control_regs[9]\(31) <= \<const0>\;
  \core_control_regs[9]\(30) <= \<const0>\;
  \core_control_regs[9]\(29) <= \<const0>\;
  \core_control_regs[9]\(28) <= \<const0>\;
  \core_control_regs[9]\(27 downto 16) <= \^core_control_regs[9]\(27 downto 16);
  \core_control_regs[9]\(15) <= \<const0>\;
  \core_control_regs[9]\(14) <= \<const0>\;
  \core_control_regs[9]\(13) <= \<const0>\;
  \core_control_regs[9]\(12) <= \<const0>\;
  \core_control_regs[9]\(11 downto 0) <= \^core_control_regs[9]\(11 downto 0);
  core_d_out <= \<const0>\;
  \genr_control_regs[0]\(31 downto 30) <= \^genr_control_regs[0]\(31 downto 30);
  \genr_control_regs[0]\(29) <= \<const0>\;
  \genr_control_regs[0]\(28) <= \<const0>\;
  \genr_control_regs[0]\(27) <= \<const0>\;
  \genr_control_regs[0]\(26 downto 13) <= \^genr_control_regs[0]\(26 downto 13);
  \genr_control_regs[0]\(12) <= \<const0>\;
  \genr_control_regs[0]\(11 downto 8) <= \^genr_control_regs[0]\(11 downto 8);
  \genr_control_regs[0]\(7) <= \<const0>\;
  \genr_control_regs[0]\(6) <= \<const0>\;
  \genr_control_regs[0]\(5) <= \^genr_control_regs[0]\(5);
  \genr_control_regs[0]\(4) <= \<const0>\;
  \genr_control_regs[0]\(3 downto 0) <= \^genr_control_regs[0]\(3 downto 0);
  \genr_control_regs[1]\(31 downto 16) <= \^genr_control_regs[1]\(31 downto 16);
  \genr_control_regs[1]\(15) <= \<const0>\;
  \genr_control_regs[1]\(14) <= \<const0>\;
  \genr_control_regs[1]\(13 downto 8) <= \^genr_control_regs[1]\(13 downto 8);
  \genr_control_regs[1]\(7) <= \<const0>\;
  \genr_control_regs[1]\(6) <= \<const0>\;
  \genr_control_regs[1]\(5) <= \<const0>\;
  \genr_control_regs[1]\(4) <= \<const0>\;
  \genr_control_regs[1]\(3) <= \<const0>\;
  \genr_control_regs[1]\(2) <= \<const0>\;
  \genr_control_regs[1]\(1) <= \<const0>\;
  \genr_control_regs[1]\(0) <= \<const0>\;
  \genr_control_regs[2]\(31) <= \<const0>\;
  \genr_control_regs[2]\(30) <= \<const0>\;
  \genr_control_regs[2]\(29) <= \<const0>\;
  \genr_control_regs[2]\(28) <= \<const0>\;
  \genr_control_regs[2]\(27) <= \<const0>\;
  \genr_control_regs[2]\(26) <= \<const0>\;
  \genr_control_regs[2]\(25) <= \<const0>\;
  \genr_control_regs[2]\(24) <= \<const0>\;
  \genr_control_regs[2]\(23) <= \<const0>\;
  \genr_control_regs[2]\(22) <= \<const0>\;
  \genr_control_regs[2]\(21 downto 16) <= \^genr_control_regs[2]\(21 downto 16);
  \genr_control_regs[2]\(15) <= \<const0>\;
  \genr_control_regs[2]\(14) <= \<const0>\;
  \genr_control_regs[2]\(13) <= \<const0>\;
  \genr_control_regs[2]\(12) <= \<const0>\;
  \genr_control_regs[2]\(11) <= \<const0>\;
  \genr_control_regs[2]\(10) <= \<const0>\;
  \genr_control_regs[2]\(9) <= \<const0>\;
  \genr_control_regs[2]\(8) <= \<const0>\;
  \genr_control_regs[2]\(7) <= \<const0>\;
  \genr_control_regs[2]\(6) <= \<const0>\;
  \genr_control_regs[2]\(5) <= \<const0>\;
  \genr_control_regs[2]\(4) <= \<const0>\;
  \genr_control_regs[2]\(3) <= \<const0>\;
  \genr_control_regs[2]\(2) <= \<const0>\;
  \genr_control_regs[2]\(1) <= \<const0>\;
  \genr_control_regs[2]\(0) <= \<const0>\;
  \genr_control_regs[3]\(31 downto 16) <= \^genr_control_regs[3]\(31 downto 16);
  \genr_control_regs[3]\(15) <= \<const0>\;
  \genr_control_regs[3]\(14) <= \<const0>\;
  \genr_control_regs[3]\(13 downto 8) <= \^genr_control_regs[3]\(13 downto 8);
  \genr_control_regs[3]\(7) <= \<const0>\;
  \genr_control_regs[3]\(6) <= \<const0>\;
  \genr_control_regs[3]\(5) <= \<const0>\;
  \genr_control_regs[3]\(4) <= \<const0>\;
  \genr_control_regs[3]\(3) <= \<const0>\;
  \genr_control_regs[3]\(2) <= \<const0>\;
  \genr_control_regs[3]\(1) <= \<const0>\;
  \genr_control_regs[3]\(0) <= \<const0>\;
  \genr_control_regs[4]\(31) <= \<const0>\;
  \genr_control_regs[4]\(30) <= \<const0>\;
  \genr_control_regs[4]\(29) <= \<const0>\;
  \genr_control_regs[4]\(28) <= \<const0>\;
  \genr_control_regs[4]\(27) <= \<const0>\;
  \genr_control_regs[4]\(26) <= \<const0>\;
  \genr_control_regs[4]\(25) <= \<const0>\;
  \genr_control_regs[4]\(24) <= \<const0>\;
  \genr_control_regs[4]\(23) <= \<const0>\;
  \genr_control_regs[4]\(22) <= \<const0>\;
  \genr_control_regs[4]\(21) <= \<const0>\;
  \genr_control_regs[4]\(20) <= \<const0>\;
  \genr_control_regs[4]\(19) <= \<const0>\;
  \genr_control_regs[4]\(18) <= \<const0>\;
  \genr_control_regs[4]\(17) <= \<const0>\;
  \genr_control_regs[4]\(16) <= \<const0>\;
  \genr_control_regs[4]\(15) <= \<const0>\;
  \genr_control_regs[4]\(14) <= \<const0>\;
  \genr_control_regs[4]\(13) <= \<const0>\;
  \genr_control_regs[4]\(12) <= \<const0>\;
  \genr_control_regs[4]\(11) <= \<const0>\;
  \genr_control_regs[4]\(10) <= \<const0>\;
  \genr_control_regs[4]\(9) <= \<const0>\;
  \genr_control_regs[4]\(8) <= \<const0>\;
  \genr_control_regs[4]\(7) <= \<const0>\;
  \genr_control_regs[4]\(6) <= \<const0>\;
  \genr_control_regs[4]\(5) <= \<const0>\;
  \genr_control_regs[4]\(4) <= \<const0>\;
  \genr_control_regs[4]\(3) <= \<const0>\;
  \genr_control_regs[4]\(2) <= \<const0>\;
  \genr_control_regs[4]\(1) <= \<const0>\;
  \genr_control_regs[4]\(0) <= \<const0>\;
  ipif_addr_out(8 downto 0) <= ipif_Addr(8 downto 0);
  ipif_data_out(31 downto 0) <= \^ipif_data_out\(31 downto 0);
  resetn_out <= \^resetn_out\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \^s_axi_bresp\(1);
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \^s_axi_rresp\(1);
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
  \time_control_regs[0]\(31) <= \<const0>\;
  \time_control_regs[0]\(30) <= \<const0>\;
  \time_control_regs[0]\(29) <= \<const0>\;
  \time_control_regs[0]\(28) <= \<const0>\;
  \time_control_regs[0]\(27) <= \<const0>\;
  \time_control_regs[0]\(26) <= \<const0>\;
  \time_control_regs[0]\(25) <= \<const0>\;
  \time_control_regs[0]\(24) <= \<const0>\;
  \time_control_regs[0]\(23) <= \<const0>\;
  \time_control_regs[0]\(22) <= \<const0>\;
  \time_control_regs[0]\(21) <= \<const0>\;
  \time_control_regs[0]\(20) <= \<const0>\;
  \time_control_regs[0]\(19) <= \<const0>\;
  \time_control_regs[0]\(18) <= \<const0>\;
  \time_control_regs[0]\(17) <= \<const0>\;
  \time_control_regs[0]\(16) <= \<const0>\;
  \time_control_regs[0]\(15) <= \<const0>\;
  \time_control_regs[0]\(14) <= \<const0>\;
  \time_control_regs[0]\(13) <= \<const0>\;
  \time_control_regs[0]\(12) <= \<const0>\;
  \time_control_regs[0]\(11) <= \<const0>\;
  \time_control_regs[0]\(10) <= \<const0>\;
  \time_control_regs[0]\(9) <= \<const0>\;
  \time_control_regs[0]\(8) <= \<const0>\;
  \time_control_regs[0]\(7) <= \<const0>\;
  \time_control_regs[0]\(6) <= \<const0>\;
  \time_control_regs[0]\(5) <= \<const0>\;
  \time_control_regs[0]\(4) <= \<const0>\;
  \time_control_regs[0]\(3) <= \<const0>\;
  \time_control_regs[0]\(2) <= \<const0>\;
  \time_control_regs[0]\(1) <= \<const0>\;
  \time_control_regs[0]\(0) <= \<const0>\;
  \time_control_regs[10]\(31) <= \<const0>\;
  \time_control_regs[10]\(30) <= \<const0>\;
  \time_control_regs[10]\(29) <= \<const0>\;
  \time_control_regs[10]\(28) <= \<const0>\;
  \time_control_regs[10]\(27) <= \<const0>\;
  \time_control_regs[10]\(26) <= \<const0>\;
  \time_control_regs[10]\(25) <= \<const0>\;
  \time_control_regs[10]\(24) <= \<const0>\;
  \time_control_regs[10]\(23) <= \<const0>\;
  \time_control_regs[10]\(22) <= \<const0>\;
  \time_control_regs[10]\(21) <= \<const0>\;
  \time_control_regs[10]\(20) <= \<const0>\;
  \time_control_regs[10]\(19) <= \<const0>\;
  \time_control_regs[10]\(18) <= \<const0>\;
  \time_control_regs[10]\(17) <= \<const0>\;
  \time_control_regs[10]\(16) <= \<const0>\;
  \time_control_regs[10]\(15) <= \<const0>\;
  \time_control_regs[10]\(14) <= \<const0>\;
  \time_control_regs[10]\(13) <= \<const0>\;
  \time_control_regs[10]\(12) <= \<const0>\;
  \time_control_regs[10]\(11) <= \<const0>\;
  \time_control_regs[10]\(10) <= \<const0>\;
  \time_control_regs[10]\(9) <= \<const0>\;
  \time_control_regs[10]\(8) <= \<const0>\;
  \time_control_regs[10]\(7) <= \<const0>\;
  \time_control_regs[10]\(6) <= \<const0>\;
  \time_control_regs[10]\(5) <= \<const0>\;
  \time_control_regs[10]\(4) <= \<const0>\;
  \time_control_regs[10]\(3) <= \<const0>\;
  \time_control_regs[10]\(2) <= \<const0>\;
  \time_control_regs[10]\(1) <= \<const0>\;
  \time_control_regs[10]\(0) <= \<const0>\;
  \time_control_regs[11]\(31) <= \<const0>\;
  \time_control_regs[11]\(30) <= \<const0>\;
  \time_control_regs[11]\(29) <= \<const0>\;
  \time_control_regs[11]\(28) <= \<const0>\;
  \time_control_regs[11]\(27) <= \<const0>\;
  \time_control_regs[11]\(26) <= \<const0>\;
  \time_control_regs[11]\(25) <= \<const0>\;
  \time_control_regs[11]\(24) <= \<const0>\;
  \time_control_regs[11]\(23) <= \<const0>\;
  \time_control_regs[11]\(22) <= \<const0>\;
  \time_control_regs[11]\(21) <= \<const0>\;
  \time_control_regs[11]\(20) <= \<const0>\;
  \time_control_regs[11]\(19) <= \<const0>\;
  \time_control_regs[11]\(18) <= \<const0>\;
  \time_control_regs[11]\(17) <= \<const0>\;
  \time_control_regs[11]\(16) <= \<const0>\;
  \time_control_regs[11]\(15) <= \<const0>\;
  \time_control_regs[11]\(14) <= \<const0>\;
  \time_control_regs[11]\(13) <= \<const0>\;
  \time_control_regs[11]\(12) <= \<const0>\;
  \time_control_regs[11]\(11) <= \<const0>\;
  \time_control_regs[11]\(10) <= \<const0>\;
  \time_control_regs[11]\(9) <= \<const0>\;
  \time_control_regs[11]\(8) <= \<const0>\;
  \time_control_regs[11]\(7) <= \<const0>\;
  \time_control_regs[11]\(6) <= \<const0>\;
  \time_control_regs[11]\(5) <= \<const0>\;
  \time_control_regs[11]\(4) <= \<const0>\;
  \time_control_regs[11]\(3) <= \<const0>\;
  \time_control_regs[11]\(2) <= \<const0>\;
  \time_control_regs[11]\(1) <= \<const0>\;
  \time_control_regs[11]\(0) <= \<const0>\;
  \time_control_regs[12]\(31) <= \<const0>\;
  \time_control_regs[12]\(30) <= \<const0>\;
  \time_control_regs[12]\(29) <= \<const0>\;
  \time_control_regs[12]\(28) <= \<const0>\;
  \time_control_regs[12]\(27) <= \<const0>\;
  \time_control_regs[12]\(26) <= \<const0>\;
  \time_control_regs[12]\(25) <= \<const0>\;
  \time_control_regs[12]\(24) <= \<const0>\;
  \time_control_regs[12]\(23) <= \<const0>\;
  \time_control_regs[12]\(22) <= \<const0>\;
  \time_control_regs[12]\(21) <= \<const0>\;
  \time_control_regs[12]\(20) <= \<const0>\;
  \time_control_regs[12]\(19) <= \<const0>\;
  \time_control_regs[12]\(18) <= \<const0>\;
  \time_control_regs[12]\(17) <= \<const0>\;
  \time_control_regs[12]\(16) <= \<const0>\;
  \time_control_regs[12]\(15) <= \<const0>\;
  \time_control_regs[12]\(14) <= \<const0>\;
  \time_control_regs[12]\(13) <= \<const0>\;
  \time_control_regs[12]\(12) <= \<const0>\;
  \time_control_regs[12]\(11) <= \<const0>\;
  \time_control_regs[12]\(10) <= \<const0>\;
  \time_control_regs[12]\(9) <= \<const0>\;
  \time_control_regs[12]\(8) <= \<const0>\;
  \time_control_regs[12]\(7) <= \<const0>\;
  \time_control_regs[12]\(6) <= \<const0>\;
  \time_control_regs[12]\(5) <= \<const0>\;
  \time_control_regs[12]\(4) <= \<const0>\;
  \time_control_regs[12]\(3) <= \<const0>\;
  \time_control_regs[12]\(2) <= \<const0>\;
  \time_control_regs[12]\(1) <= \<const0>\;
  \time_control_regs[12]\(0) <= \<const0>\;
  \time_control_regs[13]\(31) <= \<const0>\;
  \time_control_regs[13]\(30) <= \<const0>\;
  \time_control_regs[13]\(29) <= \<const0>\;
  \time_control_regs[13]\(28) <= \<const0>\;
  \time_control_regs[13]\(27) <= \<const0>\;
  \time_control_regs[13]\(26) <= \<const0>\;
  \time_control_regs[13]\(25) <= \<const0>\;
  \time_control_regs[13]\(24) <= \<const0>\;
  \time_control_regs[13]\(23) <= \<const0>\;
  \time_control_regs[13]\(22) <= \<const0>\;
  \time_control_regs[13]\(21) <= \<const0>\;
  \time_control_regs[13]\(20) <= \<const0>\;
  \time_control_regs[13]\(19) <= \<const0>\;
  \time_control_regs[13]\(18) <= \<const0>\;
  \time_control_regs[13]\(17) <= \<const0>\;
  \time_control_regs[13]\(16) <= \<const0>\;
  \time_control_regs[13]\(15) <= \<const0>\;
  \time_control_regs[13]\(14) <= \<const0>\;
  \time_control_regs[13]\(13) <= \<const0>\;
  \time_control_regs[13]\(12) <= \<const0>\;
  \time_control_regs[13]\(11) <= \<const0>\;
  \time_control_regs[13]\(10) <= \<const0>\;
  \time_control_regs[13]\(9) <= \<const0>\;
  \time_control_regs[13]\(8) <= \<const0>\;
  \time_control_regs[13]\(7) <= \<const0>\;
  \time_control_regs[13]\(6) <= \<const0>\;
  \time_control_regs[13]\(5) <= \<const0>\;
  \time_control_regs[13]\(4) <= \<const0>\;
  \time_control_regs[13]\(3) <= \<const0>\;
  \time_control_regs[13]\(2) <= \<const0>\;
  \time_control_regs[13]\(1) <= \<const0>\;
  \time_control_regs[13]\(0) <= \<const0>\;
  \time_control_regs[14]\(31) <= \<const0>\;
  \time_control_regs[14]\(30) <= \<const0>\;
  \time_control_regs[14]\(29) <= \<const0>\;
  \time_control_regs[14]\(28) <= \<const0>\;
  \time_control_regs[14]\(27) <= \<const0>\;
  \time_control_regs[14]\(26) <= \<const0>\;
  \time_control_regs[14]\(25) <= \<const0>\;
  \time_control_regs[14]\(24) <= \<const0>\;
  \time_control_regs[14]\(23) <= \<const0>\;
  \time_control_regs[14]\(22) <= \<const0>\;
  \time_control_regs[14]\(21) <= \<const0>\;
  \time_control_regs[14]\(20) <= \<const0>\;
  \time_control_regs[14]\(19) <= \<const0>\;
  \time_control_regs[14]\(18) <= \<const0>\;
  \time_control_regs[14]\(17) <= \<const0>\;
  \time_control_regs[14]\(16) <= \<const0>\;
  \time_control_regs[14]\(15) <= \<const0>\;
  \time_control_regs[14]\(14) <= \<const0>\;
  \time_control_regs[14]\(13) <= \<const0>\;
  \time_control_regs[14]\(12) <= \<const0>\;
  \time_control_regs[14]\(11) <= \<const0>\;
  \time_control_regs[14]\(10) <= \<const0>\;
  \time_control_regs[14]\(9) <= \<const0>\;
  \time_control_regs[14]\(8) <= \<const0>\;
  \time_control_regs[14]\(7) <= \<const0>\;
  \time_control_regs[14]\(6) <= \<const0>\;
  \time_control_regs[14]\(5) <= \<const0>\;
  \time_control_regs[14]\(4) <= \<const0>\;
  \time_control_regs[14]\(3) <= \<const0>\;
  \time_control_regs[14]\(2) <= \<const0>\;
  \time_control_regs[14]\(1) <= \<const0>\;
  \time_control_regs[14]\(0) <= \<const0>\;
  \time_control_regs[15]\(31) <= \<const0>\;
  \time_control_regs[15]\(30) <= \<const0>\;
  \time_control_regs[15]\(29) <= \<const0>\;
  \time_control_regs[15]\(28) <= \<const0>\;
  \time_control_regs[15]\(27) <= \<const0>\;
  \time_control_regs[15]\(26) <= \<const0>\;
  \time_control_regs[15]\(25) <= \<const0>\;
  \time_control_regs[15]\(24) <= \<const0>\;
  \time_control_regs[15]\(23) <= \<const0>\;
  \time_control_regs[15]\(22) <= \<const0>\;
  \time_control_regs[15]\(21) <= \<const0>\;
  \time_control_regs[15]\(20) <= \<const0>\;
  \time_control_regs[15]\(19) <= \<const0>\;
  \time_control_regs[15]\(18) <= \<const0>\;
  \time_control_regs[15]\(17) <= \<const0>\;
  \time_control_regs[15]\(16) <= \<const0>\;
  \time_control_regs[15]\(15) <= \<const0>\;
  \time_control_regs[15]\(14) <= \<const0>\;
  \time_control_regs[15]\(13) <= \<const0>\;
  \time_control_regs[15]\(12) <= \<const0>\;
  \time_control_regs[15]\(11) <= \<const0>\;
  \time_control_regs[15]\(10) <= \<const0>\;
  \time_control_regs[15]\(9) <= \<const0>\;
  \time_control_regs[15]\(8) <= \<const0>\;
  \time_control_regs[15]\(7) <= \<const0>\;
  \time_control_regs[15]\(6) <= \<const0>\;
  \time_control_regs[15]\(5) <= \<const0>\;
  \time_control_regs[15]\(4) <= \<const0>\;
  \time_control_regs[15]\(3) <= \<const0>\;
  \time_control_regs[15]\(2) <= \<const0>\;
  \time_control_regs[15]\(1) <= \<const0>\;
  \time_control_regs[15]\(0) <= \<const0>\;
  \time_control_regs[16]\(31) <= \<const0>\;
  \time_control_regs[16]\(30) <= \<const0>\;
  \time_control_regs[16]\(29) <= \<const0>\;
  \time_control_regs[16]\(28 downto 16) <= \^time_control_regs[16]\(28 downto 16);
  \time_control_regs[16]\(15) <= \<const0>\;
  \time_control_regs[16]\(14) <= \<const0>\;
  \time_control_regs[16]\(13) <= \<const0>\;
  \time_control_regs[16]\(12 downto 0) <= \^time_control_regs[16]\(12 downto 0);
  \time_control_regs[17]\(31) <= \<const0>\;
  \time_control_regs[17]\(30) <= \<const0>\;
  \time_control_regs[17]\(29) <= \<const0>\;
  \time_control_regs[17]\(28) <= \<const0>\;
  \time_control_regs[17]\(27) <= \<const0>\;
  \time_control_regs[17]\(26) <= \<const0>\;
  \time_control_regs[17]\(25) <= \<const0>\;
  \time_control_regs[17]\(24) <= \<const0>\;
  \time_control_regs[17]\(23) <= \<const0>\;
  \time_control_regs[17]\(22) <= \<const0>\;
  \time_control_regs[17]\(21) <= \<const0>\;
  \time_control_regs[17]\(20) <= \<const0>\;
  \time_control_regs[17]\(19) <= \<const0>\;
  \time_control_regs[17]\(18) <= \<const0>\;
  \time_control_regs[17]\(17) <= \<const0>\;
  \time_control_regs[17]\(16) <= \<const0>\;
  \time_control_regs[17]\(15) <= \<const0>\;
  \time_control_regs[17]\(14) <= \<const0>\;
  \time_control_regs[17]\(13) <= \<const0>\;
  \time_control_regs[17]\(12) <= \<const0>\;
  \time_control_regs[17]\(11) <= \<const0>\;
  \time_control_regs[17]\(10) <= \<const0>\;
  \time_control_regs[17]\(9) <= \<const0>\;
  \time_control_regs[17]\(8) <= \<const0>\;
  \time_control_regs[17]\(7) <= \<const0>\;
  \time_control_regs[17]\(6) <= \<const0>\;
  \time_control_regs[17]\(5) <= \<const0>\;
  \time_control_regs[17]\(4) <= \<const0>\;
  \time_control_regs[17]\(3) <= \<const0>\;
  \time_control_regs[17]\(2) <= \<const0>\;
  \time_control_regs[17]\(1) <= \<const0>\;
  \time_control_regs[17]\(0) <= \<const0>\;
  \time_control_regs[18]\(31) <= \<const0>\;
  \time_control_regs[18]\(30) <= \<const0>\;
  \time_control_regs[18]\(29) <= \<const0>\;
  \time_control_regs[18]\(28) <= \<const0>\;
  \time_control_regs[18]\(27) <= \<const0>\;
  \time_control_regs[18]\(26) <= \<const0>\;
  \time_control_regs[18]\(25) <= \<const0>\;
  \time_control_regs[18]\(24) <= \<const0>\;
  \time_control_regs[18]\(23) <= \<const0>\;
  \time_control_regs[18]\(22) <= \<const0>\;
  \time_control_regs[18]\(21) <= \<const0>\;
  \time_control_regs[18]\(20) <= \<const0>\;
  \time_control_regs[18]\(19) <= \<const0>\;
  \time_control_regs[18]\(18) <= \<const0>\;
  \time_control_regs[18]\(17) <= \<const0>\;
  \time_control_regs[18]\(16) <= \<const0>\;
  \time_control_regs[18]\(15) <= \<const0>\;
  \time_control_regs[18]\(14) <= \<const0>\;
  \time_control_regs[18]\(13) <= \<const0>\;
  \time_control_regs[18]\(12) <= \<const0>\;
  \time_control_regs[18]\(11) <= \<const0>\;
  \time_control_regs[18]\(10) <= \<const0>\;
  \time_control_regs[18]\(9 downto 6) <= \^time_control_regs[18]\(9 downto 6);
  \time_control_regs[18]\(5) <= \<const0>\;
  \time_control_regs[18]\(4) <= \<const0>\;
  \time_control_regs[18]\(3 downto 0) <= \^time_control_regs[18]\(3 downto 0);
  \time_control_regs[19]\(31) <= \<const0>\;
  \time_control_regs[19]\(30) <= \<const0>\;
  \time_control_regs[19]\(29) <= \<const0>\;
  \time_control_regs[19]\(28) <= \<const0>\;
  \time_control_regs[19]\(27) <= \<const0>\;
  \time_control_regs[19]\(26) <= \<const0>\;
  \time_control_regs[19]\(25) <= \<const0>\;
  \time_control_regs[19]\(24) <= \<const0>\;
  \time_control_regs[19]\(23) <= \<const0>\;
  \time_control_regs[19]\(22) <= \<const0>\;
  \time_control_regs[19]\(21) <= \<const0>\;
  \time_control_regs[19]\(20) <= \<const0>\;
  \time_control_regs[19]\(19) <= \<const0>\;
  \time_control_regs[19]\(18) <= \<const0>\;
  \time_control_regs[19]\(17) <= \<const0>\;
  \time_control_regs[19]\(16) <= \<const0>\;
  \time_control_regs[19]\(15) <= \<const0>\;
  \time_control_regs[19]\(14) <= \<const0>\;
  \time_control_regs[19]\(13) <= \<const0>\;
  \time_control_regs[19]\(12) <= \<const0>\;
  \time_control_regs[19]\(11) <= \<const0>\;
  \time_control_regs[19]\(10) <= \<const0>\;
  \time_control_regs[19]\(9) <= \<const0>\;
  \time_control_regs[19]\(8) <= \<const0>\;
  \time_control_regs[19]\(7) <= \<const0>\;
  \time_control_regs[19]\(6 downto 0) <= \^time_control_regs[19]\(6 downto 0);
  \time_control_regs[1]\(31) <= \<const0>\;
  \time_control_regs[1]\(30) <= \<const0>\;
  \time_control_regs[1]\(29) <= \<const0>\;
  \time_control_regs[1]\(28) <= \<const0>\;
  \time_control_regs[1]\(27) <= \<const0>\;
  \time_control_regs[1]\(26) <= \<const0>\;
  \time_control_regs[1]\(25) <= \<const0>\;
  \time_control_regs[1]\(24) <= \<const0>\;
  \time_control_regs[1]\(23) <= \<const0>\;
  \time_control_regs[1]\(22) <= \<const0>\;
  \time_control_regs[1]\(21) <= \<const0>\;
  \time_control_regs[1]\(20) <= \<const0>\;
  \time_control_regs[1]\(19) <= \<const0>\;
  \time_control_regs[1]\(18) <= \<const0>\;
  \time_control_regs[1]\(17) <= \<const0>\;
  \time_control_regs[1]\(16) <= \<const0>\;
  \time_control_regs[1]\(15) <= \<const0>\;
  \time_control_regs[1]\(14) <= \<const0>\;
  \time_control_regs[1]\(13) <= \<const0>\;
  \time_control_regs[1]\(12) <= \<const0>\;
  \time_control_regs[1]\(11) <= \<const0>\;
  \time_control_regs[1]\(10) <= \<const0>\;
  \time_control_regs[1]\(9) <= \<const0>\;
  \time_control_regs[1]\(8) <= \<const0>\;
  \time_control_regs[1]\(7) <= \<const0>\;
  \time_control_regs[1]\(6) <= \<const0>\;
  \time_control_regs[1]\(5) <= \<const0>\;
  \time_control_regs[1]\(4) <= \<const0>\;
  \time_control_regs[1]\(3) <= \<const0>\;
  \time_control_regs[1]\(2) <= \<const0>\;
  \time_control_regs[1]\(1) <= \<const0>\;
  \time_control_regs[1]\(0) <= \<const0>\;
  \time_control_regs[20]\(31) <= \<const0>\;
  \time_control_regs[20]\(30) <= \<const0>\;
  \time_control_regs[20]\(29) <= \<const0>\;
  \time_control_regs[20]\(28 downto 16) <= \^time_control_regs[20]\(28 downto 16);
  \time_control_regs[20]\(15) <= \<const0>\;
  \time_control_regs[20]\(14) <= \<const0>\;
  \time_control_regs[20]\(13) <= \<const0>\;
  \time_control_regs[20]\(12 downto 0) <= \^time_control_regs[20]\(12 downto 0);
  \time_control_regs[21]\(31) <= \<const0>\;
  \time_control_regs[21]\(30) <= \<const0>\;
  \time_control_regs[21]\(29) <= \<const0>\;
  \time_control_regs[21]\(28 downto 16) <= \^time_control_regs[21]\(28 downto 16);
  \time_control_regs[21]\(15) <= \<const0>\;
  \time_control_regs[21]\(14) <= \<const0>\;
  \time_control_regs[21]\(13) <= \<const0>\;
  \time_control_regs[21]\(12 downto 0) <= \^time_control_regs[21]\(12 downto 0);
  \time_control_regs[22]\(31) <= \<const0>\;
  \time_control_regs[22]\(30) <= \<const0>\;
  \time_control_regs[22]\(29) <= \<const0>\;
  \time_control_regs[22]\(28 downto 16) <= \^time_control_regs[22]\(28 downto 16);
  \time_control_regs[22]\(15) <= \<const0>\;
  \time_control_regs[22]\(14) <= \<const0>\;
  \time_control_regs[22]\(13) <= \<const0>\;
  \time_control_regs[22]\(12 downto 0) <= \^time_control_regs[22]\(12 downto 0);
  \time_control_regs[23]\(31) <= \<const0>\;
  \time_control_regs[23]\(30) <= \<const0>\;
  \time_control_regs[23]\(29) <= \<const0>\;
  \time_control_regs[23]\(28 downto 16) <= \^time_control_regs[23]\(28 downto 16);
  \time_control_regs[23]\(15) <= \<const0>\;
  \time_control_regs[23]\(14) <= \<const0>\;
  \time_control_regs[23]\(13) <= \<const0>\;
  \time_control_regs[23]\(12 downto 0) <= \^time_control_regs[23]\(12 downto 0);
  \time_control_regs[24]\(31) <= \<const0>\;
  \time_control_regs[24]\(30) <= \<const0>\;
  \time_control_regs[24]\(29) <= \<const0>\;
  \time_control_regs[24]\(28 downto 16) <= \^time_control_regs[24]\(28 downto 16);
  \time_control_regs[24]\(15) <= \<const0>\;
  \time_control_regs[24]\(14) <= \<const0>\;
  \time_control_regs[24]\(13) <= \<const0>\;
  \time_control_regs[24]\(12 downto 0) <= \^time_control_regs[24]\(12 downto 0);
  \time_control_regs[25]\(31) <= \<const0>\;
  \time_control_regs[25]\(30) <= \<const0>\;
  \time_control_regs[25]\(29) <= \<const0>\;
  \time_control_regs[25]\(28 downto 16) <= \^time_control_regs[25]\(28 downto 16);
  \time_control_regs[25]\(15) <= \<const0>\;
  \time_control_regs[25]\(14) <= \<const0>\;
  \time_control_regs[25]\(13) <= \<const0>\;
  \time_control_regs[25]\(12 downto 0) <= \^time_control_regs[25]\(12 downto 0);
  \time_control_regs[26]\(31) <= \<const0>\;
  \time_control_regs[26]\(30) <= \<const0>\;
  \time_control_regs[26]\(29) <= \<const0>\;
  \time_control_regs[26]\(28 downto 16) <= \^time_control_regs[26]\(28 downto 16);
  \time_control_regs[26]\(15) <= \<const0>\;
  \time_control_regs[26]\(14) <= \<const0>\;
  \time_control_regs[26]\(13) <= \<const0>\;
  \time_control_regs[26]\(12 downto 0) <= \^time_control_regs[26]\(12 downto 0);
  \time_control_regs[27]\(31) <= \<const0>\;
  \time_control_regs[27]\(30) <= \<const0>\;
  \time_control_regs[27]\(29) <= \<const0>\;
  \time_control_regs[27]\(28 downto 16) <= \^time_control_regs[27]\(28 downto 16);
  \time_control_regs[27]\(15) <= \<const0>\;
  \time_control_regs[27]\(14) <= \<const0>\;
  \time_control_regs[27]\(13) <= \<const0>\;
  \time_control_regs[27]\(12 downto 0) <= \^time_control_regs[27]\(12 downto 0);
  \time_control_regs[28]\(31) <= \<const0>\;
  \time_control_regs[28]\(30) <= \<const0>\;
  \time_control_regs[28]\(29) <= \<const0>\;
  \time_control_regs[28]\(28 downto 16) <= \^time_control_regs[28]\(28 downto 16);
  \time_control_regs[28]\(15) <= \<const0>\;
  \time_control_regs[28]\(14) <= \<const0>\;
  \time_control_regs[28]\(13) <= \<const0>\;
  \time_control_regs[28]\(12 downto 0) <= \^time_control_regs[28]\(12 downto 0);
  \time_control_regs[2]\(31) <= \<const0>\;
  \time_control_regs[2]\(30) <= \<const0>\;
  \time_control_regs[2]\(29) <= \<const0>\;
  \time_control_regs[2]\(28) <= \<const0>\;
  \time_control_regs[2]\(27) <= \<const0>\;
  \time_control_regs[2]\(26) <= \<const0>\;
  \time_control_regs[2]\(25) <= \<const0>\;
  \time_control_regs[2]\(24) <= \<const0>\;
  \time_control_regs[2]\(23) <= \<const0>\;
  \time_control_regs[2]\(22) <= \<const0>\;
  \time_control_regs[2]\(21) <= \<const0>\;
  \time_control_regs[2]\(20) <= \<const0>\;
  \time_control_regs[2]\(19) <= \<const0>\;
  \time_control_regs[2]\(18) <= \<const0>\;
  \time_control_regs[2]\(17) <= \<const0>\;
  \time_control_regs[2]\(16) <= \<const0>\;
  \time_control_regs[2]\(15) <= \<const0>\;
  \time_control_regs[2]\(14) <= \<const0>\;
  \time_control_regs[2]\(13) <= \<const0>\;
  \time_control_regs[2]\(12) <= \<const0>\;
  \time_control_regs[2]\(11) <= \<const0>\;
  \time_control_regs[2]\(10) <= \<const0>\;
  \time_control_regs[2]\(9) <= \<const0>\;
  \time_control_regs[2]\(8) <= \<const0>\;
  \time_control_regs[2]\(7) <= \<const0>\;
  \time_control_regs[2]\(6) <= \<const0>\;
  \time_control_regs[2]\(5) <= \<const0>\;
  \time_control_regs[2]\(4) <= \<const0>\;
  \time_control_regs[2]\(3) <= \<const0>\;
  \time_control_regs[2]\(2) <= \<const0>\;
  \time_control_regs[2]\(1) <= \<const0>\;
  \time_control_regs[2]\(0) <= \<const0>\;
  \time_control_regs[3]\(31) <= \<const0>\;
  \time_control_regs[3]\(30) <= \<const0>\;
  \time_control_regs[3]\(29) <= \<const0>\;
  \time_control_regs[3]\(28) <= \<const0>\;
  \time_control_regs[3]\(27) <= \<const0>\;
  \time_control_regs[3]\(26) <= \<const0>\;
  \time_control_regs[3]\(25) <= \<const0>\;
  \time_control_regs[3]\(24) <= \<const0>\;
  \time_control_regs[3]\(23) <= \<const0>\;
  \time_control_regs[3]\(22) <= \<const0>\;
  \time_control_regs[3]\(21) <= \<const0>\;
  \time_control_regs[3]\(20) <= \<const0>\;
  \time_control_regs[3]\(19) <= \<const0>\;
  \time_control_regs[3]\(18) <= \<const0>\;
  \time_control_regs[3]\(17) <= \<const0>\;
  \time_control_regs[3]\(16) <= \<const0>\;
  \time_control_regs[3]\(15) <= \<const0>\;
  \time_control_regs[3]\(14) <= \<const0>\;
  \time_control_regs[3]\(13) <= \<const0>\;
  \time_control_regs[3]\(12) <= \<const0>\;
  \time_control_regs[3]\(11) <= \<const0>\;
  \time_control_regs[3]\(10) <= \<const0>\;
  \time_control_regs[3]\(9) <= \<const0>\;
  \time_control_regs[3]\(8) <= \<const0>\;
  \time_control_regs[3]\(7) <= \<const0>\;
  \time_control_regs[3]\(6) <= \<const0>\;
  \time_control_regs[3]\(5) <= \<const0>\;
  \time_control_regs[3]\(4) <= \<const0>\;
  \time_control_regs[3]\(3) <= \<const0>\;
  \time_control_regs[3]\(2) <= \<const0>\;
  \time_control_regs[3]\(1) <= \<const0>\;
  \time_control_regs[3]\(0) <= \<const0>\;
  \time_control_regs[4]\(31) <= \<const0>\;
  \time_control_regs[4]\(30) <= \<const0>\;
  \time_control_regs[4]\(29) <= \<const0>\;
  \time_control_regs[4]\(28) <= \<const0>\;
  \time_control_regs[4]\(27) <= \<const0>\;
  \time_control_regs[4]\(26) <= \<const0>\;
  \time_control_regs[4]\(25) <= \<const0>\;
  \time_control_regs[4]\(24) <= \<const0>\;
  \time_control_regs[4]\(23) <= \<const0>\;
  \time_control_regs[4]\(22) <= \<const0>\;
  \time_control_regs[4]\(21) <= \<const0>\;
  \time_control_regs[4]\(20) <= \<const0>\;
  \time_control_regs[4]\(19) <= \<const0>\;
  \time_control_regs[4]\(18) <= \<const0>\;
  \time_control_regs[4]\(17) <= \<const0>\;
  \time_control_regs[4]\(16) <= \<const0>\;
  \time_control_regs[4]\(15) <= \<const0>\;
  \time_control_regs[4]\(14) <= \<const0>\;
  \time_control_regs[4]\(13) <= \<const0>\;
  \time_control_regs[4]\(12) <= \<const0>\;
  \time_control_regs[4]\(11) <= \<const0>\;
  \time_control_regs[4]\(10) <= \<const0>\;
  \time_control_regs[4]\(9) <= \<const0>\;
  \time_control_regs[4]\(8) <= \<const0>\;
  \time_control_regs[4]\(7) <= \<const0>\;
  \time_control_regs[4]\(6) <= \<const0>\;
  \time_control_regs[4]\(5) <= \<const0>\;
  \time_control_regs[4]\(4) <= \<const0>\;
  \time_control_regs[4]\(3) <= \<const0>\;
  \time_control_regs[4]\(2) <= \<const0>\;
  \time_control_regs[4]\(1) <= \<const0>\;
  \time_control_regs[4]\(0) <= \<const0>\;
  \time_control_regs[5]\(31) <= \<const0>\;
  \time_control_regs[5]\(30) <= \<const0>\;
  \time_control_regs[5]\(29) <= \<const0>\;
  \time_control_regs[5]\(28) <= \<const0>\;
  \time_control_regs[5]\(27) <= \<const0>\;
  \time_control_regs[5]\(26) <= \<const0>\;
  \time_control_regs[5]\(25) <= \<const0>\;
  \time_control_regs[5]\(24) <= \<const0>\;
  \time_control_regs[5]\(23) <= \<const0>\;
  \time_control_regs[5]\(22) <= \<const0>\;
  \time_control_regs[5]\(21) <= \<const0>\;
  \time_control_regs[5]\(20) <= \<const0>\;
  \time_control_regs[5]\(19) <= \<const0>\;
  \time_control_regs[5]\(18) <= \<const0>\;
  \time_control_regs[5]\(17) <= \<const0>\;
  \time_control_regs[5]\(16) <= \<const0>\;
  \time_control_regs[5]\(15) <= \<const0>\;
  \time_control_regs[5]\(14) <= \<const0>\;
  \time_control_regs[5]\(13) <= \<const0>\;
  \time_control_regs[5]\(12) <= \<const0>\;
  \time_control_regs[5]\(11) <= \<const0>\;
  \time_control_regs[5]\(10) <= \<const0>\;
  \time_control_regs[5]\(9) <= \<const0>\;
  \time_control_regs[5]\(8) <= \<const0>\;
  \time_control_regs[5]\(7) <= \<const0>\;
  \time_control_regs[5]\(6) <= \<const0>\;
  \time_control_regs[5]\(5) <= \<const0>\;
  \time_control_regs[5]\(4) <= \<const0>\;
  \time_control_regs[5]\(3) <= \<const0>\;
  \time_control_regs[5]\(2) <= \<const0>\;
  \time_control_regs[5]\(1) <= \<const0>\;
  \time_control_regs[5]\(0) <= \<const0>\;
  \time_control_regs[6]\(31) <= \<const0>\;
  \time_control_regs[6]\(30) <= \<const0>\;
  \time_control_regs[6]\(29) <= \<const0>\;
  \time_control_regs[6]\(28) <= \<const0>\;
  \time_control_regs[6]\(27) <= \<const0>\;
  \time_control_regs[6]\(26) <= \<const0>\;
  \time_control_regs[6]\(25) <= \<const0>\;
  \time_control_regs[6]\(24) <= \<const0>\;
  \time_control_regs[6]\(23) <= \<const0>\;
  \time_control_regs[6]\(22) <= \<const0>\;
  \time_control_regs[6]\(21) <= \<const0>\;
  \time_control_regs[6]\(20) <= \<const0>\;
  \time_control_regs[6]\(19) <= \<const0>\;
  \time_control_regs[6]\(18) <= \<const0>\;
  \time_control_regs[6]\(17) <= \<const0>\;
  \time_control_regs[6]\(16) <= \<const0>\;
  \time_control_regs[6]\(15) <= \<const0>\;
  \time_control_regs[6]\(14) <= \<const0>\;
  \time_control_regs[6]\(13) <= \<const0>\;
  \time_control_regs[6]\(12) <= \<const0>\;
  \time_control_regs[6]\(11) <= \<const0>\;
  \time_control_regs[6]\(10) <= \<const0>\;
  \time_control_regs[6]\(9) <= \<const0>\;
  \time_control_regs[6]\(8) <= \<const0>\;
  \time_control_regs[6]\(7) <= \<const0>\;
  \time_control_regs[6]\(6) <= \<const0>\;
  \time_control_regs[6]\(5) <= \<const0>\;
  \time_control_regs[6]\(4) <= \<const0>\;
  \time_control_regs[6]\(3) <= \<const0>\;
  \time_control_regs[6]\(2) <= \<const0>\;
  \time_control_regs[6]\(1) <= \<const0>\;
  \time_control_regs[6]\(0) <= \<const0>\;
  \time_control_regs[7]\(31) <= \<const0>\;
  \time_control_regs[7]\(30) <= \<const0>\;
  \time_control_regs[7]\(29) <= \<const0>\;
  \time_control_regs[7]\(28) <= \<const0>\;
  \time_control_regs[7]\(27) <= \<const0>\;
  \time_control_regs[7]\(26) <= \<const0>\;
  \time_control_regs[7]\(25) <= \<const0>\;
  \time_control_regs[7]\(24) <= \<const0>\;
  \time_control_regs[7]\(23) <= \<const0>\;
  \time_control_regs[7]\(22) <= \<const0>\;
  \time_control_regs[7]\(21) <= \<const0>\;
  \time_control_regs[7]\(20) <= \<const0>\;
  \time_control_regs[7]\(19) <= \<const0>\;
  \time_control_regs[7]\(18) <= \<const0>\;
  \time_control_regs[7]\(17) <= \<const0>\;
  \time_control_regs[7]\(16) <= \<const0>\;
  \time_control_regs[7]\(15) <= \<const0>\;
  \time_control_regs[7]\(14) <= \<const0>\;
  \time_control_regs[7]\(13) <= \<const0>\;
  \time_control_regs[7]\(12) <= \<const0>\;
  \time_control_regs[7]\(11) <= \<const0>\;
  \time_control_regs[7]\(10) <= \<const0>\;
  \time_control_regs[7]\(9) <= \<const0>\;
  \time_control_regs[7]\(8) <= \<const0>\;
  \time_control_regs[7]\(7) <= \<const0>\;
  \time_control_regs[7]\(6) <= \<const0>\;
  \time_control_regs[7]\(5) <= \<const0>\;
  \time_control_regs[7]\(4) <= \<const0>\;
  \time_control_regs[7]\(3) <= \<const0>\;
  \time_control_regs[7]\(2) <= \<const0>\;
  \time_control_regs[7]\(1) <= \<const0>\;
  \time_control_regs[7]\(0) <= \<const0>\;
  \time_control_regs[8]\(31) <= \<const0>\;
  \time_control_regs[8]\(30) <= \<const0>\;
  \time_control_regs[8]\(29) <= \<const0>\;
  \time_control_regs[8]\(28) <= \<const0>\;
  \time_control_regs[8]\(27) <= \<const0>\;
  \time_control_regs[8]\(26) <= \<const0>\;
  \time_control_regs[8]\(25) <= \<const0>\;
  \time_control_regs[8]\(24) <= \<const0>\;
  \time_control_regs[8]\(23) <= \<const0>\;
  \time_control_regs[8]\(22) <= \<const0>\;
  \time_control_regs[8]\(21) <= \<const0>\;
  \time_control_regs[8]\(20) <= \<const0>\;
  \time_control_regs[8]\(19) <= \<const0>\;
  \time_control_regs[8]\(18) <= \<const0>\;
  \time_control_regs[8]\(17) <= \<const0>\;
  \time_control_regs[8]\(16) <= \<const0>\;
  \time_control_regs[8]\(15) <= \<const0>\;
  \time_control_regs[8]\(14) <= \<const0>\;
  \time_control_regs[8]\(13) <= \<const0>\;
  \time_control_regs[8]\(12) <= \<const0>\;
  \time_control_regs[8]\(11) <= \<const0>\;
  \time_control_regs[8]\(10) <= \<const0>\;
  \time_control_regs[8]\(9) <= \<const0>\;
  \time_control_regs[8]\(8) <= \<const0>\;
  \time_control_regs[8]\(7) <= \<const0>\;
  \time_control_regs[8]\(6) <= \<const0>\;
  \time_control_regs[8]\(5) <= \<const0>\;
  \time_control_regs[8]\(4) <= \<const0>\;
  \time_control_regs[8]\(3) <= \<const0>\;
  \time_control_regs[8]\(2) <= \<const0>\;
  \time_control_regs[8]\(1) <= \<const0>\;
  \time_control_regs[8]\(0) <= \<const0>\;
  \time_control_regs[9]\(31) <= \<const0>\;
  \time_control_regs[9]\(30) <= \<const0>\;
  \time_control_regs[9]\(29) <= \<const0>\;
  \time_control_regs[9]\(28) <= \<const0>\;
  \time_control_regs[9]\(27) <= \<const0>\;
  \time_control_regs[9]\(26) <= \<const0>\;
  \time_control_regs[9]\(25) <= \<const0>\;
  \time_control_regs[9]\(24) <= \<const0>\;
  \time_control_regs[9]\(23) <= \<const0>\;
  \time_control_regs[9]\(22) <= \<const0>\;
  \time_control_regs[9]\(21) <= \<const0>\;
  \time_control_regs[9]\(20) <= \<const0>\;
  \time_control_regs[9]\(19) <= \<const0>\;
  \time_control_regs[9]\(18) <= \<const0>\;
  \time_control_regs[9]\(17) <= \<const0>\;
  \time_control_regs[9]\(16) <= \<const0>\;
  \time_control_regs[9]\(15) <= \<const0>\;
  \time_control_regs[9]\(14) <= \<const0>\;
  \time_control_regs[9]\(13) <= \<const0>\;
  \time_control_regs[9]\(12) <= \<const0>\;
  \time_control_regs[9]\(11) <= \<const0>\;
  \time_control_regs[9]\(10) <= \<const0>\;
  \time_control_regs[9]\(9) <= \<const0>\;
  \time_control_regs[9]\(8) <= \<const0>\;
  \time_control_regs[9]\(7) <= \<const0>\;
  \time_control_regs[9]\(6) <= \<const0>\;
  \time_control_regs[9]\(5) <= \<const0>\;
  \time_control_regs[9]\(4) <= \<const0>\;
  \time_control_regs[9]\(3) <= \<const0>\;
  \time_control_regs[9]\(2) <= \<const0>\;
  \time_control_regs[9]\(1) <= \<const0>\;
  \time_control_regs[9]\(0) <= \<const0>\;
\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I\: entity work.linux_bd_v_tc_0_0_axi_lite_ipif
     port map (
      D(11) => ipif_proc_RNW,
      D(10 downto 9) => ipif_proc_CS(1 downto 0),
      D(8 downto 0) => ipif_proc_Addr_int(8 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      ipif_Error => ipif_Error,
      ipif_RdAck => ipif_RdAck,
      ipif_WrAck => ipif_WrAck,
      out_data(31 downto 0) => p_144_out(31 downto 0),
      p_0_in => p_0_in_0,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => \^s_axi_bresp\(1),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => \^s_axi_rresp\(1),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => \^s_axi_wready\,
      s_axi_wvalid => s_axi_wvalid
    );
\AXI4_LITE_INTERFACE.CORE_MUX0\: entity work.\linux_bd_v_tc_0_0_mux_tree__parameterized0\
     port map (
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_33\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_34\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_1\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_35\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_10\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_44\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_11\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_45\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_12\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_46\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_13\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_47\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_14\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_48\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_15\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_49\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_16\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_50\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_17\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_51\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_18\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_52\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_19\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_53\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_2\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_36\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_20\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_54\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_21\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_55\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_22\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_56\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_23\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_57\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_24\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_58\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_25\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_59\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_26\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_60\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_27\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_61\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_28\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_62\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_29\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_63\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_3\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_37\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_30\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_64\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_31\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_65\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_32\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_66\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_33\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_67\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_34\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_68\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_35\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_69\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_36\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_70\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_37\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_71\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_38\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_72\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_39\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_73\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_4\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_38\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_40\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_74\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_41\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_75\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_42\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_76\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_43\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_77\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_44\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_78\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_45\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_79\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_46\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_80\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_47\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_81\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_48\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_82\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_49\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_83\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_5\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_39\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_50\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_84\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_51\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_85\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_52\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_86\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_53\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_87\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_54\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_88\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_55\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_89\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_56\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_90\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_57\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_91\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_58\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_92\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_59\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_93\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_6\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_40\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_60\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_94\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_61\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_95\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_62\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_96\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_63\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_97\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_7\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_41\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_8\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_42\,
      \GEN_SEL_DELAY[2].sel_int_reg[2][0]_9\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_43\,
      \GEN_SEL_DELAY[4].sel_int_reg[4][0]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_0\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0\ => \AXI4_LITE_INTERFACE.CORE_MUX0_n_0\,
      \core_control_regs[16]\(23 downto 12) => \^core_control_regs[16]\(27 downto 16),
      \core_control_regs[16]\(11 downto 0) => \^core_control_regs[16]\(11 downto 0),
      core_data(31 downto 0) => core_data(31 downto 0),
      \core_status_regs[16]\(7 downto 4) => \core_status_regs[16]\(31 downto 28),
      \core_status_regs[16]\(3 downto 0) => \core_status_regs[16]\(15 downto 12),
      out_data(0) => ipif_Addr(5),
      vid_aclk => vid_aclk
    );
\AXI4_LITE_INTERFACE.GENR_MUX0\: entity work.linux_bd_v_tc_0_0_mux_tree
     port map (
      \AXI4_LITE_INTERFACE.core_regs_reg\(383 downto 372) => \AXI4_LITE_INTERFACE.core_regs_reg\(507 downto 496),
      \AXI4_LITE_INTERFACE.core_regs_reg\(371 downto 360) => \AXI4_LITE_INTERFACE.core_regs_reg\(491 downto 480),
      \AXI4_LITE_INTERFACE.core_regs_reg\(359 downto 348) => \AXI4_LITE_INTERFACE.core_regs_reg\(475 downto 464),
      \AXI4_LITE_INTERFACE.core_regs_reg\(347 downto 336) => \AXI4_LITE_INTERFACE.core_regs_reg\(459 downto 448),
      \AXI4_LITE_INTERFACE.core_regs_reg\(335 downto 324) => \AXI4_LITE_INTERFACE.core_regs_reg\(443 downto 432),
      \AXI4_LITE_INTERFACE.core_regs_reg\(323 downto 312) => \AXI4_LITE_INTERFACE.core_regs_reg\(427 downto 416),
      \AXI4_LITE_INTERFACE.core_regs_reg\(311 downto 300) => \AXI4_LITE_INTERFACE.core_regs_reg\(411 downto 400),
      \AXI4_LITE_INTERFACE.core_regs_reg\(299 downto 288) => \AXI4_LITE_INTERFACE.core_regs_reg\(395 downto 384),
      \AXI4_LITE_INTERFACE.core_regs_reg\(287 downto 276) => \AXI4_LITE_INTERFACE.core_regs_reg\(379 downto 368),
      \AXI4_LITE_INTERFACE.core_regs_reg\(275 downto 264) => \AXI4_LITE_INTERFACE.core_regs_reg\(363 downto 352),
      \AXI4_LITE_INTERFACE.core_regs_reg\(263 downto 252) => \AXI4_LITE_INTERFACE.core_regs_reg\(347 downto 336),
      \AXI4_LITE_INTERFACE.core_regs_reg\(251 downto 240) => \AXI4_LITE_INTERFACE.core_regs_reg\(331 downto 320),
      \AXI4_LITE_INTERFACE.core_regs_reg\(239 downto 228) => \AXI4_LITE_INTERFACE.core_regs_reg\(315 downto 304),
      \AXI4_LITE_INTERFACE.core_regs_reg\(227 downto 216) => \AXI4_LITE_INTERFACE.core_regs_reg\(299 downto 288),
      \AXI4_LITE_INTERFACE.core_regs_reg\(215 downto 204) => \AXI4_LITE_INTERFACE.core_regs_reg\(283 downto 272),
      \AXI4_LITE_INTERFACE.core_regs_reg\(203 downto 192) => \AXI4_LITE_INTERFACE.core_regs_reg\(267 downto 256),
      \AXI4_LITE_INTERFACE.core_regs_reg\(191 downto 180) => \AXI4_LITE_INTERFACE.core_regs_reg\(251 downto 240),
      \AXI4_LITE_INTERFACE.core_regs_reg\(179 downto 168) => \AXI4_LITE_INTERFACE.core_regs_reg\(235 downto 224),
      \AXI4_LITE_INTERFACE.core_regs_reg\(167 downto 156) => \AXI4_LITE_INTERFACE.core_regs_reg\(219 downto 208),
      \AXI4_LITE_INTERFACE.core_regs_reg\(155 downto 144) => \AXI4_LITE_INTERFACE.core_regs_reg\(203 downto 192),
      \AXI4_LITE_INTERFACE.core_regs_reg\(143 downto 132) => \AXI4_LITE_INTERFACE.core_regs_reg\(187 downto 176),
      \AXI4_LITE_INTERFACE.core_regs_reg\(131 downto 120) => \AXI4_LITE_INTERFACE.core_regs_reg\(171 downto 160),
      \AXI4_LITE_INTERFACE.core_regs_reg\(119 downto 108) => \AXI4_LITE_INTERFACE.core_regs_reg\(155 downto 144),
      \AXI4_LITE_INTERFACE.core_regs_reg\(107 downto 96) => \AXI4_LITE_INTERFACE.core_regs_reg\(139 downto 128),
      \AXI4_LITE_INTERFACE.core_regs_reg\(95 downto 84) => \AXI4_LITE_INTERFACE.core_regs_reg\(123 downto 112),
      \AXI4_LITE_INTERFACE.core_regs_reg\(83 downto 72) => \AXI4_LITE_INTERFACE.core_regs_reg\(107 downto 96),
      \AXI4_LITE_INTERFACE.core_regs_reg\(71 downto 60) => \AXI4_LITE_INTERFACE.core_regs_reg\(91 downto 80),
      \AXI4_LITE_INTERFACE.core_regs_reg\(59 downto 48) => \AXI4_LITE_INTERFACE.core_regs_reg\(75 downto 64),
      \AXI4_LITE_INTERFACE.core_regs_reg\(47 downto 36) => \AXI4_LITE_INTERFACE.core_regs_reg\(59 downto 48),
      \AXI4_LITE_INTERFACE.core_regs_reg\(35 downto 24) => \AXI4_LITE_INTERFACE.core_regs_reg\(43 downto 32),
      \AXI4_LITE_INTERFACE.core_regs_reg\(23 downto 12) => \AXI4_LITE_INTERFACE.core_regs_reg\(27 downto 16),
      \AXI4_LITE_INTERFACE.core_regs_reg\(11 downto 0) => \AXI4_LITE_INTERFACE.core_regs_reg\(11 downto 0),
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_596\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_597\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_598\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_599\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_602\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_603\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_604\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_605\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_606\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_607\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_608\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_609\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_610\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_611\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_612\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_613\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_614\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_615\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_616\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_617\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_594\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_595\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_0\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_298\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_308\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_309\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_310\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_314\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_315\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_316\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_317\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_318\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_319\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_320\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_321\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_322\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_323\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_324\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_325\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_326\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_301\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_302\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_303\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_304\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_305\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_306\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_307\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_273\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_274\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_275\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_266\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_267\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_268\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_269\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_270\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_271\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_272\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_234\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_244\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_245\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_246\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_250\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_251\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_252\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_253\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_235\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_254\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_255\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_256\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_257\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_258\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_259\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_260\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_261\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_262\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_236\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_237\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_238\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_239\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_240\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_241\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_242\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_243\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_202\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_212\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_213\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_214\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_218\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_219\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_220\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_221\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_203\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_222\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_223\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_224\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_225\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_226\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_227\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_228\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_229\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_230\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_204\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_205\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_206\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_207\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_208\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_209\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_210\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_211\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_180\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_181\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_182\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_186\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_187\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_188\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_189\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_171\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_190\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_191\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_192\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_193\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_194\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_195\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_196\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_197\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_198\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_172\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_173\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_174\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_175\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_176\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_177\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_178\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_179\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147\,
      \GEN_HAS_IRQ.intr_err_reg[0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_586\,
      \GEN_HAS_IRQ.intr_err_reg[14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_600\,
      \GEN_HAS_IRQ.intr_err_reg[15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_601\,
      \GEN_HAS_IRQ.intr_err_reg[1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_587\,
      \GEN_HAS_IRQ.intr_err_reg[2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_588\,
      \GEN_HAS_IRQ.intr_err_reg[3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_589\,
      \GEN_HAS_IRQ.intr_err_reg[4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_590\,
      \GEN_HAS_IRQ.intr_err_reg[5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_591\,
      \GEN_HAS_IRQ.intr_err_reg[6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_592\,
      \GEN_HAS_IRQ.intr_err_reg[7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_593\,
      \GEN_HAS_IRQ.intr_stat_reg[0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_618\,
      \GEN_HAS_IRQ.intr_stat_reg[10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_628\,
      \GEN_HAS_IRQ.intr_stat_reg[11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_629\,
      \GEN_HAS_IRQ.intr_stat_reg[12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_630\,
      \GEN_HAS_IRQ.intr_stat_reg[13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_631\,
      \GEN_HAS_IRQ.intr_stat_reg[14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_632\,
      \GEN_HAS_IRQ.intr_stat_reg[15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_633\,
      \GEN_HAS_IRQ.intr_stat_reg[16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_634\,
      \GEN_HAS_IRQ.intr_stat_reg[17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_635\,
      \GEN_HAS_IRQ.intr_stat_reg[18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_636\,
      \GEN_HAS_IRQ.intr_stat_reg[19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_637\,
      \GEN_HAS_IRQ.intr_stat_reg[1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_619\,
      \GEN_HAS_IRQ.intr_stat_reg[20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_638\,
      \GEN_HAS_IRQ.intr_stat_reg[21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_639\,
      \GEN_HAS_IRQ.intr_stat_reg[22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_640\,
      \GEN_HAS_IRQ.intr_stat_reg[23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_641\,
      \GEN_HAS_IRQ.intr_stat_reg[24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_642\,
      \GEN_HAS_IRQ.intr_stat_reg[25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_643\,
      \GEN_HAS_IRQ.intr_stat_reg[26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_644\,
      \GEN_HAS_IRQ.intr_stat_reg[27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_645\,
      \GEN_HAS_IRQ.intr_stat_reg[28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_646\,
      \GEN_HAS_IRQ.intr_stat_reg[29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_647\,
      \GEN_HAS_IRQ.intr_stat_reg[2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_620\,
      \GEN_HAS_IRQ.intr_stat_reg[30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648\,
      \GEN_HAS_IRQ.intr_stat_reg[3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_621\,
      \GEN_HAS_IRQ.intr_stat_reg[4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_622\,
      \GEN_HAS_IRQ.intr_stat_reg[5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_623\,
      \GEN_HAS_IRQ.intr_stat_reg[6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_624\,
      \GEN_HAS_IRQ.intr_stat_reg[7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_625\,
      \GEN_HAS_IRQ.intr_stat_reg[8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_626\,
      \GEN_HAS_IRQ.intr_stat_reg[9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_627\,
      \GEN_SEL_DELAY[3].sel_int_reg[3][0]\ => \AXI4_LITE_INTERFACE.CORE_MUX0_n_0\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_97\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_87\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_86\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_85\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_84\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_83\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_82\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_81\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_80\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_79\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_78\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_96\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_77\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_76\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_75\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_74\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_73\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_72\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_71\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_70\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_69\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_68\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_95\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_67\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_66\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_94\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_93\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_92\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_91\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_90\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_89\,
      \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_88\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_65\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_55\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_54\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_53\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_52\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_51\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_50\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_49\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_48\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_47\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_46\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_64\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_45\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_44\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_43\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_42\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_41\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_40\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_39\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_38\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_37\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_36\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_63\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_35\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_34\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_62\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_61\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_60\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_59\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_58\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_57\,
      \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_56\,
      \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0\ => \AXI4_LITE_INTERFACE.GENR_MUX0_n_33\,
      Q(25 downto 13) => \time_control_regs2_int[28]\(28 downto 16),
      Q(12 downto 0) => \time_control_regs2_int[28]\(12 downto 0),
      \core_status_regs[0]\(7 downto 4) => \core_status_regs[0]\(31 downto 28),
      \core_status_regs[0]\(3 downto 0) => \core_status_regs[0]\(15 downto 12),
      \core_status_regs[10]\(7 downto 4) => \core_status_regs[10]\(31 downto 28),
      \core_status_regs[10]\(3 downto 0) => \core_status_regs[10]\(15 downto 12),
      \core_status_regs[11]\(7 downto 4) => \core_status_regs[11]\(31 downto 28),
      \core_status_regs[11]\(3 downto 0) => \core_status_regs[11]\(15 downto 12),
      \core_status_regs[12]\(7 downto 4) => \core_status_regs[12]\(31 downto 28),
      \core_status_regs[12]\(3 downto 0) => \core_status_regs[12]\(15 downto 12),
      \core_status_regs[13]\(7 downto 4) => \core_status_regs[13]\(31 downto 28),
      \core_status_regs[13]\(3 downto 0) => \core_status_regs[13]\(15 downto 12),
      \core_status_regs[14]\(7 downto 4) => \core_status_regs[14]\(31 downto 28),
      \core_status_regs[14]\(3 downto 0) => \core_status_regs[14]\(15 downto 12),
      \core_status_regs[15]\(7 downto 4) => \core_status_regs[15]\(31 downto 28),
      \core_status_regs[15]\(3 downto 0) => \core_status_regs[15]\(15 downto 12),
      \core_status_regs[1]\(7 downto 4) => \core_status_regs[1]\(31 downto 28),
      \core_status_regs[1]\(3 downto 0) => \core_status_regs[1]\(15 downto 12),
      \core_status_regs[2]\(7 downto 4) => \core_status_regs[2]\(31 downto 28),
      \core_status_regs[2]\(3 downto 0) => \core_status_regs[2]\(15 downto 12),
      \core_status_regs[3]\(7 downto 4) => \core_status_regs[3]\(31 downto 28),
      \core_status_regs[3]\(3 downto 0) => \core_status_regs[3]\(15 downto 12),
      \core_status_regs[4]\(7 downto 4) => \core_status_regs[4]\(31 downto 28),
      \core_status_regs[4]\(3 downto 0) => \core_status_regs[4]\(15 downto 12),
      \core_status_regs[5]\(7 downto 4) => \core_status_regs[5]\(31 downto 28),
      \core_status_regs[5]\(3 downto 0) => \core_status_regs[5]\(15 downto 12),
      \core_status_regs[6]\(7 downto 4) => \core_status_regs[6]\(31 downto 28),
      \core_status_regs[6]\(3 downto 0) => \core_status_regs[6]\(15 downto 12),
      \core_status_regs[7]\(7 downto 4) => \core_status_regs[7]\(31 downto 28),
      \core_status_regs[7]\(3 downto 0) => \core_status_regs[7]\(15 downto 12),
      \core_status_regs[8]\(7 downto 4) => \core_status_regs[8]\(31 downto 28),
      \core_status_regs[8]\(3 downto 0) => \core_status_regs[8]\(15 downto 12),
      \core_status_regs[9]\(7 downto 4) => \core_status_regs[9]\(31 downto 28),
      \core_status_regs[9]\(3 downto 0) => \core_status_regs[9]\(15 downto 12),
      \data_sync_reg[2][34]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137\,
      \data_sync_reg[2][34]_0\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169\,
      \data_sync_reg[2][34]_1\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168\,
      \data_sync_reg[2][34]_10\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_184\,
      \data_sync_reg[2][34]_100\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_377\,
      \data_sync_reg[2][34]_101\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_376\,
      \data_sync_reg[2][34]_102\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_375\,
      \data_sync_reg[2][34]_103\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_374\,
      \data_sync_reg[2][34]_104\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_373\,
      \data_sync_reg[2][34]_105\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_372\,
      \data_sync_reg[2][34]_106\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_371\,
      \data_sync_reg[2][34]_107\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_370\,
      \data_sync_reg[2][34]_108\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_369\,
      \data_sync_reg[2][34]_109\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_368\,
      \data_sync_reg[2][34]_11\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_183\,
      \data_sync_reg[2][34]_110\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_367\,
      \data_sync_reg[2][34]_111\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_366\,
      \data_sync_reg[2][34]_112\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_365\,
      \data_sync_reg[2][34]_113\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_364\,
      \data_sync_reg[2][34]_114\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_363\,
      \data_sync_reg[2][34]_115\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_362\,
      \data_sync_reg[2][34]_116\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_425\,
      \data_sync_reg[2][34]_117\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_424\,
      \data_sync_reg[2][34]_118\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_423\,
      \data_sync_reg[2][34]_119\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_422\,
      \data_sync_reg[2][34]_12\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_233\,
      \data_sync_reg[2][34]_120\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_421\,
      \data_sync_reg[2][34]_121\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_420\,
      \data_sync_reg[2][34]_122\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_419\,
      \data_sync_reg[2][34]_123\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_418\,
      \data_sync_reg[2][34]_124\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_417\,
      \data_sync_reg[2][34]_125\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_416\,
      \data_sync_reg[2][34]_126\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_415\,
      \data_sync_reg[2][34]_127\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_414\,
      \data_sync_reg[2][34]_128\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_413\,
      \data_sync_reg[2][34]_129\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_412\,
      \data_sync_reg[2][34]_13\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_232\,
      \data_sync_reg[2][34]_130\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_411\,
      \data_sync_reg[2][34]_131\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_410\,
      \data_sync_reg[2][34]_132\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_409\,
      \data_sync_reg[2][34]_133\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_408\,
      \data_sync_reg[2][34]_134\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_407\,
      \data_sync_reg[2][34]_135\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_406\,
      \data_sync_reg[2][34]_136\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_405\,
      \data_sync_reg[2][34]_137\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_404\,
      \data_sync_reg[2][34]_138\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_403\,
      \data_sync_reg[2][34]_139\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_402\,
      \data_sync_reg[2][34]_14\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_231\,
      \data_sync_reg[2][34]_140\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_401\,
      \data_sync_reg[2][34]_141\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_400\,
      \data_sync_reg[2][34]_142\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_399\,
      \data_sync_reg[2][34]_143\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_398\,
      \data_sync_reg[2][34]_144\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_397\,
      \data_sync_reg[2][34]_145\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_396\,
      \data_sync_reg[2][34]_146\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_395\,
      \data_sync_reg[2][34]_147\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_394\,
      \data_sync_reg[2][34]_148\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_457\,
      \data_sync_reg[2][34]_149\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_456\,
      \data_sync_reg[2][34]_15\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_217\,
      \data_sync_reg[2][34]_150\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_455\,
      \data_sync_reg[2][34]_151\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_454\,
      \data_sync_reg[2][34]_152\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_453\,
      \data_sync_reg[2][34]_153\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_452\,
      \data_sync_reg[2][34]_154\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_451\,
      \data_sync_reg[2][34]_155\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_450\,
      \data_sync_reg[2][34]_156\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_449\,
      \data_sync_reg[2][34]_157\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_448\,
      \data_sync_reg[2][34]_158\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_447\,
      \data_sync_reg[2][34]_159\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_446\,
      \data_sync_reg[2][34]_16\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_216\,
      \data_sync_reg[2][34]_160\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_445\,
      \data_sync_reg[2][34]_161\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_444\,
      \data_sync_reg[2][34]_162\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_443\,
      \data_sync_reg[2][34]_163\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_442\,
      \data_sync_reg[2][34]_164\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_441\,
      \data_sync_reg[2][34]_165\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_440\,
      \data_sync_reg[2][34]_166\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_439\,
      \data_sync_reg[2][34]_167\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_438\,
      \data_sync_reg[2][34]_168\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_437\,
      \data_sync_reg[2][34]_169\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_436\,
      \data_sync_reg[2][34]_17\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_215\,
      \data_sync_reg[2][34]_170\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_435\,
      \data_sync_reg[2][34]_171\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_434\,
      \data_sync_reg[2][34]_172\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_433\,
      \data_sync_reg[2][34]_173\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_432\,
      \data_sync_reg[2][34]_174\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_431\,
      \data_sync_reg[2][34]_175\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_430\,
      \data_sync_reg[2][34]_176\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_429\,
      \data_sync_reg[2][34]_177\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_428\,
      \data_sync_reg[2][34]_178\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_427\,
      \data_sync_reg[2][34]_179\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_426\,
      \data_sync_reg[2][34]_18\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_265\,
      \data_sync_reg[2][34]_180\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_489\,
      \data_sync_reg[2][34]_181\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_488\,
      \data_sync_reg[2][34]_182\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_487\,
      \data_sync_reg[2][34]_183\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_486\,
      \data_sync_reg[2][34]_184\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_485\,
      \data_sync_reg[2][34]_185\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_484\,
      \data_sync_reg[2][34]_186\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_483\,
      \data_sync_reg[2][34]_187\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_482\,
      \data_sync_reg[2][34]_188\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_481\,
      \data_sync_reg[2][34]_189\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_480\,
      \data_sync_reg[2][34]_19\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_264\,
      \data_sync_reg[2][34]_190\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_479\,
      \data_sync_reg[2][34]_191\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_478\,
      \data_sync_reg[2][34]_192\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_477\,
      \data_sync_reg[2][34]_193\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_476\,
      \data_sync_reg[2][34]_194\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_475\,
      \data_sync_reg[2][34]_195\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_474\,
      \data_sync_reg[2][34]_196\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_473\,
      \data_sync_reg[2][34]_197\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_472\,
      \data_sync_reg[2][34]_198\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_471\,
      \data_sync_reg[2][34]_199\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_470\,
      \data_sync_reg[2][34]_2\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167\,
      \data_sync_reg[2][34]_20\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_263\,
      \data_sync_reg[2][34]_200\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_469\,
      \data_sync_reg[2][34]_201\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_468\,
      \data_sync_reg[2][34]_202\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_467\,
      \data_sync_reg[2][34]_203\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_466\,
      \data_sync_reg[2][34]_204\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_465\,
      \data_sync_reg[2][34]_205\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_464\,
      \data_sync_reg[2][34]_206\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_463\,
      \data_sync_reg[2][34]_207\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_462\,
      \data_sync_reg[2][34]_208\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_461\,
      \data_sync_reg[2][34]_209\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_460\,
      \data_sync_reg[2][34]_21\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_249\,
      \data_sync_reg[2][34]_210\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_459\,
      \data_sync_reg[2][34]_211\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_458\,
      \data_sync_reg[2][34]_212\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_521\,
      \data_sync_reg[2][34]_213\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_520\,
      \data_sync_reg[2][34]_214\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_519\,
      \data_sync_reg[2][34]_215\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_518\,
      \data_sync_reg[2][34]_216\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_517\,
      \data_sync_reg[2][34]_217\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_516\,
      \data_sync_reg[2][34]_218\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_515\,
      \data_sync_reg[2][34]_219\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_514\,
      \data_sync_reg[2][34]_22\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_248\,
      \data_sync_reg[2][34]_220\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_513\,
      \data_sync_reg[2][34]_221\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_512\,
      \data_sync_reg[2][34]_222\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_511\,
      \data_sync_reg[2][34]_223\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_510\,
      \data_sync_reg[2][34]_224\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_509\,
      \data_sync_reg[2][34]_225\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_508\,
      \data_sync_reg[2][34]_226\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_507\,
      \data_sync_reg[2][34]_227\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_506\,
      \data_sync_reg[2][34]_228\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_505\,
      \data_sync_reg[2][34]_229\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_504\,
      \data_sync_reg[2][34]_23\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_247\,
      \data_sync_reg[2][34]_230\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_503\,
      \data_sync_reg[2][34]_231\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_502\,
      \data_sync_reg[2][34]_232\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_501\,
      \data_sync_reg[2][34]_233\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_500\,
      \data_sync_reg[2][34]_234\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_499\,
      \data_sync_reg[2][34]_235\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_498\,
      \data_sync_reg[2][34]_236\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_497\,
      \data_sync_reg[2][34]_237\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_496\,
      \data_sync_reg[2][34]_238\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_495\,
      \data_sync_reg[2][34]_239\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_494\,
      \data_sync_reg[2][34]_24\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_297\,
      \data_sync_reg[2][34]_240\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_493\,
      \data_sync_reg[2][34]_241\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_492\,
      \data_sync_reg[2][34]_242\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_491\,
      \data_sync_reg[2][34]_243\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_490\,
      \data_sync_reg[2][34]_244\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_553\,
      \data_sync_reg[2][34]_245\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_552\,
      \data_sync_reg[2][34]_246\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_551\,
      \data_sync_reg[2][34]_247\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_550\,
      \data_sync_reg[2][34]_248\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_549\,
      \data_sync_reg[2][34]_249\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_548\,
      \data_sync_reg[2][34]_25\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_296\,
      \data_sync_reg[2][34]_250\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_547\,
      \data_sync_reg[2][34]_251\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_546\,
      \data_sync_reg[2][34]_252\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_545\,
      \data_sync_reg[2][34]_253\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_544\,
      \data_sync_reg[2][34]_254\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_543\,
      \data_sync_reg[2][34]_255\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_542\,
      \data_sync_reg[2][34]_256\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_541\,
      \data_sync_reg[2][34]_257\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_540\,
      \data_sync_reg[2][34]_258\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_539\,
      \data_sync_reg[2][34]_259\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_538\,
      \data_sync_reg[2][34]_26\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_295\,
      \data_sync_reg[2][34]_260\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_537\,
      \data_sync_reg[2][34]_261\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_536\,
      \data_sync_reg[2][34]_262\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_535\,
      \data_sync_reg[2][34]_263\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_534\,
      \data_sync_reg[2][34]_264\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_533\,
      \data_sync_reg[2][34]_265\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_532\,
      \data_sync_reg[2][34]_266\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_531\,
      \data_sync_reg[2][34]_267\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_529\,
      \data_sync_reg[2][34]_268\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_528\,
      \data_sync_reg[2][34]_269\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_527\,
      \data_sync_reg[2][34]_27\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_294\,
      \data_sync_reg[2][34]_270\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_526\,
      \data_sync_reg[2][34]_271\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_525\,
      \data_sync_reg[2][34]_272\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_524\,
      \data_sync_reg[2][34]_273\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_523\,
      \data_sync_reg[2][34]_274\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_522\,
      \data_sync_reg[2][34]_275\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_585\,
      \data_sync_reg[2][34]_276\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_584\,
      \data_sync_reg[2][34]_277\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_583\,
      \data_sync_reg[2][34]_278\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_582\,
      \data_sync_reg[2][34]_279\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_581\,
      \data_sync_reg[2][34]_28\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_293\,
      \data_sync_reg[2][34]_280\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_580\,
      \data_sync_reg[2][34]_281\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_579\,
      \data_sync_reg[2][34]_282\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_578\,
      \data_sync_reg[2][34]_283\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_577\,
      \data_sync_reg[2][34]_284\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_576\,
      \data_sync_reg[2][34]_285\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_575\,
      \data_sync_reg[2][34]_286\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_574\,
      \data_sync_reg[2][34]_287\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_573\,
      \data_sync_reg[2][34]_288\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_572\,
      \data_sync_reg[2][34]_289\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_571\,
      \data_sync_reg[2][34]_29\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_292\,
      \data_sync_reg[2][34]_290\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570\,
      \data_sync_reg[2][34]_291\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_569\,
      \data_sync_reg[2][34]_292\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_568\,
      \data_sync_reg[2][34]_293\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_567\,
      \data_sync_reg[2][34]_294\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_566\,
      \data_sync_reg[2][34]_295\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_565\,
      \data_sync_reg[2][34]_296\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_564\,
      \data_sync_reg[2][34]_297\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_563\,
      \data_sync_reg[2][34]_298\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_562\,
      \data_sync_reg[2][34]_299\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_561\,
      \data_sync_reg[2][34]_3\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153\,
      \data_sync_reg[2][34]_30\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_291\,
      \data_sync_reg[2][34]_300\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_560\,
      \data_sync_reg[2][34]_301\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_559\,
      \data_sync_reg[2][34]_302\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_558\,
      \data_sync_reg[2][34]_303\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_557\,
      \data_sync_reg[2][34]_304\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_556\,
      \data_sync_reg[2][34]_305\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_555\,
      \data_sync_reg[2][34]_306\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_554\,
      \data_sync_reg[2][34]_31\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_290\,
      \data_sync_reg[2][34]_32\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_289\,
      \data_sync_reg[2][34]_33\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_288\,
      \data_sync_reg[2][34]_34\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_287\,
      \data_sync_reg[2][34]_35\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_286\,
      \data_sync_reg[2][34]_36\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_285\,
      \data_sync_reg[2][34]_37\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_284\,
      \data_sync_reg[2][34]_38\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_283\,
      \data_sync_reg[2][34]_39\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_282\,
      \data_sync_reg[2][34]_4\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152\,
      \data_sync_reg[2][34]_40\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_281\,
      \data_sync_reg[2][34]_41\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_280\,
      \data_sync_reg[2][34]_42\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_279\,
      \data_sync_reg[2][34]_43\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_278\,
      \data_sync_reg[2][34]_44\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_277\,
      \data_sync_reg[2][34]_45\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_276\,
      \data_sync_reg[2][34]_46\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_329\,
      \data_sync_reg[2][34]_47\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_328\,
      \data_sync_reg[2][34]_48\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_327\,
      \data_sync_reg[2][34]_49\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_313\,
      \data_sync_reg[2][34]_5\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151\,
      \data_sync_reg[2][34]_50\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_312\,
      \data_sync_reg[2][34]_51\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_311\,
      \data_sync_reg[2][34]_52\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_361\,
      \data_sync_reg[2][34]_53\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_360\,
      \data_sync_reg[2][34]_54\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_359\,
      \data_sync_reg[2][34]_55\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_358\,
      \data_sync_reg[2][34]_56\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_357\,
      \data_sync_reg[2][34]_57\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_356\,
      \data_sync_reg[2][34]_58\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_355\,
      \data_sync_reg[2][34]_59\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_354\,
      \data_sync_reg[2][34]_6\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_201\,
      \data_sync_reg[2][34]_60\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_353\,
      \data_sync_reg[2][34]_61\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_352\,
      \data_sync_reg[2][34]_62\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_351\,
      \data_sync_reg[2][34]_63\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_350\,
      \data_sync_reg[2][34]_64\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_349\,
      \data_sync_reg[2][34]_65\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_348\,
      \data_sync_reg[2][34]_66\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_347\,
      \data_sync_reg[2][34]_67\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_346\,
      \data_sync_reg[2][34]_68\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_345\,
      \data_sync_reg[2][34]_69\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_344\,
      \data_sync_reg[2][34]_7\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_200\,
      \data_sync_reg[2][34]_70\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_343\,
      \data_sync_reg[2][34]_71\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_342\,
      \data_sync_reg[2][34]_72\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_341\,
      \data_sync_reg[2][34]_73\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_340\,
      \data_sync_reg[2][34]_74\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_339\,
      \data_sync_reg[2][34]_75\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_338\,
      \data_sync_reg[2][34]_76\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_337\,
      \data_sync_reg[2][34]_77\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_336\,
      \data_sync_reg[2][34]_78\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_335\,
      \data_sync_reg[2][34]_79\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_334\,
      \data_sync_reg[2][34]_8\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_199\,
      \data_sync_reg[2][34]_80\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_333\,
      \data_sync_reg[2][34]_81\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_332\,
      \data_sync_reg[2][34]_82\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_331\,
      \data_sync_reg[2][34]_83\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_330\,
      \data_sync_reg[2][34]_84\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_393\,
      \data_sync_reg[2][34]_85\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_392\,
      \data_sync_reg[2][34]_86\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_391\,
      \data_sync_reg[2][34]_87\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_390\,
      \data_sync_reg[2][34]_88\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_389\,
      \data_sync_reg[2][34]_89\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_388\,
      \data_sync_reg[2][34]_9\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_185\,
      \data_sync_reg[2][34]_90\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_387\,
      \data_sync_reg[2][34]_91\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_386\,
      \data_sync_reg[2][34]_92\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_385\,
      \data_sync_reg[2][34]_93\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_384\,
      \data_sync_reg[2][34]_94\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_383\,
      \data_sync_reg[2][34]_95\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_382\,
      \data_sync_reg[2][34]_96\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_381\,
      \data_sync_reg[2][34]_97\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_380\,
      \data_sync_reg[2][34]_98\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_379\,
      \data_sync_reg[2][34]_99\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_378\,
      \gen_v0chroma_start_reg[0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_530\,
      genr_data(31 downto 0) => genr_data(31 downto 0),
      \intr_status_int_reg[12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_299\,
      \intr_status_int_reg[13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_300\,
      out_data(4 downto 3) => ipif_Addr(7 downto 6),
      out_data(2 downto 0) => ipif_Addr(4 downto 2),
      \time_status_regs[28]\(5 downto 3) => \time_status_regs[28]\(31 downto 29),
      \time_status_regs[28]\(2 downto 0) => \time_status_regs[28]\(15 downto 13),
      vid_aclk => vid_aclk
    );
\AXI4_LITE_INTERFACE.SYNC2PROCCLK_I\: entity work.\linux_bd_v_tc_0_0_video_clock_cross__parameterized0\
     port map (
      \AXI4_LITE_INTERFACE.ipif_Error_reg\ => \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36\,
      aclk => aclk,
      in_data(33) => write_ack,
      in_data(32) => read_ack_d(4),
      in_data(31 downto 0) => ipif_RdData(31 downto 0),
      out_data(33 downto 0) => p_144_out(33 downto 0),
      p_526_out => p_526_out,
      p_528_out => p_528_out,
      read_ack_d1 => read_ack_d1,
      read_ack_d2 => read_ack_d2,
      write_ack_d1 => write_ack_d1,
      write_ack_d2 => write_ack_d2
    );
\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I\: entity work.linux_bd_v_tc_0_0_video_clock_cross
     port map (
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0]\(0) => \core_control_regs_int[0]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0]\(0) => \core_control_regs_int[10]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\(0) => \core_control_regs_int[11]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0]\(0) => \core_control_regs_int[13]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0]\(0) => \core_control_regs_int[14]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]\(0) => \core_control_regs_int[15]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]\(0) => \core_control_regs_int[16]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0]\(0) => \core_control_regs_int[1]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0]\(0) => \core_control_regs_int[2]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\(0) => \core_control_regs_int[3]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0]\(0) => \core_control_regs_int[4]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0]\(0) => \core_control_regs_int[5]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0]\(0) => \core_control_regs_int[6]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\(0) => \core_control_regs_int[7]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]\(0) => \core_control_regs_int[8]\(27),
      \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]\(0) => \core_control_regs_int[9]\(27),
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]\(0) => \genr_control_regs_int[0]\(31),
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_54\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_53\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_52\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_51\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0\(5 downto 0) => \^genr_control_regs[2]\(21 downto 16),
      \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\(0) => \genr_control_regs_int[3]\(31),
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(31) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(30) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(29) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(28) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(27) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(26) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(25) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(24) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(23) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(22) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(21) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(20) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(19) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(18) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(17) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(16) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(15) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(14) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(13) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(12) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(11) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(10) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_91\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(9) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_92\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(8) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(7) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(6) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(5) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(4) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(3) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(2) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(1) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100\,
      \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\(0) => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101\,
      \AXI4_LITE_INTERFACE.proc_sync1_reg[44]\(44 downto 0) => proc_sync1(44 downto 0),
      \AXI4_LITE_INTERFACE.soft_resetn_reg\ => \^resetn_out\,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0]\(0) => \time_control_regs_int[16]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(25) => genr_regs(796),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(24) => p_24_in,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(23 downto 13) => genr_regs(794 downto 784),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\(12 downto 0) => genr_regs(780 downto 768),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]\(0) => \time_control_regs_int[18]\(6),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(7 downto 6) => genr_regs(841 downto 840),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(5) => p_0_in,
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(4) => \^time_control_regs[18]\(6),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\(3 downto 0) => \^time_control_regs[18]\(3 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]\(0) => p_2_out(6),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(6) => \^time_control_regs[19]\(6),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\(5 downto 0) => p_6_out(5 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]\(0) => \time_control_regs_int[20]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(25 downto 13) => \time_control_regs2_int[20]\(28 downto 16),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\(12 downto 0) => \time_control_regs2_int[20]\(12 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]\(0) => \time_control_regs_int[21]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(25 downto 13) => \time_control_regs2_int[21]\(28 downto 16),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\(12 downto 0) => \time_control_regs2_int[21]\(12 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0]\(0) => \time_control_regs_int[22]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(25 downto 13) => \time_control_regs2_int[22]\(28 downto 16),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\(12 downto 0) => \time_control_regs2_int[22]\(12 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]\(0) => \time_control_regs_int[23]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(25 downto 13) => \time_control_regs2_int[23]\(28 downto 16),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\(12 downto 0) => \time_control_regs2_int[23]\(12 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0]\(0) => \time_control_regs_int[24]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(25 downto 13) => \time_control_regs2_int[24]\(28 downto 16),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\(12 downto 0) => \time_control_regs2_int[24]\(12 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0]\(0) => \time_control_regs_int[25]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(25 downto 13) => \time_control_regs2_int[25]\(28 downto 16),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\(12 downto 0) => \time_control_regs2_int[25]\(12 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0]\(0) => \time_control_regs_int[26]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(25 downto 13) => \time_control_regs2_int[26]\(28 downto 16),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\(12 downto 0) => \time_control_regs2_int[26]\(12 downto 0),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]\(0) => \time_control_regs_int[27]\(28),
      \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0]\(0) => \time_control_regs_int[28]\(28),
      D(21 downto 6) => \^genr_control_regs[1]\(31 downto 16),
      D(5 downto 0) => \^genr_control_regs[1]\(13 downto 8),
      E(0) => \core_control_regs_int[12]\(27),
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_618\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_628\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_629\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_630\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_631\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_632\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_633\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_634\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_635\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_636\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_637\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_619\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_638\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_639\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_640\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_641\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_642\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_643\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_644\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_645\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_646\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_647\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_620\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_621\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_622\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_623\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_624\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_625\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_626\,
      \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_627\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_586\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_596\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_597\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_598\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_599\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_600\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_601\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_602\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_603\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_604\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_605\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_587\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_606\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_607\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_608\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_609\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_610\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_611\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_612\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_613\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_614\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_615\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_588\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_616\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_617\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_589\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_590\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_591\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_592\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_593\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_594\,
      \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_595\,
      \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_554\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_564\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_565\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_566\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_567\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_568\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_569\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_571\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_572\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_573\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_555\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_574\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_575\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_576\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_577\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_578\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_579\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_580\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_581\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_582\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_583\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_556\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_584\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_585\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_557\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_558\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_559\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_560\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_561\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_562\,
      \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_563\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_522\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_532\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_533\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_534\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_535\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_536\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_537\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_538\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_539\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_540\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_541\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_523\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_542\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_543\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_544\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_545\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_546\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_547\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_548\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_549\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_550\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_551\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_524\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_552\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_553\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_525\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_526\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_527\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_528\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_529\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_530\,
      \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_531\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_490\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_500\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_501\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_502\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_503\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_504\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_505\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_506\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_507\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_508\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_509\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_491\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_510\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_511\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_512\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_513\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_514\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_515\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_516\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_517\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_518\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_519\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_492\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_520\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_521\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_493\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_494\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_495\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_496\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_497\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_498\,
      \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_499\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_458\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_468\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_469\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_470\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_471\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_472\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_473\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_474\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_475\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_476\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_477\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_459\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_478\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_479\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_480\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_481\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_482\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_483\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_484\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_485\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_486\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_487\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_460\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_488\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_489\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_461\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_462\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_463\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_464\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_465\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_466\,
      \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_467\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_426\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_436\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_437\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_438\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_439\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_440\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_441\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_442\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_443\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_444\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_445\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_427\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_446\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_447\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_448\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_449\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_450\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_451\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_452\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_453\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_454\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_455\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_428\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_456\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_457\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_429\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_430\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_431\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_432\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_433\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_434\,
      \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_435\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_394\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_404\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_405\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_406\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_407\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_408\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_409\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_410\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_411\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_412\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_413\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_395\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_414\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_415\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_416\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_417\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_418\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_419\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_420\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_421\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_422\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_423\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_396\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_424\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_425\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_397\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_398\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_399\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_400\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_401\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_402\,
      \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_403\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_362\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_372\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_373\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_374\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_375\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_376\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_377\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_378\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_379\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_380\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_381\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_363\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_382\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_383\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_384\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_385\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_386\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_387\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_388\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_389\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_390\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_391\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_364\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_392\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_393\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_365\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_366\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_367\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_368\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_369\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_370\,
      \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_371\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_330\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_340\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_341\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_342\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_343\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_344\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_345\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_346\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_347\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_348\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_349\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_331\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_350\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_351\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_352\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_353\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_354\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_355\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_356\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_357\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_358\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_359\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_332\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_360\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_361\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_333\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_334\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_335\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_336\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_337\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_338\,
      \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_339\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_298\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_308\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_309\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_310\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_311\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_312\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_313\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_314\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_315\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_316\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_317\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_299\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_318\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_319\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_320\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_321\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_322\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_323\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_324\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_325\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_326\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_327\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_300\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_328\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_329\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_301\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_302\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_303\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_304\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_305\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_306\,
      \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_307\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_266\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_276\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_277\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_278\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_279\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_280\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_281\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_282\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_283\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_284\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_285\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_267\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_286\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_287\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_288\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_289\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_290\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_291\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_292\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_293\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_294\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_295\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_268\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_296\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_297\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_269\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_270\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_271\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_272\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_273\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_274\,
      \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_275\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_234\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_244\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_245\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_246\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_247\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_248\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_249\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_250\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_251\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_252\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_253\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_235\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_254\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_255\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_256\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_257\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_258\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_259\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_260\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_261\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_262\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_263\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_236\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_264\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_265\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_237\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_238\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_239\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_240\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_241\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_242\,
      \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_243\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_202\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_212\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_213\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_214\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_215\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_216\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_217\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_218\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_219\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_220\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_221\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_203\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_222\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_223\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_224\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_225\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_226\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_227\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_228\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_229\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_230\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_231\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_204\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_232\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_233\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_205\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_206\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_207\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_208\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_209\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_210\,
      \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_211\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_180\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_181\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_182\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_183\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_184\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_185\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_186\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_187\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_188\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_189\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_171\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_190\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_191\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_192\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_193\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_194\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_195\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_196\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_197\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_198\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_199\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_172\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_200\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_201\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_173\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_174\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_175\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_176\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_177\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_178\,
      \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_179\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146\,
      \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9]\ => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147\,
      Q(25 downto 13) => \time_control_regs2_int[27]\(28 downto 16),
      Q(12 downto 0) => \time_control_regs2_int[27]\(12 downto 0),
      core_data(31 downto 0) => core_data(31 downto 0),
      \genr_control_regs[0]\(24 downto 23) => \^genr_control_regs[0]\(31 downto 30),
      \genr_control_regs[0]\(22 downto 9) => \^genr_control_regs[0]\(26 downto 13),
      \genr_control_regs[0]\(8 downto 5) => \^genr_control_regs[0]\(11 downto 8),
      \genr_control_regs[0]\(4) => \^genr_control_regs[0]\(5),
      \genr_control_regs[0]\(3 downto 0) => \^genr_control_regs[0]\(3 downto 0),
      \genr_control_regs[3]\(21 downto 6) => \^genr_control_regs[3]\(31 downto 16),
      \genr_control_regs[3]\(5 downto 0) => \^genr_control_regs[3]\(13 downto 8),
      genr_data(31 downto 0) => genr_data(31 downto 0),
      \genr_status_regs[0]\(6 downto 4) => \genr_status_regs[0]\(29 downto 27),
      \genr_status_regs[0]\(3) => \genr_status_regs[0]\(12),
      \genr_status_regs[0]\(2 downto 1) => \genr_status_regs[0]\(7 downto 6),
      \genr_status_regs[0]\(0) => \genr_status_regs[0]\(4),
      \genr_status_regs[3]\(9 downto 8) => \genr_status_regs[3]\(15 downto 14),
      \genr_status_regs[3]\(7 downto 0) => \genr_status_regs[3]\(7 downto 0),
      \genr_status_regs_int_reg[1]\(30 downto 0) => \genr_status_regs_int_reg[1]\(30 downto 0),
      intr_err(31 downto 0) => intr_err(31 downto 0),
      out_data(41) => ipif_cs_out,
      out_data(40 downto 32) => ipif_Addr(8 downto 0),
      out_data(31 downto 0) => \^ipif_data_out\(31 downto 0),
      p_456_out => p_456_out,
      p_533_out => p_533_out,
      p_535_out => p_535_out,
      reg_update => reg_update,
      \time_status_regs[0]\(31 downto 0) => \time_status_regs[0]\(31 downto 0),
      \time_status_regs[10]\(31 downto 0) => \time_status_regs[10]\(31 downto 0),
      \time_status_regs[11]\(31 downto 0) => \time_status_regs[11]\(31 downto 0),
      \time_status_regs[12]\(31 downto 0) => \time_status_regs[12]\(31 downto 0),
      \time_status_regs[13]\(31 downto 0) => \time_status_regs[13]\(31 downto 0),
      \time_status_regs[14]\(31 downto 0) => \time_status_regs[14]\(31 downto 0),
      \time_status_regs[15]\(31 downto 0) => \time_status_regs[15]\(31 downto 0),
      \time_status_regs[16]\(5 downto 3) => \time_status_regs[16]\(31 downto 29),
      \time_status_regs[16]\(2 downto 0) => \time_status_regs[16]\(15 downto 13),
      \time_status_regs[17]\(31 downto 0) => \time_status_regs[17]\(31 downto 0),
      \time_status_regs[18]\(23 downto 2) => \time_status_regs[18]\(31 downto 10),
      \time_status_regs[18]\(1 downto 0) => \time_status_regs[18]\(5 downto 4),
      \time_status_regs[19]\(24 downto 0) => \time_status_regs[19]\(31 downto 7),
      \time_status_regs[1]\(31 downto 0) => \time_status_regs[1]\(31 downto 0),
      \time_status_regs[20]\(5 downto 3) => \time_status_regs[20]\(31 downto 29),
      \time_status_regs[20]\(2 downto 0) => \time_status_regs[20]\(15 downto 13),
      \time_status_regs[21]\(5 downto 3) => \time_status_regs[21]\(31 downto 29),
      \time_status_regs[21]\(2 downto 0) => \time_status_regs[21]\(15 downto 13),
      \time_status_regs[22]\(5 downto 3) => \time_status_regs[22]\(31 downto 29),
      \time_status_regs[22]\(2 downto 0) => \time_status_regs[22]\(15 downto 13),
      \time_status_regs[23]\(5 downto 3) => \time_status_regs[23]\(31 downto 29),
      \time_status_regs[23]\(2 downto 0) => \time_status_regs[23]\(15 downto 13),
      \time_status_regs[24]\(5 downto 3) => \time_status_regs[24]\(31 downto 29),
      \time_status_regs[24]\(2 downto 0) => \time_status_regs[24]\(15 downto 13),
      \time_status_regs[25]\(5 downto 3) => \time_status_regs[25]\(31 downto 29),
      \time_status_regs[25]\(2 downto 0) => \time_status_regs[25]\(15 downto 13),
      \time_status_regs[26]\(5 downto 3) => \time_status_regs[26]\(31 downto 29),
      \time_status_regs[26]\(2 downto 0) => \time_status_regs[26]\(15 downto 13),
      \time_status_regs[27]\(5 downto 3) => \time_status_regs[27]\(31 downto 29),
      \time_status_regs[27]\(2 downto 0) => \time_status_regs[27]\(15 downto 13),
      \time_status_regs[2]\(31 downto 0) => \time_status_regs[2]\(31 downto 0),
      \time_status_regs[3]\(31 downto 0) => \time_status_regs[3]\(31 downto 0),
      \time_status_regs[4]\(31 downto 0) => \time_status_regs[4]\(31 downto 0),
      \time_status_regs[5]\(31 downto 0) => \time_status_regs[5]\(31 downto 0),
      \time_status_regs[6]\(31 downto 0) => \time_status_regs[6]\(31 downto 0),
      \time_status_regs[7]\(31 downto 0) => \time_status_regs[7]\(31 downto 0),
      \time_status_regs[8]\(31 downto 0) => \time_status_regs[8]\(31 downto 0),
      \time_status_regs[9]\(31 downto 0) => \time_status_regs[9]\(31 downto 0),
      vid_aclk => vid_aclk,
      vid_aclk_en => vid_aclk_en,
      vid_aresetn => vid_aresetn,
      write_ack_int => write_ack_int
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(0),
      Q => \^core_control_regs[0]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(10),
      Q => \^core_control_regs[0]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(11),
      Q => \^core_control_regs[0]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(16),
      Q => \^core_control_regs[0]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(17),
      Q => \^core_control_regs[0]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(18),
      Q => \^core_control_regs[0]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(19),
      Q => \^core_control_regs[0]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(1),
      Q => \^core_control_regs[0]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(20),
      Q => \^core_control_regs[0]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(21),
      Q => \^core_control_regs[0]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(22),
      Q => \^core_control_regs[0]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(23),
      Q => \^core_control_regs[0]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(24),
      Q => \^core_control_regs[0]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(25),
      Q => \^core_control_regs[0]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(26),
      Q => \^core_control_regs[0]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(27),
      Q => \^core_control_regs[0]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(2),
      Q => \^core_control_regs[0]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(3),
      Q => \^core_control_regs[0]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(4),
      Q => \^core_control_regs[0]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(5),
      Q => \^core_control_regs[0]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(6),
      Q => \^core_control_regs[0]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(7),
      Q => \^core_control_regs[0]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(8),
      Q => \^core_control_regs[0]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(9),
      Q => \^core_control_regs[0]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(320),
      Q => \^core_control_regs[10]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(330),
      Q => \^core_control_regs[10]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(331),
      Q => \^core_control_regs[10]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(336),
      Q => \^core_control_regs[10]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(337),
      Q => \^core_control_regs[10]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(338),
      Q => \^core_control_regs[10]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(339),
      Q => \^core_control_regs[10]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(321),
      Q => \^core_control_regs[10]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(340),
      Q => \^core_control_regs[10]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(341),
      Q => \^core_control_regs[10]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(342),
      Q => \^core_control_regs[10]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(343),
      Q => \^core_control_regs[10]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(344),
      Q => \^core_control_regs[10]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(345),
      Q => \^core_control_regs[10]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(346),
      Q => \^core_control_regs[10]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(347),
      Q => \^core_control_regs[10]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(322),
      Q => \^core_control_regs[10]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(323),
      Q => \^core_control_regs[10]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(324),
      Q => \^core_control_regs[10]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(325),
      Q => \^core_control_regs[10]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(326),
      Q => \^core_control_regs[10]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(327),
      Q => \^core_control_regs[10]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(328),
      Q => \^core_control_regs[10]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(329),
      Q => \^core_control_regs[10]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(352),
      Q => \^core_control_regs[11]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(362),
      Q => \^core_control_regs[11]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(363),
      Q => \^core_control_regs[11]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(368),
      Q => \^core_control_regs[11]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(369),
      Q => \^core_control_regs[11]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(370),
      Q => \^core_control_regs[11]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(371),
      Q => \^core_control_regs[11]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(353),
      Q => \^core_control_regs[11]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(372),
      Q => \^core_control_regs[11]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(373),
      Q => \^core_control_regs[11]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(374),
      Q => \^core_control_regs[11]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(375),
      Q => \^core_control_regs[11]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(376),
      Q => \^core_control_regs[11]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(377),
      Q => \^core_control_regs[11]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(378),
      Q => \^core_control_regs[11]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(379),
      Q => \^core_control_regs[11]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(354),
      Q => \^core_control_regs[11]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(355),
      Q => \^core_control_regs[11]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(356),
      Q => \^core_control_regs[11]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(357),
      Q => \^core_control_regs[11]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(358),
      Q => \^core_control_regs[11]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(359),
      Q => \^core_control_regs[11]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(360),
      Q => \^core_control_regs[11]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(361),
      Q => \^core_control_regs[11]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(384),
      Q => \^core_control_regs[12]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(394),
      Q => \^core_control_regs[12]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(395),
      Q => \^core_control_regs[12]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(400),
      Q => \^core_control_regs[12]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(401),
      Q => \^core_control_regs[12]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(402),
      Q => \^core_control_regs[12]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(403),
      Q => \^core_control_regs[12]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(385),
      Q => \^core_control_regs[12]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(404),
      Q => \^core_control_regs[12]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(405),
      Q => \^core_control_regs[12]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(406),
      Q => \^core_control_regs[12]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(407),
      Q => \^core_control_regs[12]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(408),
      Q => \^core_control_regs[12]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(409),
      Q => \^core_control_regs[12]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(410),
      Q => \^core_control_regs[12]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(411),
      Q => \^core_control_regs[12]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(386),
      Q => \^core_control_regs[12]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(387),
      Q => \^core_control_regs[12]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(388),
      Q => \^core_control_regs[12]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(389),
      Q => \^core_control_regs[12]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(390),
      Q => \^core_control_regs[12]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(391),
      Q => \^core_control_regs[12]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(392),
      Q => \^core_control_regs[12]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(393),
      Q => \^core_control_regs[12]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(416),
      Q => \^core_control_regs[13]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(426),
      Q => \^core_control_regs[13]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(427),
      Q => \^core_control_regs[13]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(432),
      Q => \^core_control_regs[13]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(433),
      Q => \^core_control_regs[13]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(434),
      Q => \^core_control_regs[13]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(435),
      Q => \^core_control_regs[13]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(417),
      Q => \^core_control_regs[13]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(436),
      Q => \^core_control_regs[13]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(437),
      Q => \^core_control_regs[13]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(438),
      Q => \^core_control_regs[13]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(439),
      Q => \^core_control_regs[13]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(440),
      Q => \^core_control_regs[13]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(441),
      Q => \^core_control_regs[13]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(442),
      Q => \^core_control_regs[13]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(443),
      Q => \^core_control_regs[13]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(418),
      Q => \^core_control_regs[13]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(419),
      Q => \^core_control_regs[13]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(420),
      Q => \^core_control_regs[13]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(421),
      Q => \^core_control_regs[13]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(422),
      Q => \^core_control_regs[13]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(423),
      Q => \^core_control_regs[13]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(424),
      Q => \^core_control_regs[13]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(425),
      Q => \^core_control_regs[13]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(448),
      Q => \^core_control_regs[14]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(458),
      Q => \^core_control_regs[14]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(459),
      Q => \^core_control_regs[14]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(464),
      Q => \^core_control_regs[14]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(465),
      Q => \^core_control_regs[14]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(466),
      Q => \^core_control_regs[14]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(467),
      Q => \^core_control_regs[14]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(449),
      Q => \^core_control_regs[14]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(468),
      Q => \^core_control_regs[14]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(469),
      Q => \^core_control_regs[14]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(470),
      Q => \^core_control_regs[14]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(471),
      Q => \^core_control_regs[14]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(472),
      Q => \^core_control_regs[14]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(473),
      Q => \^core_control_regs[14]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(474),
      Q => \^core_control_regs[14]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(475),
      Q => \^core_control_regs[14]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(450),
      Q => \^core_control_regs[14]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(451),
      Q => \^core_control_regs[14]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(452),
      Q => \^core_control_regs[14]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(453),
      Q => \^core_control_regs[14]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(454),
      Q => \^core_control_regs[14]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(455),
      Q => \^core_control_regs[14]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(456),
      Q => \^core_control_regs[14]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(457),
      Q => \^core_control_regs[14]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(480),
      Q => \^core_control_regs[15]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(490),
      Q => \^core_control_regs[15]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(491),
      Q => \^core_control_regs[15]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(496),
      Q => \^core_control_regs[15]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(497),
      Q => \^core_control_regs[15]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(498),
      Q => \^core_control_regs[15]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(499),
      Q => \^core_control_regs[15]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(481),
      Q => \^core_control_regs[15]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(500),
      Q => \^core_control_regs[15]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(501),
      Q => \^core_control_regs[15]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(502),
      Q => \^core_control_regs[15]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(503),
      Q => \^core_control_regs[15]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(504),
      Q => \^core_control_regs[15]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(505),
      Q => \^core_control_regs[15]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(506),
      Q => \^core_control_regs[15]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(507),
      Q => \^core_control_regs[15]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(482),
      Q => \^core_control_regs[15]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(483),
      Q => \^core_control_regs[15]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(484),
      Q => \^core_control_regs[15]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(485),
      Q => \^core_control_regs[15]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(486),
      Q => \^core_control_regs[15]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(487),
      Q => \^core_control_regs[15]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(488),
      Q => \^core_control_regs[15]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(489),
      Q => \^core_control_regs[15]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(32),
      Q => \^core_control_regs[1]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(42),
      Q => \^core_control_regs[1]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(43),
      Q => \^core_control_regs[1]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(48),
      Q => \^core_control_regs[1]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(49),
      Q => \^core_control_regs[1]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(50),
      Q => \^core_control_regs[1]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(51),
      Q => \^core_control_regs[1]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(33),
      Q => \^core_control_regs[1]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(52),
      Q => \^core_control_regs[1]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(53),
      Q => \^core_control_regs[1]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(54),
      Q => \^core_control_regs[1]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(55),
      Q => \^core_control_regs[1]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(56),
      Q => \^core_control_regs[1]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(57),
      Q => \^core_control_regs[1]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(58),
      Q => \^core_control_regs[1]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(59),
      Q => \^core_control_regs[1]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(34),
      Q => \^core_control_regs[1]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(35),
      Q => \^core_control_regs[1]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(36),
      Q => \^core_control_regs[1]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(37),
      Q => \^core_control_regs[1]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(38),
      Q => \^core_control_regs[1]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(39),
      Q => \^core_control_regs[1]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(40),
      Q => \^core_control_regs[1]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(41),
      Q => \^core_control_regs[1]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(64),
      Q => \^core_control_regs[2]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(74),
      Q => \^core_control_regs[2]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(75),
      Q => \^core_control_regs[2]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(80),
      Q => \^core_control_regs[2]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(81),
      Q => \^core_control_regs[2]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(82),
      Q => \^core_control_regs[2]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(83),
      Q => \^core_control_regs[2]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(65),
      Q => \^core_control_regs[2]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(84),
      Q => \^core_control_regs[2]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(85),
      Q => \^core_control_regs[2]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(86),
      Q => \^core_control_regs[2]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(87),
      Q => \^core_control_regs[2]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(88),
      Q => \^core_control_regs[2]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(89),
      Q => \^core_control_regs[2]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(90),
      Q => \^core_control_regs[2]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(91),
      Q => \^core_control_regs[2]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(66),
      Q => \^core_control_regs[2]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(67),
      Q => \^core_control_regs[2]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(68),
      Q => \^core_control_regs[2]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(69),
      Q => \^core_control_regs[2]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(70),
      Q => \^core_control_regs[2]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(71),
      Q => \^core_control_regs[2]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(72),
      Q => \^core_control_regs[2]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(73),
      Q => \^core_control_regs[2]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(96),
      Q => \^core_control_regs[3]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(106),
      Q => \^core_control_regs[3]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(107),
      Q => \^core_control_regs[3]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(112),
      Q => \^core_control_regs[3]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(113),
      Q => \^core_control_regs[3]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(114),
      Q => \^core_control_regs[3]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(115),
      Q => \^core_control_regs[3]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(97),
      Q => \^core_control_regs[3]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(116),
      Q => \^core_control_regs[3]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(117),
      Q => \^core_control_regs[3]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(118),
      Q => \^core_control_regs[3]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(119),
      Q => \^core_control_regs[3]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(120),
      Q => \^core_control_regs[3]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(121),
      Q => \^core_control_regs[3]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(122),
      Q => \^core_control_regs[3]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(123),
      Q => \^core_control_regs[3]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(98),
      Q => \^core_control_regs[3]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(99),
      Q => \^core_control_regs[3]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(100),
      Q => \^core_control_regs[3]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(101),
      Q => \^core_control_regs[3]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(102),
      Q => \^core_control_regs[3]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(103),
      Q => \^core_control_regs[3]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(104),
      Q => \^core_control_regs[3]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(105),
      Q => \^core_control_regs[3]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(128),
      Q => \^core_control_regs[4]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(138),
      Q => \^core_control_regs[4]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(139),
      Q => \^core_control_regs[4]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(144),
      Q => \^core_control_regs[4]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(145),
      Q => \^core_control_regs[4]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(146),
      Q => \^core_control_regs[4]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(147),
      Q => \^core_control_regs[4]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(129),
      Q => \^core_control_regs[4]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(148),
      Q => \^core_control_regs[4]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(149),
      Q => \^core_control_regs[4]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(150),
      Q => \^core_control_regs[4]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(151),
      Q => \^core_control_regs[4]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(152),
      Q => \^core_control_regs[4]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(153),
      Q => \^core_control_regs[4]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(154),
      Q => \^core_control_regs[4]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(155),
      Q => \^core_control_regs[4]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(130),
      Q => \^core_control_regs[4]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(131),
      Q => \^core_control_regs[4]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(132),
      Q => \^core_control_regs[4]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(133),
      Q => \^core_control_regs[4]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(134),
      Q => \^core_control_regs[4]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(135),
      Q => \^core_control_regs[4]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(136),
      Q => \^core_control_regs[4]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(137),
      Q => \^core_control_regs[4]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(160),
      Q => \^core_control_regs[5]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(170),
      Q => \^core_control_regs[5]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(171),
      Q => \^core_control_regs[5]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(176),
      Q => \^core_control_regs[5]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(177),
      Q => \^core_control_regs[5]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(178),
      Q => \^core_control_regs[5]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(179),
      Q => \^core_control_regs[5]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(161),
      Q => \^core_control_regs[5]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(180),
      Q => \^core_control_regs[5]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(181),
      Q => \^core_control_regs[5]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(182),
      Q => \^core_control_regs[5]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(183),
      Q => \^core_control_regs[5]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(184),
      Q => \^core_control_regs[5]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(185),
      Q => \^core_control_regs[5]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(186),
      Q => \^core_control_regs[5]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(187),
      Q => \^core_control_regs[5]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(162),
      Q => \^core_control_regs[5]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(163),
      Q => \^core_control_regs[5]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(164),
      Q => \^core_control_regs[5]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(165),
      Q => \^core_control_regs[5]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(166),
      Q => \^core_control_regs[5]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(167),
      Q => \^core_control_regs[5]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(168),
      Q => \^core_control_regs[5]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(169),
      Q => \^core_control_regs[5]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(192),
      Q => \^core_control_regs[6]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(202),
      Q => \^core_control_regs[6]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(203),
      Q => \^core_control_regs[6]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(208),
      Q => \^core_control_regs[6]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(209),
      Q => \^core_control_regs[6]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(210),
      Q => \^core_control_regs[6]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(211),
      Q => \^core_control_regs[6]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(193),
      Q => \^core_control_regs[6]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(212),
      Q => \^core_control_regs[6]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(213),
      Q => \^core_control_regs[6]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(214),
      Q => \^core_control_regs[6]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(215),
      Q => \^core_control_regs[6]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(216),
      Q => \^core_control_regs[6]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(217),
      Q => \^core_control_regs[6]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(218),
      Q => \^core_control_regs[6]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(219),
      Q => \^core_control_regs[6]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(194),
      Q => \^core_control_regs[6]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(195),
      Q => \^core_control_regs[6]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(196),
      Q => \^core_control_regs[6]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(197),
      Q => \^core_control_regs[6]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(198),
      Q => \^core_control_regs[6]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(199),
      Q => \^core_control_regs[6]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(200),
      Q => \^core_control_regs[6]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(201),
      Q => \^core_control_regs[6]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(224),
      Q => \^core_control_regs[7]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(234),
      Q => \^core_control_regs[7]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(235),
      Q => \^core_control_regs[7]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(240),
      Q => \^core_control_regs[7]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(241),
      Q => \^core_control_regs[7]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(242),
      Q => \^core_control_regs[7]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(243),
      Q => \^core_control_regs[7]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(225),
      Q => \^core_control_regs[7]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(244),
      Q => \^core_control_regs[7]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(245),
      Q => \^core_control_regs[7]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(246),
      Q => \^core_control_regs[7]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(247),
      Q => \^core_control_regs[7]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(248),
      Q => \^core_control_regs[7]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(249),
      Q => \^core_control_regs[7]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(250),
      Q => \^core_control_regs[7]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(251),
      Q => \^core_control_regs[7]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(226),
      Q => \^core_control_regs[7]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(227),
      Q => \^core_control_regs[7]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(228),
      Q => \^core_control_regs[7]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(229),
      Q => \^core_control_regs[7]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(230),
      Q => \^core_control_regs[7]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(231),
      Q => \^core_control_regs[7]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(232),
      Q => \^core_control_regs[7]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(233),
      Q => \^core_control_regs[7]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(256),
      Q => \^core_control_regs[8]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(266),
      Q => \^core_control_regs[8]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(267),
      Q => \^core_control_regs[8]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(272),
      Q => \^core_control_regs[8]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(273),
      Q => \^core_control_regs[8]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(274),
      Q => \^core_control_regs[8]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(275),
      Q => \^core_control_regs[8]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(257),
      Q => \^core_control_regs[8]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(276),
      Q => \^core_control_regs[8]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(277),
      Q => \^core_control_regs[8]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(278),
      Q => \^core_control_regs[8]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(279),
      Q => \^core_control_regs[8]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(280),
      Q => \^core_control_regs[8]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(281),
      Q => \^core_control_regs[8]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(282),
      Q => \^core_control_regs[8]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(283),
      Q => \^core_control_regs[8]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(258),
      Q => \^core_control_regs[8]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(259),
      Q => \^core_control_regs[8]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(260),
      Q => \^core_control_regs[8]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(261),
      Q => \^core_control_regs[8]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(262),
      Q => \^core_control_regs[8]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(263),
      Q => \^core_control_regs[8]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(264),
      Q => \^core_control_regs[8]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(265),
      Q => \^core_control_regs[8]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(288),
      Q => \^core_control_regs[9]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(298),
      Q => \^core_control_regs[9]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(299),
      Q => \^core_control_regs[9]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(304),
      Q => \^core_control_regs[9]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(305),
      Q => \^core_control_regs[9]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(306),
      Q => \^core_control_regs[9]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(307),
      Q => \^core_control_regs[9]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(289),
      Q => \^core_control_regs[9]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(308),
      Q => \^core_control_regs[9]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(309),
      Q => \^core_control_regs[9]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(310),
      Q => \^core_control_regs[9]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(311),
      Q => \^core_control_regs[9]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(312),
      Q => \^core_control_regs[9]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(313),
      Q => \^core_control_regs[9]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(314),
      Q => \^core_control_regs[9]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(315),
      Q => \^core_control_regs[9]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(290),
      Q => \^core_control_regs[9]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(291),
      Q => \^core_control_regs[9]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(292),
      Q => \^core_control_regs[9]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(293),
      Q => \^core_control_regs[9]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(294),
      Q => \^core_control_regs[9]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(295),
      Q => \^core_control_regs[9]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(296),
      Q => \^core_control_regs[9]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \AXI4_LITE_INTERFACE.core_regs_reg\(297),
      Q => \^core_control_regs[9]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[0]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(320),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(330),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(331),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(336),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(337),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(338),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(339),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(321),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(340),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(341),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(342),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(343),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(344),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(345),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(346),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(347),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(322),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(323),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(324),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(325),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(326),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(327),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(328),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[10]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(329),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(352),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(362),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(363),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(368),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(369),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(370),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(371),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(353),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(372),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(373),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(374),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(375),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(376),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(377),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(378),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(379),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(354),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(355),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(356),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(357),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(358),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(359),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(360),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[11]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(361),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(384),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(394),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(395),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(400),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(401),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(402),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(403),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(385),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(404),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(405),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(406),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(407),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(408),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(409),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(410),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(411),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(386),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(387),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(388),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(389),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(390),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(391),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(392),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[12]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(393),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(416),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(426),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(427),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(432),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(433),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(434),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(435),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(417),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(436),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(437),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(438),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(439),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(440),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(441),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(442),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(443),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(418),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(419),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(420),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(421),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(422),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(423),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(424),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[13]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(425),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(448),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(458),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(459),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(464),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(465),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(466),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(467),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(449),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(468),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(469),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(470),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(471),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(472),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(473),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(474),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(475),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(450),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(451),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(452),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(453),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(454),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(455),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(456),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[14]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(457),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(480),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(490),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(491),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(496),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(497),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(498),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(499),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(481),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(500),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(501),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(502),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(503),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(504),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(505),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(506),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(507),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(482),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(483),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(484),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(485),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(486),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(487),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(488),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[15]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(489),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(0),
      Q => \^core_control_regs[16]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(10),
      Q => \^core_control_regs[16]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(11),
      Q => \^core_control_regs[16]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(16),
      Q => \^core_control_regs[16]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(17),
      Q => \^core_control_regs[16]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(18),
      Q => \^core_control_regs[16]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(19),
      Q => \^core_control_regs[16]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(1),
      Q => \^core_control_regs[16]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(20),
      Q => \^core_control_regs[16]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(21),
      Q => \^core_control_regs[16]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(22),
      Q => \^core_control_regs[16]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(23),
      Q => \^core_control_regs[16]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(24),
      Q => \^core_control_regs[16]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(25),
      Q => \^core_control_regs[16]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(26),
      Q => \^core_control_regs[16]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(27),
      Q => \^core_control_regs[16]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(2),
      Q => \^core_control_regs[16]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(3),
      Q => \^core_control_regs[16]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(4),
      Q => \^core_control_regs[16]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(5),
      Q => \^core_control_regs[16]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(6),
      Q => \^core_control_regs[16]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(7),
      Q => \^core_control_regs[16]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(8),
      Q => \^core_control_regs[16]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[16]\(27),
      D => \^ipif_data_out\(9),
      Q => \^core_control_regs[16]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(32),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(42),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(43),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(48),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(49),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(50),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(51),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(33),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(52),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(53),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(54),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(55),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(56),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(57),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(58),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(59),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(34),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(35),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(36),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(37),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(38),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(39),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(40),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[1]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(41),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(64),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(74),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(75),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(80),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(81),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(82),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(83),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(65),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(84),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(85),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(86),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(87),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(88),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(89),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(90),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(91),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(66),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(67),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(68),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(69),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(70),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(71),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(72),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[2]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(73),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(96),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(106),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(107),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(112),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(113),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(114),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(115),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(97),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(116),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(117),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(118),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(119),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(120),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(121),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(122),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(123),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(98),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(99),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(100),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(101),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(102),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(103),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(104),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[3]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(105),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(128),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(138),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(139),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(144),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(145),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(146),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(147),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(129),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(148),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(149),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(150),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(151),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(152),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(153),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(154),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(155),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(130),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(131),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(132),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(133),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(134),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(135),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(136),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[4]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(137),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(160),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(170),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(171),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(176),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(177),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(178),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(179),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(161),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(180),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(181),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(182),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(183),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(184),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(185),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(186),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(187),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(162),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(163),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(164),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(165),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(166),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(167),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(168),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[5]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(169),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(192),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(202),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(203),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(208),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(209),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(210),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(211),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(193),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(212),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(213),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(214),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(215),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(216),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(217),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(218),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(219),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(194),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(195),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(196),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(197),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(198),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(199),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(200),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[6]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(201),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(224),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(234),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(235),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(240),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(241),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(242),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(243),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(225),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(244),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(245),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(246),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(247),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(248),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(249),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(250),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(251),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(226),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(227),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(228),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(229),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(230),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(231),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(232),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[7]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(233),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(256),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(266),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(267),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(272),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(273),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(274),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(275),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(257),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(276),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(277),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(278),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(279),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(280),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(281),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(282),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(283),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(258),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(259),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(260),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(261),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(262),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(263),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(264),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[8]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(265),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(0),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(288),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(10),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(298),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(11),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(299),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(16),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(304),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(17),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(305),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(18),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(306),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(19),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(307),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(1),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(289),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(20),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(308),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(21),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(309),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(22),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(310),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(23),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(311),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(24),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(312),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(25),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(313),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(26),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(314),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(27),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(315),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(2),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(290),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(3),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(291),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(4),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(292),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(5),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(293),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(6),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(294),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(7),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(295),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(8),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(296),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \core_control_regs_int[9]\(27),
      D => \^ipif_data_out\(9),
      Q => \AXI4_LITE_INTERFACE.core_regs_reg\(297),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(0),
      Q => \^genr_control_regs[0]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(10),
      Q => \^genr_control_regs[0]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(11),
      Q => \^genr_control_regs[0]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(13),
      Q => \^genr_control_regs[0]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(14),
      Q => \^genr_control_regs[0]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(15),
      Q => \^genr_control_regs[0]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(16),
      Q => \^genr_control_regs[0]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(17),
      Q => \^genr_control_regs[0]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(18),
      Q => \^genr_control_regs[0]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(19),
      Q => \^genr_control_regs[0]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(1),
      Q => \^genr_control_regs[0]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(20),
      Q => \^genr_control_regs[0]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(21),
      Q => \^genr_control_regs[0]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(22),
      Q => \^genr_control_regs[0]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(23),
      Q => \^genr_control_regs[0]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(24),
      Q => \^genr_control_regs[0]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(25),
      Q => \^genr_control_regs[0]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(26),
      Q => \^genr_control_regs[0]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(2),
      Q => \^genr_control_regs[0]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(30),
      Q => \^genr_control_regs[0]\(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(31),
      Q => \^genr_control_regs[0]\(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(3),
      Q => \^genr_control_regs[0]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(5),
      Q => \^genr_control_regs[0]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(8),
      Q => \^genr_control_regs[0]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[0]\(31),
      D => \^ipif_data_out\(9),
      Q => \^genr_control_regs[0]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61\,
      Q => \^genr_control_regs[1]\(10),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60\,
      Q => \^genr_control_regs[1]\(11),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59\,
      Q => \^genr_control_regs[1]\(12),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58\,
      Q => \^genr_control_regs[1]\(13),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57\,
      Q => \^genr_control_regs[1]\(16),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56\,
      Q => \^genr_control_regs[1]\(17),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55\,
      Q => \^genr_control_regs[1]\(18),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_54\,
      Q => \^genr_control_regs[1]\(19),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_53\,
      Q => \^genr_control_regs[1]\(20),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_52\,
      Q => \^genr_control_regs[1]\(21),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_51\,
      Q => \^genr_control_regs[1]\(22),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50\,
      Q => \^genr_control_regs[1]\(23),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49\,
      Q => \^genr_control_regs[1]\(24),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48\,
      Q => \^genr_control_regs[1]\(25),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47\,
      Q => \^genr_control_regs[1]\(26),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46\,
      Q => \^genr_control_regs[1]\(27),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45\,
      Q => \^genr_control_regs[1]\(28),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44\,
      Q => \^genr_control_regs[1]\(29),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43\,
      Q => \^genr_control_regs[1]\(30),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0\,
      Q => \^genr_control_regs[1]\(31),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63\,
      Q => \^genr_control_regs[1]\(8),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62\,
      Q => \^genr_control_regs[1]\(9),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69\,
      Q => \^genr_control_regs[2]\(16),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68\,
      Q => \^genr_control_regs[2]\(17),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67\,
      Q => \^genr_control_regs[2]\(18),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66\,
      Q => \^genr_control_regs[2]\(19),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65\,
      Q => \^genr_control_regs[2]\(20),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64\,
      Q => \^genr_control_regs[2]\(21),
      R => '0'
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(10),
      Q => \^genr_control_regs[3]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(11),
      Q => \^genr_control_regs[3]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(12),
      Q => \^genr_control_regs[3]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(13),
      Q => \^genr_control_regs[3]\(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(16),
      Q => \^genr_control_regs[3]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(17),
      Q => \^genr_control_regs[3]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(18),
      Q => \^genr_control_regs[3]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(19),
      Q => \^genr_control_regs[3]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(20),
      Q => \^genr_control_regs[3]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(21),
      Q => \^genr_control_regs[3]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(22),
      Q => \^genr_control_regs[3]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(23),
      Q => \^genr_control_regs[3]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(24),
      Q => \^genr_control_regs[3]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(25),
      Q => \^genr_control_regs[3]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(26),
      Q => \^genr_control_regs[3]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(27),
      Q => \^genr_control_regs[3]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(28),
      Q => \^genr_control_regs[3]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(29),
      Q => \^genr_control_regs[3]\(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(30),
      Q => \^genr_control_regs[3]\(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(31),
      Q => \^genr_control_regs[3]\(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(8),
      Q => \^genr_control_regs[3]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \genr_control_regs_int[3]\(31),
      D => \^ipif_data_out\(9),
      Q => \^genr_control_regs[3]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_Error_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36\,
      Q => ipif_Error,
      S => p_0_in_0
    );
\AXI4_LITE_INTERFACE.ipif_RdAck_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => p_528_out,
      Q => ipif_RdAck,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101\,
      Q => ipif_RdData(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_91\,
      Q => ipif_RdData(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90\,
      Q => ipif_RdData(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89\,
      Q => ipif_RdData(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88\,
      Q => ipif_RdData(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87\,
      Q => ipif_RdData(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86\,
      Q => ipif_RdData(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85\,
      Q => ipif_RdData(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84\,
      Q => ipif_RdData(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83\,
      Q => ipif_RdData(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82\,
      Q => ipif_RdData(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100\,
      Q => ipif_RdData(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81\,
      Q => ipif_RdData(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80\,
      Q => ipif_RdData(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79\,
      Q => ipif_RdData(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78\,
      Q => ipif_RdData(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77\,
      Q => ipif_RdData(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76\,
      Q => ipif_RdData(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75\,
      Q => ipif_RdData(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74\,
      Q => ipif_RdData(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73\,
      Q => ipif_RdData(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72\,
      Q => ipif_RdData(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99\,
      Q => ipif_RdData(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71\,
      Q => ipif_RdData(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70\,
      Q => ipif_RdData(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98\,
      Q => ipif_RdData(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97\,
      Q => ipif_RdData(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96\,
      Q => ipif_RdData(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95\,
      Q => ipif_RdData(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94\,
      Q => ipif_RdData(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93\,
      Q => ipif_RdData(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_RdData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_92\,
      Q => ipif_RdData(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.ipif_WrAck_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => p_526_out,
      Q => ipif_WrAck,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(0),
      Q => proc_sync1(0),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(10),
      Q => proc_sync1(10),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(11),
      Q => proc_sync1(11),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(12),
      Q => proc_sync1(12),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(13),
      Q => proc_sync1(13),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(14),
      Q => proc_sync1(14),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(15),
      Q => proc_sync1(15),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(16),
      Q => proc_sync1(16),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(17),
      Q => proc_sync1(17),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(18),
      Q => proc_sync1(18),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(19),
      Q => proc_sync1(19),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(1),
      Q => proc_sync1(1),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(20),
      Q => proc_sync1(20),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(21),
      Q => proc_sync1(21),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(22),
      Q => proc_sync1(22),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(23),
      Q => proc_sync1(23),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(24),
      Q => proc_sync1(24),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(25),
      Q => proc_sync1(25),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(26),
      Q => proc_sync1(26),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(27),
      Q => proc_sync1(27),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(28),
      Q => proc_sync1(28),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(29),
      Q => proc_sync1(29),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(2),
      Q => proc_sync1(2),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(30),
      Q => proc_sync1(30),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(31),
      Q => proc_sync1(31),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(0),
      Q => proc_sync1(32),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(1),
      Q => proc_sync1(33),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(2),
      Q => proc_sync1(34),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(3),
      Q => proc_sync1(35),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(4),
      Q => proc_sync1(36),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(5),
      Q => proc_sync1(37),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(6),
      Q => proc_sync1(38),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(7),
      Q => proc_sync1(39),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(3),
      Q => proc_sync1(3),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_Addr_int(8),
      Q => proc_sync1(40),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_CS(0),
      Q => proc_sync1(41),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_CS(1),
      Q => proc_sync1(42),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ipif_proc_RNW,
      Q => proc_sync1(43),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aresetn,
      Q => proc_sync1(44),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(4),
      Q => proc_sync1(4),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(5),
      Q => proc_sync1(5),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(6),
      Q => proc_sync1(6),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(7),
      Q => proc_sync1(7),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(8),
      Q => proc_sync1(8),
      R => '0'
    );
\AXI4_LITE_INTERFACE.proc_sync1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axi_wdata(9),
      Q => proc_sync1(9),
      R => '0'
    );
\AXI4_LITE_INTERFACE.read_ack_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => p_144_out(32),
      Q => read_ack_d1,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.read_ack_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => read_ack_d1,
      Q => read_ack_d2,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => vid_aclk_en,
      CLK => vid_aclk,
      D => p_535_out,
      Q => \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0\,
      Q => \AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0\,
      R => '0'
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0\,
      Q => read_ack_d(4),
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0\,
      I1 => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0\,
      O => \AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg_r\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.read_ack_reg_r_n_0\,
      Q => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0\,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg_r_0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0\,
      Q => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0\,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg_r_1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0\,
      Q => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0\,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_d_reg_r_2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0\,
      Q => \AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0\,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.read_ack_reg_r\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => '1',
      Q => \AXI4_LITE_INTERFACE.read_ack_reg_r_n_0\,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.soft_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => p_456_out,
      Q => \^resetn_out\,
      R => '0'
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^genr_control_regs[0]\(1),
      I1 => reg_update,
      I2 => vid_aclk_en,
      O => \time_control_regs2_int[16]\(28)
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(768),
      Q => \^time_control_regs[16]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(778),
      Q => \^time_control_regs[16]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(779),
      Q => \^time_control_regs[16]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(780),
      Q => \^time_control_regs[16]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(784),
      Q => \^time_control_regs[16]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(785),
      Q => \^time_control_regs[16]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(786),
      Q => \^time_control_regs[16]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(787),
      Q => \^time_control_regs[16]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(769),
      Q => \^time_control_regs[16]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(788),
      Q => \^time_control_regs[16]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(789),
      Q => \^time_control_regs[16]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(790),
      Q => \^time_control_regs[16]\(22),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(791),
      Q => \^time_control_regs[16]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(792),
      Q => \^time_control_regs[16]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(793),
      Q => \^time_control_regs[16]\(25),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(794),
      Q => \^time_control_regs[16]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_24_in,
      Q => \^time_control_regs[16]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(796),
      Q => \^time_control_regs[16]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(770),
      Q => \^time_control_regs[16]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(771),
      Q => \^time_control_regs[16]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(772),
      Q => \^time_control_regs[16]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(773),
      Q => \^time_control_regs[16]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(774),
      Q => \^time_control_regs[16]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(775),
      Q => \^time_control_regs[16]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(776),
      Q => \^time_control_regs[16]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(777),
      Q => \^time_control_regs[16]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_0_in,
      Q => \^time_control_regs[18]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(840),
      Q => \^time_control_regs[18]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => genr_regs(841),
      Q => \^time_control_regs[18]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_6_out(0),
      Q => \^time_control_regs[19]\(0),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_6_out(1),
      Q => \^time_control_regs[19]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_6_out(2),
      Q => \^time_control_regs[19]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_6_out(3),
      Q => \^time_control_regs[19]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_6_out(4),
      Q => \^time_control_regs[19]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => p_6_out(5),
      Q => \^time_control_regs[19]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(0),
      Q => \^time_control_regs[20]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(10),
      Q => \^time_control_regs[20]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(11),
      Q => \^time_control_regs[20]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(12),
      Q => \^time_control_regs[20]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(16),
      Q => \^time_control_regs[20]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(17),
      Q => \^time_control_regs[20]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(18),
      Q => \^time_control_regs[20]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(19),
      Q => \^time_control_regs[20]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(1),
      Q => \^time_control_regs[20]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(20),
      Q => \^time_control_regs[20]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(21),
      Q => \^time_control_regs[20]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(22),
      Q => \^time_control_regs[20]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(23),
      Q => \^time_control_regs[20]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(24),
      Q => \^time_control_regs[20]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(25),
      Q => \^time_control_regs[20]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(26),
      Q => \^time_control_regs[20]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(27),
      Q => \^time_control_regs[20]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(28),
      Q => \^time_control_regs[20]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(2),
      Q => \^time_control_regs[20]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(3),
      Q => \^time_control_regs[20]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(4),
      Q => \^time_control_regs[20]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(5),
      Q => \^time_control_regs[20]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(6),
      Q => \^time_control_regs[20]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(7),
      Q => \^time_control_regs[20]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(8),
      Q => \^time_control_regs[20]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[20]\(9),
      Q => \^time_control_regs[20]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(0),
      Q => \^time_control_regs[21]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(10),
      Q => \^time_control_regs[21]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(11),
      Q => \^time_control_regs[21]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(12),
      Q => \^time_control_regs[21]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(16),
      Q => \^time_control_regs[21]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(17),
      Q => \^time_control_regs[21]\(17),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(18),
      Q => \^time_control_regs[21]\(18),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(19),
      Q => \^time_control_regs[21]\(19),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(1),
      Q => \^time_control_regs[21]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(20),
      Q => \^time_control_regs[21]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(21),
      Q => \^time_control_regs[21]\(21),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(22),
      Q => \^time_control_regs[21]\(22),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(23),
      Q => \^time_control_regs[21]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(24),
      Q => \^time_control_regs[21]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(25),
      Q => \^time_control_regs[21]\(25),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(26),
      Q => \^time_control_regs[21]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(27),
      Q => \^time_control_regs[21]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(28),
      Q => \^time_control_regs[21]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(2),
      Q => \^time_control_regs[21]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(3),
      Q => \^time_control_regs[21]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(4),
      Q => \^time_control_regs[21]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(5),
      Q => \^time_control_regs[21]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(6),
      Q => \^time_control_regs[21]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(7),
      Q => \^time_control_regs[21]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(8),
      Q => \^time_control_regs[21]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[21]\(9),
      Q => \^time_control_regs[21]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(0),
      Q => \^time_control_regs[22]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(10),
      Q => \^time_control_regs[22]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(11),
      Q => \^time_control_regs[22]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(12),
      Q => \^time_control_regs[22]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(16),
      Q => \^time_control_regs[22]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(17),
      Q => \^time_control_regs[22]\(17),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(18),
      Q => \^time_control_regs[22]\(18),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(19),
      Q => \^time_control_regs[22]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(1),
      Q => \^time_control_regs[22]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(20),
      Q => \^time_control_regs[22]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(21),
      Q => \^time_control_regs[22]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(22),
      Q => \^time_control_regs[22]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(23),
      Q => \^time_control_regs[22]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(24),
      Q => \^time_control_regs[22]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(25),
      Q => \^time_control_regs[22]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(26),
      Q => \^time_control_regs[22]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(27),
      Q => \^time_control_regs[22]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(28),
      Q => \^time_control_regs[22]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(2),
      Q => \^time_control_regs[22]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(3),
      Q => \^time_control_regs[22]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(4),
      Q => \^time_control_regs[22]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(5),
      Q => \^time_control_regs[22]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(6),
      Q => \^time_control_regs[22]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(7),
      Q => \^time_control_regs[22]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(8),
      Q => \^time_control_regs[22]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[22]\(9),
      Q => \^time_control_regs[22]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(0),
      Q => \^time_control_regs[23]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(10),
      Q => \^time_control_regs[23]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(11),
      Q => \^time_control_regs[23]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(12),
      Q => \^time_control_regs[23]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(16),
      Q => \^time_control_regs[23]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(17),
      Q => \^time_control_regs[23]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(18),
      Q => \^time_control_regs[23]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(19),
      Q => \^time_control_regs[23]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(1),
      Q => \^time_control_regs[23]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(20),
      Q => \^time_control_regs[23]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(21),
      Q => \^time_control_regs[23]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(22),
      Q => \^time_control_regs[23]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(23),
      Q => \^time_control_regs[23]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(24),
      Q => \^time_control_regs[23]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(25),
      Q => \^time_control_regs[23]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(26),
      Q => \^time_control_regs[23]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(27),
      Q => \^time_control_regs[23]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(28),
      Q => \^time_control_regs[23]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(2),
      Q => \^time_control_regs[23]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(3),
      Q => \^time_control_regs[23]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(4),
      Q => \^time_control_regs[23]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(5),
      Q => \^time_control_regs[23]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(6),
      Q => \^time_control_regs[23]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(7),
      Q => \^time_control_regs[23]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(8),
      Q => \^time_control_regs[23]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[23]\(9),
      Q => \^time_control_regs[23]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(0),
      Q => \^time_control_regs[24]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(10),
      Q => \^time_control_regs[24]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(11),
      Q => \^time_control_regs[24]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(12),
      Q => \^time_control_regs[24]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(16),
      Q => \^time_control_regs[24]\(16),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(17),
      Q => \^time_control_regs[24]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(18),
      Q => \^time_control_regs[24]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(19),
      Q => \^time_control_regs[24]\(19),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(1),
      Q => \^time_control_regs[24]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(20),
      Q => \^time_control_regs[24]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(21),
      Q => \^time_control_regs[24]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(22),
      Q => \^time_control_regs[24]\(22),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(23),
      Q => \^time_control_regs[24]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(24),
      Q => \^time_control_regs[24]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(25),
      Q => \^time_control_regs[24]\(25),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(26),
      Q => \^time_control_regs[24]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(27),
      Q => \^time_control_regs[24]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(28),
      Q => \^time_control_regs[24]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(2),
      Q => \^time_control_regs[24]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(3),
      Q => \^time_control_regs[24]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(4),
      Q => \^time_control_regs[24]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(5),
      Q => \^time_control_regs[24]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(6),
      Q => \^time_control_regs[24]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(7),
      Q => \^time_control_regs[24]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(8),
      Q => \^time_control_regs[24]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[24]\(9),
      Q => \^time_control_regs[24]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(0),
      Q => \^time_control_regs[25]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(10),
      Q => \^time_control_regs[25]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(11),
      Q => \^time_control_regs[25]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(12),
      Q => \^time_control_regs[25]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(16),
      Q => \^time_control_regs[25]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(17),
      Q => \^time_control_regs[25]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(18),
      Q => \^time_control_regs[25]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(19),
      Q => \^time_control_regs[25]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(1),
      Q => \^time_control_regs[25]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(20),
      Q => \^time_control_regs[25]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(21),
      Q => \^time_control_regs[25]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(22),
      Q => \^time_control_regs[25]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(23),
      Q => \^time_control_regs[25]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(24),
      Q => \^time_control_regs[25]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(25),
      Q => \^time_control_regs[25]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(26),
      Q => \^time_control_regs[25]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(27),
      Q => \^time_control_regs[25]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(28),
      Q => \^time_control_regs[25]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(2),
      Q => \^time_control_regs[25]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(3),
      Q => \^time_control_regs[25]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(4),
      Q => \^time_control_regs[25]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(5),
      Q => \^time_control_regs[25]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(6),
      Q => \^time_control_regs[25]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(7),
      Q => \^time_control_regs[25]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(8),
      Q => \^time_control_regs[25]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[25]\(9),
      Q => \^time_control_regs[25]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(0),
      Q => \^time_control_regs[26]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(10),
      Q => \^time_control_regs[26]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(11),
      Q => \^time_control_regs[26]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(12),
      Q => \^time_control_regs[26]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(16),
      Q => \^time_control_regs[26]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(17),
      Q => \^time_control_regs[26]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(18),
      Q => \^time_control_regs[26]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(19),
      Q => \^time_control_regs[26]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(1),
      Q => \^time_control_regs[26]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(20),
      Q => \^time_control_regs[26]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(21),
      Q => \^time_control_regs[26]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(22),
      Q => \^time_control_regs[26]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(23),
      Q => \^time_control_regs[26]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(24),
      Q => \^time_control_regs[26]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(25),
      Q => \^time_control_regs[26]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(26),
      Q => \^time_control_regs[26]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(27),
      Q => \^time_control_regs[26]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(28),
      Q => \^time_control_regs[26]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(2),
      Q => \^time_control_regs[26]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(3),
      Q => \^time_control_regs[26]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(4),
      Q => \^time_control_regs[26]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(5),
      Q => \^time_control_regs[26]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(6),
      Q => \^time_control_regs[26]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(7),
      Q => \^time_control_regs[26]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(8),
      Q => \^time_control_regs[26]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[26]\(9),
      Q => \^time_control_regs[26]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(0),
      Q => \^time_control_regs[27]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(10),
      Q => \^time_control_regs[27]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(11),
      Q => \^time_control_regs[27]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(12),
      Q => \^time_control_regs[27]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(16),
      Q => \^time_control_regs[27]\(16),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(17),
      Q => \^time_control_regs[27]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(18),
      Q => \^time_control_regs[27]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(19),
      Q => \^time_control_regs[27]\(19),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(1),
      Q => \^time_control_regs[27]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(20),
      Q => \^time_control_regs[27]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(21),
      Q => \^time_control_regs[27]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(22),
      Q => \^time_control_regs[27]\(22),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(23),
      Q => \^time_control_regs[27]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(24),
      Q => \^time_control_regs[27]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(25),
      Q => \^time_control_regs[27]\(25),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(26),
      Q => \^time_control_regs[27]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(27),
      Q => \^time_control_regs[27]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(28),
      Q => \^time_control_regs[27]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(2),
      Q => \^time_control_regs[27]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(3),
      Q => \^time_control_regs[27]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(4),
      Q => \^time_control_regs[27]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(5),
      Q => \^time_control_regs[27]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(6),
      Q => \^time_control_regs[27]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(7),
      Q => \^time_control_regs[27]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(8),
      Q => \^time_control_regs[27]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[27]\(9),
      Q => \^time_control_regs[27]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(0),
      Q => \^time_control_regs[28]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(10),
      Q => \^time_control_regs[28]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(11),
      Q => \^time_control_regs[28]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(12),
      Q => \^time_control_regs[28]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(16),
      Q => \^time_control_regs[28]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(17),
      Q => \^time_control_regs[28]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(18),
      Q => \^time_control_regs[28]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(19),
      Q => \^time_control_regs[28]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(1),
      Q => \^time_control_regs[28]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(20),
      Q => \^time_control_regs[28]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(21),
      Q => \^time_control_regs[28]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(22),
      Q => \^time_control_regs[28]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(23),
      Q => \^time_control_regs[28]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(24),
      Q => \^time_control_regs[28]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(25),
      Q => \^time_control_regs[28]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(26),
      Q => \^time_control_regs[28]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(27),
      Q => \^time_control_regs[28]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(28),
      Q => \^time_control_regs[28]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(2),
      Q => \^time_control_regs[28]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(3),
      Q => \^time_control_regs[28]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(4),
      Q => \^time_control_regs[28]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(5),
      Q => \^time_control_regs[28]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(6),
      Q => \^time_control_regs[28]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(7),
      Q => \^time_control_regs[28]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(8),
      Q => \^time_control_regs[28]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs2_int[16]\(28),
      D => \time_control_regs2_int[28]\(9),
      Q => \^time_control_regs[28]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(0),
      Q => genr_regs(768),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(10),
      Q => genr_regs(778),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(11),
      Q => genr_regs(779),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(12),
      Q => genr_regs(780),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(16),
      Q => genr_regs(784),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(17),
      Q => genr_regs(785),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(18),
      Q => genr_regs(786),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(19),
      Q => genr_regs(787),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(1),
      Q => genr_regs(769),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(20),
      Q => genr_regs(788),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(21),
      Q => genr_regs(789),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(22),
      Q => genr_regs(790),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(23),
      Q => genr_regs(791),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(24),
      Q => genr_regs(792),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(25),
      Q => genr_regs(793),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(26),
      Q => genr_regs(794),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(27),
      Q => p_24_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(28),
      Q => genr_regs(796),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(2),
      Q => genr_regs(770),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(3),
      Q => genr_regs(771),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(4),
      Q => genr_regs(772),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(5),
      Q => genr_regs(773),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(6),
      Q => genr_regs(774),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(7),
      Q => genr_regs(775),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(8),
      Q => genr_regs(776),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[16]\(28),
      D => \^ipif_data_out\(9),
      Q => genr_regs(777),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(0),
      Q => \^time_control_regs[18]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(1),
      Q => \^time_control_regs[18]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(2),
      Q => \^time_control_regs[18]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(3),
      Q => \^time_control_regs[18]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(6),
      Q => \^time_control_regs[18]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(7),
      Q => p_0_in,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(8),
      Q => genr_regs(840),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[18]\(6),
      D => \^ipif_data_out\(9),
      Q => genr_regs(841),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_2_out(6),
      D => \^ipif_data_out\(0),
      Q => p_6_out(0),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_2_out(6),
      D => \^ipif_data_out\(1),
      Q => p_6_out(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_2_out(6),
      D => \^ipif_data_out\(2),
      Q => p_6_out(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_2_out(6),
      D => \^ipif_data_out\(3),
      Q => p_6_out(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_2_out(6),
      D => \^ipif_data_out\(4),
      Q => p_6_out(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_2_out(6),
      D => \^ipif_data_out\(5),
      Q => p_6_out(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => p_2_out(6),
      D => \^ipif_data_out\(6),
      Q => \^time_control_regs[19]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[20]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[20]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[20]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[20]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[20]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[20]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[20]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[20]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[20]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[20]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[20]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[20]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[20]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[20]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[20]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[20]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[20]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[20]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[20]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[20]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[20]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[20]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[20]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[20]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[20]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[20]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[20]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[21]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[21]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[21]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[21]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[21]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[21]\(17),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[21]\(18),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[21]\(19),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[21]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[21]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[21]\(21),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[21]\(22),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[21]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[21]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[21]\(25),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[21]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[21]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[21]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[21]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[21]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[21]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[21]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[21]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[21]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[21]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[21]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[21]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[22]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[22]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[22]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[22]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[22]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[22]\(17),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[22]\(18),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[22]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[22]\(1),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[22]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[22]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[22]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[22]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[22]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[22]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[22]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[22]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[22]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[22]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[22]\(3),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[22]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[22]\(5),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[22]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[22]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[22]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[22]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[22]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[23]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[23]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[23]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[23]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[23]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[23]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[23]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[23]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[23]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[23]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[23]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[23]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[23]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[23]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[23]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[23]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[23]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[23]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[23]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[23]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[23]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[23]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[23]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[23]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[23]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[23]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[23]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[24]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[24]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[24]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[24]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[24]\(16),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[24]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[24]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[24]\(19),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[24]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[24]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[24]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[24]\(22),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[24]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[24]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[24]\(25),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[24]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[24]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[24]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[24]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[24]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[24]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[24]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[24]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[24]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[24]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[24]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[24]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[25]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[25]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[25]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[25]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[25]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[25]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[25]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[25]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[25]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[25]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[25]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[25]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[25]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[25]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[25]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[25]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[25]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[25]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[25]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[25]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[25]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[25]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[25]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[25]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[25]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[25]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[25]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[26]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[26]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[26]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[26]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[26]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[26]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[26]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[26]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[26]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[26]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[26]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[26]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[26]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[26]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[26]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[26]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[26]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[26]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[26]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[26]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[26]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[26]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[26]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[26]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[26]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[26]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[26]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[27]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[27]\(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[27]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[27]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[27]\(16),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[27]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[27]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[27]\(19),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[27]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[27]\(20),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[27]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[27]\(22),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[27]\(23),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[27]\(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[27]\(25),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[27]\(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[27]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[27]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[27]\(2),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[27]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[27]\(4),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[27]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[27]\(6),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[27]\(7),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[27]\(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[27]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[27]\(9),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(0),
      Q => \time_control_regs2_int[28]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(10),
      Q => \time_control_regs2_int[28]\(10),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(11),
      Q => \time_control_regs2_int[28]\(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(12),
      Q => \time_control_regs2_int[28]\(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(16),
      Q => \time_control_regs2_int[28]\(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(17),
      Q => \time_control_regs2_int[28]\(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(18),
      Q => \time_control_regs2_int[28]\(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(19),
      Q => \time_control_regs2_int[28]\(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(1),
      Q => \time_control_regs2_int[28]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(20),
      Q => \time_control_regs2_int[28]\(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(21),
      Q => \time_control_regs2_int[28]\(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(22),
      Q => \time_control_regs2_int[28]\(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(23),
      Q => \time_control_regs2_int[28]\(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(24),
      Q => \time_control_regs2_int[28]\(24),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(25),
      Q => \time_control_regs2_int[28]\(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(26),
      Q => \time_control_regs2_int[28]\(26),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(27),
      Q => \time_control_regs2_int[28]\(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(28),
      Q => \time_control_regs2_int[28]\(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(2),
      Q => \time_control_regs2_int[28]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(3),
      Q => \time_control_regs2_int[28]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(4),
      Q => \time_control_regs2_int[28]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(5),
      Q => \time_control_regs2_int[28]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(6),
      Q => \time_control_regs2_int[28]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(7),
      Q => \time_control_regs2_int[28]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(8),
      Q => \time_control_regs2_int[28]\(8),
      S => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => \time_control_regs_int[28]\(28),
      D => \^ipif_data_out\(9),
      Q => \time_control_regs2_int[28]\(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => p_144_out(33),
      Q => write_ack_d1,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.write_ack_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aclk_en,
      D => write_ack_d1,
      Q => write_ack_d2,
      R => p_0_in_0
    );
\AXI4_LITE_INTERFACE.write_ack_e1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vid_aresetn,
      O => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_e1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => p_533_out,
      Q => write_ack_e1,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_e2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => write_ack_e1,
      Q => write_ack_e2,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_ack_e1,
      I1 => write_ack_e2,
      O => p_534_out
    );
\AXI4_LITE_INTERFACE.write_ack_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => write_ack_e2,
      I1 => write_ack_e1,
      I2 => write_ack,
      O => \AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0\,
      Q => write_ack_int,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\AXI4_LITE_INTERFACE.write_ack_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => p_534_out,
      Q => write_ack,
      R => \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(0),
      I1 => \genr_status_regs[2]\(0),
      I2 => vid_aclk_en,
      I3 => intr_err(0),
      O => \GEN_HAS_IRQ.intr_err[0]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(10),
      I1 => \genr_status_regs[2]\(10),
      I2 => vid_aclk_en,
      I3 => intr_err(10),
      O => \GEN_HAS_IRQ.intr_err[10]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(11),
      I1 => \genr_status_regs[2]\(11),
      I2 => vid_aclk_en,
      I3 => intr_err(11),
      O => \GEN_HAS_IRQ.intr_err[11]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(12),
      I1 => \genr_status_regs[2]\(12),
      I2 => vid_aclk_en,
      I3 => intr_err(12),
      O => \GEN_HAS_IRQ.intr_err[12]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(13),
      I1 => \genr_status_regs[2]\(13),
      I2 => vid_aclk_en,
      I3 => intr_err(13),
      O => \GEN_HAS_IRQ.intr_err[13]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(14),
      I1 => \genr_status_regs[2]\(14),
      I2 => vid_aclk_en,
      I3 => intr_err(14),
      O => \GEN_HAS_IRQ.intr_err[14]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(15),
      I1 => \genr_status_regs[2]\(15),
      I2 => vid_aclk_en,
      I3 => intr_err(15),
      O => \GEN_HAS_IRQ.intr_err[15]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => intr_err(16),
      I1 => intr_err_set_d(16),
      I2 => \genr_status_regs[2]\(16),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_err[16]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_err[16]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_err_clr_d(16),
      I1 => \^genr_control_regs[2]\(16),
      O => \GEN_HAS_IRQ.intr_err[16]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_err[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => intr_err(17),
      I1 => intr_err_set_d(17),
      I2 => \genr_status_regs[2]\(17),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_err[17]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_err[17]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_err_clr_d(17),
      I1 => \^genr_control_regs[2]\(17),
      O => \GEN_HAS_IRQ.intr_err[17]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_err[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => intr_err(18),
      I1 => intr_err_set_d(18),
      I2 => \genr_status_regs[2]\(18),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_err[18]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_err[18]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_err_clr_d(18),
      I1 => \^genr_control_regs[2]\(18),
      O => \GEN_HAS_IRQ.intr_err[18]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_err[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => intr_err(19),
      I1 => intr_err_set_d(19),
      I2 => \genr_status_regs[2]\(19),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_err[19]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_err[19]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_err_clr_d(19),
      I1 => \^genr_control_regs[2]\(19),
      O => \GEN_HAS_IRQ.intr_err[19]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_err[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(1),
      I1 => \genr_status_regs[2]\(1),
      I2 => vid_aclk_en,
      I3 => intr_err(1),
      O => \GEN_HAS_IRQ.intr_err[1]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => intr_err(20),
      I1 => intr_err_set_d(20),
      I2 => \genr_status_regs[2]\(20),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_err[20]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_err[20]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_err_clr_d(20),
      I1 => \^genr_control_regs[2]\(20),
      O => \GEN_HAS_IRQ.intr_err[20]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_err[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => intr_err(21),
      I1 => intr_err_set_d(21),
      I2 => \genr_status_regs[2]\(21),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_err[21]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_err[21]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_err_clr_d(21),
      I1 => \^genr_control_regs[2]\(21),
      O => \GEN_HAS_IRQ.intr_err[21]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_err[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(22),
      I1 => \genr_status_regs[2]\(22),
      I2 => vid_aclk_en,
      I3 => intr_err(22),
      O => \GEN_HAS_IRQ.intr_err[22]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(23),
      I1 => \genr_status_regs[2]\(23),
      I2 => vid_aclk_en,
      I3 => intr_err(23),
      O => \GEN_HAS_IRQ.intr_err[23]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(24),
      I1 => \genr_status_regs[2]\(24),
      I2 => vid_aclk_en,
      I3 => intr_err(24),
      O => \GEN_HAS_IRQ.intr_err[24]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(25),
      I1 => \genr_status_regs[2]\(25),
      I2 => vid_aclk_en,
      I3 => intr_err(25),
      O => \GEN_HAS_IRQ.intr_err[25]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(26),
      I1 => \genr_status_regs[2]\(26),
      I2 => vid_aclk_en,
      I3 => intr_err(26),
      O => \GEN_HAS_IRQ.intr_err[26]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(27),
      I1 => \genr_status_regs[2]\(27),
      I2 => vid_aclk_en,
      I3 => intr_err(27),
      O => \GEN_HAS_IRQ.intr_err[27]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(28),
      I1 => \genr_status_regs[2]\(28),
      I2 => vid_aclk_en,
      I3 => intr_err(28),
      O => \GEN_HAS_IRQ.intr_err[28]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(29),
      I1 => \genr_status_regs[2]\(29),
      I2 => vid_aclk_en,
      I3 => intr_err(29),
      O => \GEN_HAS_IRQ.intr_err[29]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(2),
      I1 => \genr_status_regs[2]\(2),
      I2 => vid_aclk_en,
      I3 => intr_err(2),
      O => \GEN_HAS_IRQ.intr_err[2]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(30),
      I1 => \genr_status_regs[2]\(30),
      I2 => vid_aclk_en,
      I3 => intr_err(30),
      O => \GEN_HAS_IRQ.intr_err[30]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(31),
      I1 => \genr_status_regs[2]\(31),
      I2 => vid_aclk_en,
      I3 => intr_err(31),
      O => \GEN_HAS_IRQ.intr_err[31]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(3),
      I1 => \genr_status_regs[2]\(3),
      I2 => vid_aclk_en,
      I3 => intr_err(3),
      O => \GEN_HAS_IRQ.intr_err[3]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(4),
      I1 => \genr_status_regs[2]\(4),
      I2 => vid_aclk_en,
      I3 => intr_err(4),
      O => \GEN_HAS_IRQ.intr_err[4]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(5),
      I1 => \genr_status_regs[2]\(5),
      I2 => vid_aclk_en,
      I3 => intr_err(5),
      O => \GEN_HAS_IRQ.intr_err[5]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(6),
      I1 => \genr_status_regs[2]\(6),
      I2 => vid_aclk_en,
      I3 => intr_err(6),
      O => \GEN_HAS_IRQ.intr_err[6]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(7),
      I1 => \genr_status_regs[2]\(7),
      I2 => vid_aclk_en,
      I3 => intr_err(7),
      O => \GEN_HAS_IRQ.intr_err[7]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(8),
      I1 => \genr_status_regs[2]\(8),
      I2 => vid_aclk_en,
      I3 => intr_err(8),
      O => \GEN_HAS_IRQ.intr_err[8]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_err_set_d(9),
      I1 => \genr_status_regs[2]\(9),
      I2 => vid_aclk_en,
      I3 => intr_err(9),
      O => \GEN_HAS_IRQ.intr_err[9]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(16),
      Q => intr_err_clr_d(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(17),
      Q => intr_err_clr_d(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(18),
      Q => intr_err_clr_d(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(19),
      Q => intr_err_clr_d(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(20),
      Q => intr_err_clr_d(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_clr_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[2]\(21),
      Q => intr_err_clr_d(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[0]_i_1_n_0\,
      Q => intr_err(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[10]_i_1_n_0\,
      Q => intr_err(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[11]_i_1_n_0\,
      Q => intr_err(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[12]_i_1_n_0\,
      Q => intr_err(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[13]_i_1_n_0\,
      Q => intr_err(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[14]_i_1_n_0\,
      Q => intr_err(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[15]_i_1_n_0\,
      Q => intr_err(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[16]_i_1_n_0\,
      Q => intr_err(16),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[17]_i_1_n_0\,
      Q => intr_err(17),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[18]_i_1_n_0\,
      Q => intr_err(18),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[19]_i_1_n_0\,
      Q => intr_err(19),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[1]_i_1_n_0\,
      Q => intr_err(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[20]_i_1_n_0\,
      Q => intr_err(20),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[21]_i_1_n_0\,
      Q => intr_err(21),
      R => '0'
    );
\GEN_HAS_IRQ.intr_err_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[22]_i_1_n_0\,
      Q => intr_err(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[23]_i_1_n_0\,
      Q => intr_err(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[24]_i_1_n_0\,
      Q => intr_err(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[25]_i_1_n_0\,
      Q => intr_err(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[26]_i_1_n_0\,
      Q => intr_err(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[27]_i_1_n_0\,
      Q => intr_err(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[28]_i_1_n_0\,
      Q => intr_err(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[29]_i_1_n_0\,
      Q => intr_err(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[2]_i_1_n_0\,
      Q => intr_err(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[30]_i_1_n_0\,
      Q => intr_err(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[31]_i_1_n_0\,
      Q => intr_err(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[3]_i_1_n_0\,
      Q => intr_err(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[4]_i_1_n_0\,
      Q => intr_err(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[5]_i_1_n_0\,
      Q => intr_err(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[6]_i_1_n_0\,
      Q => intr_err(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[7]_i_1_n_0\,
      Q => intr_err(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[8]_i_1_n_0\,
      Q => intr_err(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_err[9]_i_1_n_0\,
      Q => intr_err(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(0),
      Q => intr_err_set_d(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(10),
      Q => intr_err_set_d(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(11),
      Q => intr_err_set_d(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(12),
      Q => intr_err_set_d(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(13),
      Q => intr_err_set_d(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(14),
      Q => intr_err_set_d(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(15),
      Q => intr_err_set_d(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(16),
      Q => intr_err_set_d(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(17),
      Q => intr_err_set_d(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(18),
      Q => intr_err_set_d(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(19),
      Q => intr_err_set_d(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(1),
      Q => intr_err_set_d(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(20),
      Q => intr_err_set_d(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(21),
      Q => intr_err_set_d(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(22),
      Q => intr_err_set_d(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(23),
      Q => intr_err_set_d(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(24),
      Q => intr_err_set_d(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(25),
      Q => intr_err_set_d(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(26),
      Q => intr_err_set_d(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(27),
      Q => intr_err_set_d(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(28),
      Q => intr_err_set_d(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(29),
      Q => intr_err_set_d(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(2),
      Q => intr_err_set_d(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(30),
      Q => intr_err_set_d(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(31),
      Q => intr_err_set_d(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(3),
      Q => intr_err_set_d(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(4),
      Q => intr_err_set_d(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(5),
      Q => intr_err_set_d(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(6),
      Q => intr_err_set_d(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(7),
      Q => intr_err_set_d(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(8),
      Q => intr_err_set_d(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_err_set_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[2]\(9),
      Q => intr_err_set_d(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(0),
      I1 => \genr_status_regs[1]\(0),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(0),
      O => \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(10),
      I1 => intr_stat_set_d(10),
      I2 => \genr_status_regs[1]\(10),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[10]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(10),
      I1 => \^genr_control_regs[1]\(10),
      O => \GEN_HAS_IRQ.intr_stat[10]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(11),
      I1 => intr_stat_set_d(11),
      I2 => \genr_status_regs[1]\(11),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[11]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(11),
      I1 => \^genr_control_regs[1]\(11),
      O => \GEN_HAS_IRQ.intr_stat[11]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(12),
      I1 => intr_stat_set_d(12),
      I2 => \genr_status_regs[1]\(12),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[12]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(12),
      I1 => \^genr_control_regs[1]\(12),
      O => \GEN_HAS_IRQ.intr_stat[12]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(13),
      I1 => intr_stat_set_d(13),
      I2 => \genr_status_regs[1]\(13),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[13]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(13),
      I1 => \^genr_control_regs[1]\(13),
      O => \GEN_HAS_IRQ.intr_stat[13]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(14),
      I1 => \genr_status_regs[1]\(14),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(14),
      O => \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(15),
      I1 => \genr_status_regs[1]\(15),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(15),
      O => \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(16),
      I1 => intr_stat_set_d(16),
      I2 => \genr_status_regs[1]\(16),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[16]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(16),
      I1 => \^genr_control_regs[1]\(16),
      O => \GEN_HAS_IRQ.intr_stat[16]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(17),
      I1 => intr_stat_set_d(17),
      I2 => \genr_status_regs[1]\(17),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[17]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(17),
      I1 => \^genr_control_regs[1]\(17),
      O => \GEN_HAS_IRQ.intr_stat[17]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(18),
      I1 => intr_stat_set_d(18),
      I2 => \genr_status_regs[1]\(18),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[18]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(18),
      I1 => \^genr_control_regs[1]\(18),
      O => \GEN_HAS_IRQ.intr_stat[18]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(19),
      I1 => intr_stat_set_d(19),
      I2 => \genr_status_regs[1]\(19),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[19]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(19),
      I1 => \^genr_control_regs[1]\(19),
      O => \GEN_HAS_IRQ.intr_stat[19]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(1),
      I1 => \genr_status_regs[1]\(1),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(1),
      O => \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(20),
      I1 => intr_stat_set_d(20),
      I2 => \genr_status_regs[1]\(20),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[20]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(20),
      I1 => \^genr_control_regs[1]\(20),
      O => \GEN_HAS_IRQ.intr_stat[20]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(21),
      I1 => intr_stat_set_d(21),
      I2 => \genr_status_regs[1]\(21),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[21]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(21),
      I1 => \^genr_control_regs[1]\(21),
      O => \GEN_HAS_IRQ.intr_stat[21]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(22),
      I1 => intr_stat_set_d(22),
      I2 => \genr_status_regs[1]\(22),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[22]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(22),
      I1 => \^genr_control_regs[1]\(22),
      O => \GEN_HAS_IRQ.intr_stat[22]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(23),
      I1 => intr_stat_set_d(23),
      I2 => \genr_status_regs[1]\(23),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[23]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(23),
      I1 => \^genr_control_regs[1]\(23),
      O => \GEN_HAS_IRQ.intr_stat[23]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(24),
      I1 => intr_stat_set_d(24),
      I2 => \genr_status_regs[1]\(24),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[24]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(24),
      I1 => \^genr_control_regs[1]\(24),
      O => \GEN_HAS_IRQ.intr_stat[24]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(25),
      I1 => intr_stat_set_d(25),
      I2 => \genr_status_regs[1]\(25),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[25]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(25),
      I1 => \^genr_control_regs[1]\(25),
      O => \GEN_HAS_IRQ.intr_stat[25]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(26),
      I1 => intr_stat_set_d(26),
      I2 => \genr_status_regs[1]\(26),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[26]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(26),
      I1 => \^genr_control_regs[1]\(26),
      O => \GEN_HAS_IRQ.intr_stat[26]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(27),
      I1 => intr_stat_set_d(27),
      I2 => \genr_status_regs[1]\(27),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[27]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(27),
      I1 => \^genr_control_regs[1]\(27),
      O => \GEN_HAS_IRQ.intr_stat[27]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(28),
      I1 => intr_stat_set_d(28),
      I2 => \genr_status_regs[1]\(28),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[28]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(28),
      I1 => \^genr_control_regs[1]\(28),
      O => \GEN_HAS_IRQ.intr_stat[28]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(29),
      I1 => intr_stat_set_d(29),
      I2 => \genr_status_regs[1]\(29),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[29]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(29),
      I1 => \^genr_control_regs[1]\(29),
      O => \GEN_HAS_IRQ.intr_stat[29]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(2),
      I1 => \genr_status_regs[1]\(2),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(2),
      O => \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(30),
      I1 => intr_stat_set_d(30),
      I2 => \genr_status_regs[1]\(30),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[30]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(30),
      I1 => \^genr_control_regs[1]\(30),
      O => \GEN_HAS_IRQ.intr_stat[30]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \GEN_HAS_IRQ.intr_stat_reg_n_0_[31]\,
      I1 => intr_stat_set_d(31),
      I2 => \genr_status_regs[1]\(31),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[31]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[31]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(31),
      I1 => \^genr_control_regs[1]\(31),
      O => \GEN_HAS_IRQ.intr_stat[31]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(3),
      I1 => \genr_status_regs[1]\(3),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(3),
      O => \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(4),
      I1 => \genr_status_regs[1]\(4),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(4),
      O => \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(5),
      I1 => \genr_status_regs[1]\(5),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(5),
      O => \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(6),
      I1 => \genr_status_regs[1]\(6),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(6),
      O => \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => intr_stat_set_d(7),
      I1 => \genr_status_regs[1]\(7),
      I2 => vid_aclk_en,
      I3 => \genr_status_regs_int_reg[1]\(7),
      O => \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(8),
      I1 => intr_stat_set_d(8),
      I2 => \genr_status_regs[1]\(8),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[8]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(8),
      I1 => \^genr_control_regs[1]\(8),
      O => \GEN_HAS_IRQ.intr_stat[8]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00AA000000AA00"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(9),
      I1 => intr_stat_set_d(9),
      I2 => \genr_status_regs[1]\(9),
      I3 => \^resetn_out\,
      I4 => vid_aclk_en,
      I5 => \GEN_HAS_IRQ.intr_stat[9]_i_2_n_0\,
      O => \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => intr_stat_clr_d(9),
      I1 => \^genr_control_regs[1]\(9),
      O => \GEN_HAS_IRQ.intr_stat[9]_i_2_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(10),
      Q => intr_stat_clr_d(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(11),
      Q => intr_stat_clr_d(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(12),
      Q => intr_stat_clr_d(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(13),
      Q => intr_stat_clr_d(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(16),
      Q => intr_stat_clr_d(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(17),
      Q => intr_stat_clr_d(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(18),
      Q => intr_stat_clr_d(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(19),
      Q => intr_stat_clr_d(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(20),
      Q => intr_stat_clr_d(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(21),
      Q => intr_stat_clr_d(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(22),
      Q => intr_stat_clr_d(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(23),
      Q => intr_stat_clr_d(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(24),
      Q => intr_stat_clr_d(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(25),
      Q => intr_stat_clr_d(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(26),
      Q => intr_stat_clr_d(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(27),
      Q => intr_stat_clr_d(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(28),
      Q => intr_stat_clr_d(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(29),
      Q => intr_stat_clr_d(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(30),
      Q => intr_stat_clr_d(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(31),
      Q => intr_stat_clr_d(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(8),
      Q => intr_stat_clr_d(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_clr_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \^genr_control_regs[1]\(9),
      Q => intr_stat_clr_d(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(10),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(11),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(12),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(13),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(16),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(17),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(18),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(19),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(20),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(21),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(22),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(23),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(24),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(25),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(26),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(27),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(28),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(29),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(30),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[31]_i_1_n_0\,
      Q => \GEN_HAS_IRQ.intr_stat_reg_n_0_[31]\,
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(8),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => '1',
      D => \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0\,
      Q => \genr_status_regs_int_reg[1]\(9),
      R => '0'
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(0),
      Q => intr_stat_set_d(0),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(10),
      Q => intr_stat_set_d(10),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(11),
      Q => intr_stat_set_d(11),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(12),
      Q => intr_stat_set_d(12),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(13),
      Q => intr_stat_set_d(13),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(14),
      Q => intr_stat_set_d(14),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(15),
      Q => intr_stat_set_d(15),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(16),
      Q => intr_stat_set_d(16),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(17),
      Q => intr_stat_set_d(17),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(18),
      Q => intr_stat_set_d(18),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(19),
      Q => intr_stat_set_d(19),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(1),
      Q => intr_stat_set_d(1),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(20),
      Q => intr_stat_set_d(20),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(21),
      Q => intr_stat_set_d(21),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(22),
      Q => intr_stat_set_d(22),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(23),
      Q => intr_stat_set_d(23),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(24),
      Q => intr_stat_set_d(24),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(25),
      Q => intr_stat_set_d(25),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(26),
      Q => intr_stat_set_d(26),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(27),
      Q => intr_stat_set_d(27),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(28),
      Q => intr_stat_set_d(28),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(29),
      Q => intr_stat_set_d(29),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(2),
      Q => intr_stat_set_d(2),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(30),
      Q => intr_stat_set_d(30),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(31),
      Q => intr_stat_set_d(31),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(3),
      Q => intr_stat_set_d(3),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(4),
      Q => intr_stat_set_d(4),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(5),
      Q => intr_stat_set_d(5),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(6),
      Q => intr_stat_set_d(6),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(7),
      Q => intr_stat_set_d(7),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(8),
      Q => intr_stat_set_d(8),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.intr_stat_set_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \genr_status_regs[1]\(9),
      Q => intr_stat_set_d(9),
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.irq_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^resetn_out\,
      O => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
\GEN_HAS_IRQ.irq_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(22),
      I1 => \^genr_control_regs[3]\(22),
      I2 => \genr_status_regs_int_reg[1]\(21),
      I3 => \^genr_control_regs[3]\(21),
      I4 => \^genr_control_regs[3]\(20),
      I5 => \genr_status_regs_int_reg[1]\(20),
      O => \GEN_HAS_IRQ.irq_i_10_n_0\
    );
\GEN_HAS_IRQ.irq_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_HAS_IRQ.irq_i_3_n_0\,
      I1 => \GEN_HAS_IRQ.irq_i_4_n_0\,
      I2 => \GEN_HAS_IRQ.irq_i_5_n_0\,
      I3 => \GEN_HAS_IRQ.irq_i_6_n_0\,
      O => \GEN_HAS_IRQ.irq_i_2_n_0\
    );
\GEN_HAS_IRQ.irq_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(11),
      I1 => \^genr_control_regs[3]\(11),
      I2 => \genr_status_regs_int_reg[1]\(10),
      I3 => \^genr_control_regs[3]\(10),
      I4 => \^genr_control_regs[3]\(9),
      I5 => \genr_status_regs_int_reg[1]\(9),
      O => \GEN_HAS_IRQ.irq_i_3_n_0\
    );
\GEN_HAS_IRQ.irq_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(16),
      I1 => \^genr_control_regs[3]\(16),
      I2 => \genr_status_regs_int_reg[1]\(13),
      I3 => \^genr_control_regs[3]\(13),
      I4 => \^genr_control_regs[3]\(12),
      I5 => \genr_status_regs_int_reg[1]\(12),
      O => \GEN_HAS_IRQ.irq_i_4_n_0\
    );
\GEN_HAS_IRQ.irq_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(19),
      I1 => \^genr_control_regs[3]\(19),
      I2 => \genr_status_regs_int_reg[1]\(18),
      I3 => \^genr_control_regs[3]\(18),
      I4 => \^genr_control_regs[3]\(17),
      I5 => \genr_status_regs_int_reg[1]\(17),
      O => \GEN_HAS_IRQ.irq_i_5_n_0\
    );
\GEN_HAS_IRQ.irq_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(8),
      I1 => \^genr_control_regs[3]\(8),
      I2 => \GEN_HAS_IRQ.irq_i_7_n_0\,
      I3 => \GEN_HAS_IRQ.irq_i_8_n_0\,
      I4 => \GEN_HAS_IRQ.irq_i_9_n_0\,
      I5 => \GEN_HAS_IRQ.irq_i_10_n_0\,
      O => \GEN_HAS_IRQ.irq_i_6_n_0\
    );
\GEN_HAS_IRQ.irq_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(28),
      I1 => \^genr_control_regs[3]\(28),
      I2 => \genr_status_regs_int_reg[1]\(27),
      I3 => \^genr_control_regs[3]\(27),
      I4 => \^genr_control_regs[3]\(26),
      I5 => \genr_status_regs_int_reg[1]\(26),
      O => \GEN_HAS_IRQ.irq_i_7_n_0\
    );
\GEN_HAS_IRQ.irq_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_HAS_IRQ.intr_stat_reg_n_0_[31]\,
      I1 => \^genr_control_regs[3]\(31),
      I2 => \genr_status_regs_int_reg[1]\(30),
      I3 => \^genr_control_regs[3]\(30),
      I4 => \^genr_control_regs[3]\(29),
      I5 => \genr_status_regs_int_reg[1]\(29),
      O => \GEN_HAS_IRQ.irq_i_8_n_0\
    );
\GEN_HAS_IRQ.irq_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \genr_status_regs_int_reg[1]\(25),
      I1 => \^genr_control_regs[3]\(25),
      I2 => \genr_status_regs_int_reg[1]\(24),
      I3 => \^genr_control_regs[3]\(24),
      I4 => \^genr_control_regs[3]\(23),
      I5 => \genr_status_regs_int_reg[1]\(23),
      O => \GEN_HAS_IRQ.irq_i_9_n_0\
    );
\GEN_HAS_IRQ.irq_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vid_aclk,
      CE => vid_aclk_en,
      D => \GEN_HAS_IRQ.irq_i_2_n_0\,
      Q => irq,
      R => \GEN_HAS_IRQ.irq_i_1_n_0\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ipif_rnw_out_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ack_int,
      O => ipif_rnw_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0_v_tc is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aclken : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    clk : in STD_LOGIC;
    clken : in STD_LOGIC;
    resetn : in STD_LOGIC;
    det_clken : in STD_LOGIC;
    gen_clken : in STD_LOGIC;
    intc_if : out STD_LOGIC_VECTOR ( 31 downto 0 );
    hsync_in : in STD_LOGIC;
    hblank_in : in STD_LOGIC;
    vsync_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    field_id_in : in STD_LOGIC;
    active_video_in : in STD_LOGIC;
    active_chroma_in : in STD_LOGIC;
    fsync_in : in STD_LOGIC;
    fsync_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    hsync_out : out STD_LOGIC;
    hblank_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    vblank_out : out STD_LOGIC;
    field_id_out : out STD_LOGIC;
    active_video_out : out STD_LOGIC;
    active_chroma_out : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute C_CONTROL : integer;
  attribute C_CONTROL of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_DETECT_EN : integer;
  attribute C_DETECT_EN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_DET_ACHROMA_EN : integer;
  attribute C_DET_ACHROMA_EN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_DET_AVIDEO_EN : integer;
  attribute C_DET_AVIDEO_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_DET_FIELDID_EN : integer;
  attribute C_DET_FIELDID_EN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_DET_HBLANK_EN : integer;
  attribute C_DET_HBLANK_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_DET_HSYNC_EN : integer;
  attribute C_DET_HSYNC_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_DET_VBLANK_EN : integer;
  attribute C_DET_VBLANK_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_DET_VSYNC_EN : integer;
  attribute C_DET_VSYNC_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of linux_bd_v_tc_0_0_v_tc : entity is "virtex5";
  attribute C_FSYNC_HSTART0 : integer;
  attribute C_FSYNC_HSTART0 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART1 : integer;
  attribute C_FSYNC_HSTART1 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART10 : integer;
  attribute C_FSYNC_HSTART10 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART11 : integer;
  attribute C_FSYNC_HSTART11 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART12 : integer;
  attribute C_FSYNC_HSTART12 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART13 : integer;
  attribute C_FSYNC_HSTART13 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART14 : integer;
  attribute C_FSYNC_HSTART14 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART15 : integer;
  attribute C_FSYNC_HSTART15 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART2 : integer;
  attribute C_FSYNC_HSTART2 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART3 : integer;
  attribute C_FSYNC_HSTART3 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART4 : integer;
  attribute C_FSYNC_HSTART4 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART5 : integer;
  attribute C_FSYNC_HSTART5 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART6 : integer;
  attribute C_FSYNC_HSTART6 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART7 : integer;
  attribute C_FSYNC_HSTART7 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART8 : integer;
  attribute C_FSYNC_HSTART8 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_HSTART9 : integer;
  attribute C_FSYNC_HSTART9 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART0 : integer;
  attribute C_FSYNC_VSTART0 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART1 : integer;
  attribute C_FSYNC_VSTART1 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART10 : integer;
  attribute C_FSYNC_VSTART10 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART11 : integer;
  attribute C_FSYNC_VSTART11 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART12 : integer;
  attribute C_FSYNC_VSTART12 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART13 : integer;
  attribute C_FSYNC_VSTART13 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART14 : integer;
  attribute C_FSYNC_VSTART14 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART15 : integer;
  attribute C_FSYNC_VSTART15 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART2 : integer;
  attribute C_FSYNC_VSTART2 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART3 : integer;
  attribute C_FSYNC_VSTART3 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART4 : integer;
  attribute C_FSYNC_VSTART4 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART5 : integer;
  attribute C_FSYNC_VSTART5 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART6 : integer;
  attribute C_FSYNC_VSTART6 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART7 : integer;
  attribute C_FSYNC_VSTART7 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART8 : integer;
  attribute C_FSYNC_VSTART8 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_FSYNC_VSTART9 : integer;
  attribute C_FSYNC_VSTART9 of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_GENERATE_EN : integer;
  attribute C_GENERATE_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_ACHROMA_EN : integer;
  attribute C_GEN_ACHROMA_EN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_GEN_ACHROMA_POLARITY : integer;
  attribute C_GEN_ACHROMA_POLARITY of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_AUTO_SWITCH : integer;
  attribute C_GEN_AUTO_SWITCH of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_GEN_AVIDEO_EN : integer;
  attribute C_GEN_AVIDEO_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_AVIDEO_POLARITY : integer;
  attribute C_GEN_AVIDEO_POLARITY of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_CPARITY : integer;
  attribute C_GEN_CPARITY of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_GEN_F0_VBLANK_HEND : integer;
  attribute C_GEN_F0_VBLANK_HEND of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F0_VBLANK_HSTART : integer;
  attribute C_GEN_F0_VBLANK_HSTART of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F0_VFRAME_SIZE : integer;
  attribute C_GEN_F0_VFRAME_SIZE of linux_bd_v_tc_0_0_v_tc : entity is 750;
  attribute C_GEN_F0_VSYNC_HEND : integer;
  attribute C_GEN_F0_VSYNC_HEND of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F0_VSYNC_HSTART : integer;
  attribute C_GEN_F0_VSYNC_HSTART of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F0_VSYNC_VEND : integer;
  attribute C_GEN_F0_VSYNC_VEND of linux_bd_v_tc_0_0_v_tc : entity is 729;
  attribute C_GEN_F0_VSYNC_VSTART : integer;
  attribute C_GEN_F0_VSYNC_VSTART of linux_bd_v_tc_0_0_v_tc : entity is 724;
  attribute C_GEN_F1_VBLANK_HEND : integer;
  attribute C_GEN_F1_VBLANK_HEND of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F1_VBLANK_HSTART : integer;
  attribute C_GEN_F1_VBLANK_HSTART of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F1_VFRAME_SIZE : integer;
  attribute C_GEN_F1_VFRAME_SIZE of linux_bd_v_tc_0_0_v_tc : entity is 750;
  attribute C_GEN_F1_VSYNC_HEND : integer;
  attribute C_GEN_F1_VSYNC_HEND of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F1_VSYNC_HSTART : integer;
  attribute C_GEN_F1_VSYNC_HSTART of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_F1_VSYNC_VEND : integer;
  attribute C_GEN_F1_VSYNC_VEND of linux_bd_v_tc_0_0_v_tc : entity is 729;
  attribute C_GEN_F1_VSYNC_VSTART : integer;
  attribute C_GEN_F1_VSYNC_VSTART of linux_bd_v_tc_0_0_v_tc : entity is 724;
  attribute C_GEN_FIELDID_EN : integer;
  attribute C_GEN_FIELDID_EN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_GEN_FIELDID_POLARITY : integer;
  attribute C_GEN_FIELDID_POLARITY of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_HACTIVE_SIZE : integer;
  attribute C_GEN_HACTIVE_SIZE of linux_bd_v_tc_0_0_v_tc : entity is 1280;
  attribute C_GEN_HBLANK_EN : integer;
  attribute C_GEN_HBLANK_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_HBLANK_POLARITY : integer;
  attribute C_GEN_HBLANK_POLARITY of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_HFRAME_SIZE : integer;
  attribute C_GEN_HFRAME_SIZE of linux_bd_v_tc_0_0_v_tc : entity is 1650;
  attribute C_GEN_HSYNC_EN : integer;
  attribute C_GEN_HSYNC_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_HSYNC_END : integer;
  attribute C_GEN_HSYNC_END of linux_bd_v_tc_0_0_v_tc : entity is 1430;
  attribute C_GEN_HSYNC_POLARITY : integer;
  attribute C_GEN_HSYNC_POLARITY of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_HSYNC_START : integer;
  attribute C_GEN_HSYNC_START of linux_bd_v_tc_0_0_v_tc : entity is 1390;
  attribute C_GEN_INTERLACED : integer;
  attribute C_GEN_INTERLACED of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_GEN_VACTIVE_SIZE : integer;
  attribute C_GEN_VACTIVE_SIZE of linux_bd_v_tc_0_0_v_tc : entity is 720;
  attribute C_GEN_VBLANK_EN : integer;
  attribute C_GEN_VBLANK_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_VBLANK_POLARITY : integer;
  attribute C_GEN_VBLANK_POLARITY of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_VIDEO_FORMAT : integer;
  attribute C_GEN_VIDEO_FORMAT of linux_bd_v_tc_0_0_v_tc : entity is 2;
  attribute C_GEN_VSYNC_EN : integer;
  attribute C_GEN_VSYNC_EN of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_GEN_VSYNC_POLARITY : integer;
  attribute C_GEN_VSYNC_POLARITY of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_HAS_INTC_IF : integer;
  attribute C_HAS_INTC_IF of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_INTERLACE_EN : integer;
  attribute C_INTERLACE_EN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_IRQEN : integer;
  attribute C_IRQEN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_LINE_DELAY : integer;
  attribute C_LINE_DELAY of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_MAX_LINES : integer;
  attribute C_MAX_LINES of linux_bd_v_tc_0_0_v_tc : entity is 4096;
  attribute C_MAX_PIXELS : integer;
  attribute C_MAX_PIXELS of linux_bd_v_tc_0_0_v_tc : entity is 4096;
  attribute C_NUM_FSYNCS : integer;
  attribute C_NUM_FSYNCS of linux_bd_v_tc_0_0_v_tc : entity is 1;
  attribute C_PIXEL_DELAY : integer;
  attribute C_PIXEL_DELAY of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_SYNC_EN : integer;
  attribute C_SYNC_EN of linux_bd_v_tc_0_0_v_tc : entity is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of linux_bd_v_tc_0_0_v_tc : entity is 9;
  attribute C_S_AXI_CLK_FREQ_HZ : integer;
  attribute C_S_AXI_CLK_FREQ_HZ of linux_bd_v_tc_0_0_v_tc : entity is 100000000;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of linux_bd_v_tc_0_0_v_tc : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of linux_bd_v_tc_0_0_v_tc : entity is "v_tc";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of linux_bd_v_tc_0_0_v_tc : entity is "yes";
end linux_bd_v_tc_0_0_v_tc;

architecture STRUCTURE of linux_bd_v_tc_0_0_v_tc is
  signal \<const0>\ : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1022 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1023 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1024 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1025 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1054 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1055 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1056 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1057 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1086 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1087 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1088 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1089 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1118 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1119 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1120 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1121 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1150 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1151 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1152 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1153 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1662 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1663 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1664 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_1665 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_734 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_735 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_736 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_737 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_806 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_808 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_809 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_810 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_811 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_894 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_895 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_896 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_897 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_926 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_927 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_928 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_929 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_958 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_959 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_960 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_961 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_990 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_991 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_992 : STD_LOGIC;
  signal U_VIDEO_CTRL_n_993 : STD_LOGIC;
  signal \core_control_regs[0]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \core_control_regs[16]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal core_d : STD_LOGIC;
  signal gen_v0chroma_start : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_v0chroma_start[0]_i_1_n_0\ : STD_LOGIC;
  signal \genr_control_regs[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^intc_if\ : STD_LOGIC_VECTOR ( 16 downto 9 );
  signal reg_update : STD_LOGIC;
  signal \time_control_regs[16]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[18]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \time_control_regs[19]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \time_control_regs[20]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \time_control_regs[21]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[22]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[23]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[24]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[25]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[26]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[27]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \time_control_regs[28]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal vresetn : STD_LOGIC;
  signal NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED : STD_LOGIC;
  signal \NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[13]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[14]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[15]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[16]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[10]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[11]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[12]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[13]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[14]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[15]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[16]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[17]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[18]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[19]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[20]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[21]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[22]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[23]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[24]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[25]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[26]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[27]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[28]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[2]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[3]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[4]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[5]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[6]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[7]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[8]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_U_VIDEO_CTRL_time_control_regs[9]_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_COREGEN_PATCH : integer;
  attribute C_COREGEN_PATCH of U_VIDEO_CTRL : label is 0;
  attribute C_CORE_AXI_WRITE : string;
  attribute C_CORE_AXI_WRITE of U_VIDEO_CTRL : label is "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111";
  attribute C_CORE_DBUFFER : string;
  attribute C_CORE_DBUFFER of U_VIDEO_CTRL : label is "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100000000000000000000000000000000";
  attribute C_CORE_DEFAULT : string;
  attribute C_CORE_DEFAULT of U_VIDEO_CTRL : label is "544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_NUM_REGS : integer;
  attribute C_CORE_NUM_REGS of U_VIDEO_CTRL : label is 17;
  attribute C_FAMILY of U_VIDEO_CTRL : label is "virtex5";
  attribute C_GENR_AXI_WRITE : string;
  attribute C_GENR_AXI_WRITE of U_VIDEO_CTRL : label is "160'b1100011111111111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000";
  attribute C_GENR_DBUFFER : string;
  attribute C_GENR_DBUFFER of U_VIDEO_CTRL : label is "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DEFAULT : string;
  attribute C_GENR_DEFAULT of U_VIDEO_CTRL : label is "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_NUM_REGS : integer;
  attribute C_GENR_NUM_REGS of U_VIDEO_CTRL : label is 5;
  attribute C_GENR_SELFCLR : string;
  attribute C_GENR_SELFCLR of U_VIDEO_CTRL : label is "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_HAS_AXI4_LITE of U_VIDEO_CTRL : label is 1;
  attribute C_HAS_IRQ : integer;
  attribute C_HAS_IRQ of U_VIDEO_CTRL : label is 1;
  attribute C_IS_EVAL : string;
  attribute C_IS_EVAL of U_VIDEO_CTRL : label is "FALSE";
  attribute C_REVISION_NUMBER : integer;
  attribute C_REVISION_NUMBER of U_VIDEO_CTRL : label is 11;
  attribute C_SRESET_LENGTH : integer;
  attribute C_SRESET_LENGTH of U_VIDEO_CTRL : label is 2;
  attribute C_S_AXI_ADDR_WIDTH of U_VIDEO_CTRL : label is 9;
  attribute C_S_AXI_DATA_WIDTH of U_VIDEO_CTRL : label is 32;
  attribute C_TIMEOUT_HOURS : integer;
  attribute C_TIMEOUT_HOURS of U_VIDEO_CTRL : label is 8;
  attribute C_TIMEOUT_MINS : integer;
  attribute C_TIMEOUT_MINS of U_VIDEO_CTRL : label is 0;
  attribute C_TIME_AXI_WRITE : string;
  attribute C_TIME_AXI_WRITE of U_VIDEO_CTRL : label is "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111";
  attribute C_TIME_DBUFFER : string;
  attribute C_TIME_DBUFFER of U_VIDEO_CTRL : label is "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111";
  attribute C_TIME_DEFAULT : string;
  attribute C_TIME_DEFAULT of U_VIDEO_CTRL : label is "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110100000000010100000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000000110011100100000001011101110000000101110111000000101100101100000010101101110000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000";
  attribute C_TIME_NUM_REGS : integer;
  attribute C_TIME_NUM_REGS of U_VIDEO_CTRL : label is 29;
  attribute C_VERSION_MAJOR : integer;
  attribute C_VERSION_MAJOR of U_VIDEO_CTRL : label is 6;
  attribute C_VERSION_MINOR : integer;
  attribute C_VERSION_MINOR of U_VIDEO_CTRL : label is 1;
  attribute C_VERSION_REVISION : integer;
  attribute C_VERSION_REVISION of U_VIDEO_CTRL : label is 0;
  attribute downgradeipidentifiedwarnings of U_VIDEO_CTRL : label is "yes";
begin
  field_id_out <= \<const0>\;
  intc_if(31) <= \<const0>\;
  intc_if(30) <= \<const0>\;
  intc_if(29) <= \<const0>\;
  intc_if(28) <= \<const0>\;
  intc_if(27) <= \<const0>\;
  intc_if(26) <= \<const0>\;
  intc_if(25) <= \<const0>\;
  intc_if(24) <= \<const0>\;
  intc_if(23) <= \<const0>\;
  intc_if(22) <= \<const0>\;
  intc_if(21) <= \<const0>\;
  intc_if(20) <= \<const0>\;
  intc_if(19) <= \<const0>\;
  intc_if(18) <= \<const0>\;
  intc_if(17) <= \<const0>\;
  intc_if(16) <= \^intc_if\(16);
  intc_if(15) <= \<const0>\;
  intc_if(14) <= \<const0>\;
  intc_if(13 downto 12) <= \^intc_if\(13 downto 12);
  intc_if(11) <= \<const0>\;
  intc_if(10) <= \<const0>\;
  intc_if(9) <= \^intc_if\(9);
  intc_if(8) <= \<const0>\;
  intc_if(7) <= \<const0>\;
  intc_if(6) <= \<const0>\;
  intc_if(5) <= \<const0>\;
  intc_if(4) <= \<const0>\;
  intc_if(3) <= \<const0>\;
  intc_if(2) <= \<const0>\;
  intc_if(1) <= \<const0>\;
  intc_if(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U_TC_TOP: entity work.linux_bd_v_tc_0_0_tc_top
     port map (
      D(11 downto 0) => \time_control_regs[20]\(11 downto 0),
      active_chroma_out => active_chroma_out,
      active_video_out => active_video_out,
      clk => clk,
      clken => clken,
      \core_control_regs[0]\(23 downto 12) => \core_control_regs[0]\(27 downto 16),
      \core_control_regs[0]\(11 downto 0) => \core_control_regs[0]\(11 downto 0),
      core_d => core_d,
      fsync_in => fsync_in,
      fsync_out(0) => fsync_out(0),
      gen_clken => gen_clken,
      \genr_control_regs[0]\(3) => \genr_control_regs[0]\(5),
      \genr_control_regs[0]\(2 downto 1) => \genr_control_regs[0]\(3 downto 2),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      hblank_out => hblank_out,
      hsync_out => hsync_out,
      intc_if(3) => \^intc_if\(16),
      intc_if(2 downto 1) => \^intc_if\(13 downto 12),
      intc_if(0) => \^intc_if\(9),
      reg_update => reg_update,
      \time_control_regs[16]\(23 downto 12) => \time_control_regs[16]\(27 downto 16),
      \time_control_regs[16]\(11 downto 0) => \time_control_regs[16]\(11 downto 0),
      \time_control_regs[19]\(5 downto 0) => \time_control_regs[19]\(5 downto 0),
      \time_control_regs[21]\(11 downto 0) => \time_control_regs[21]\(11 downto 0),
      \time_control_regs[22]\(23 downto 12) => \time_control_regs[22]\(27 downto 16),
      \time_control_regs[22]\(11 downto 0) => \time_control_regs[22]\(11 downto 0),
      \time_control_regs[23]\(23 downto 12) => \time_control_regs[23]\(27 downto 16),
      \time_control_regs[23]\(11 downto 0) => \time_control_regs[23]\(11 downto 0),
      \time_control_regs[24]\(23 downto 12) => \time_control_regs[24]\(27 downto 16),
      \time_control_regs[24]\(11 downto 0) => \time_control_regs[24]\(11 downto 0),
      \time_control_regs[25]\(23 downto 12) => \time_control_regs[25]\(27 downto 16),
      \time_control_regs[25]\(11 downto 0) => \time_control_regs[25]\(11 downto 0),
      vblank_out => vblank_out,
      vresetn => vresetn,
      vsync_out => vsync_out
    );
U_VIDEO_CTRL: entity work.linux_bd_v_tc_0_0_video_ctrl
     port map (
      aclk => s_axi_aclk,
      aclk_en => s_axi_aclken,
      aresetn => s_axi_aresetn,
      \core_control_regs[0]\(31 downto 28) => \NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED\(31 downto 28),
      \core_control_regs[0]\(27 downto 16) => \core_control_regs[0]\(27 downto 16),
      \core_control_regs[0]\(15) => U_VIDEO_CTRL_n_1150,
      \core_control_regs[0]\(14) => U_VIDEO_CTRL_n_1151,
      \core_control_regs[0]\(13) => U_VIDEO_CTRL_n_1152,
      \core_control_regs[0]\(12) => U_VIDEO_CTRL_n_1153,
      \core_control_regs[0]\(11 downto 0) => \core_control_regs[0]\(11 downto 0),
      \core_control_regs[10]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED\(31 downto 0),
      \core_control_regs[11]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED\(31 downto 0),
      \core_control_regs[12]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED\(31 downto 0),
      \core_control_regs[13]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[13]_UNCONNECTED\(31 downto 0),
      \core_control_regs[14]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[14]_UNCONNECTED\(31 downto 0),
      \core_control_regs[15]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[15]_UNCONNECTED\(31 downto 0),
      \core_control_regs[16]\(31 downto 28) => \NLW_U_VIDEO_CTRL_core_control_regs[16]_UNCONNECTED\(31 downto 28),
      \core_control_regs[16]\(27 downto 16) => \core_control_regs[16]\(27 downto 16),
      \core_control_regs[16]\(15) => U_VIDEO_CTRL_n_1662,
      \core_control_regs[16]\(14) => U_VIDEO_CTRL_n_1663,
      \core_control_regs[16]\(13) => U_VIDEO_CTRL_n_1664,
      \core_control_regs[16]\(12) => U_VIDEO_CTRL_n_1665,
      \core_control_regs[16]\(11 downto 0) => \core_control_regs[16]\(11 downto 0),
      \core_control_regs[1]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED\(31 downto 0),
      \core_control_regs[2]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED\(31 downto 0),
      \core_control_regs[3]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED\(31 downto 0),
      \core_control_regs[4]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED\(31 downto 0),
      \core_control_regs[5]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED\(31 downto 0),
      \core_control_regs[6]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED\(31 downto 0),
      \core_control_regs[7]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED\(31 downto 0),
      \core_control_regs[8]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED\(31 downto 0),
      \core_control_regs[9]\(31 downto 0) => \NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED\(31 downto 0),
      core_d_out => core_d,
      \core_status_regs[0]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[10]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[11]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[12]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[13]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[14]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[15]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[16]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[1]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[2]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[3]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[4]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[5]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[6]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[7]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[8]\(31 downto 0) => B"00000000000000000000000000000000",
      \core_status_regs[9]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_control_regs[0]\(31 downto 0) => \genr_control_regs[0]\(31 downto 0),
      \genr_control_regs[1]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[2]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[3]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED\(31 downto 0),
      \genr_control_regs[4]\(31 downto 0) => \NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED\(31 downto 0),
      \genr_status_regs[0]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[1]\(31 downto 17) => B"000000000000000",
      \genr_status_regs[1]\(16) => \^intc_if\(16),
      \genr_status_regs[1]\(15 downto 14) => B"00",
      \genr_status_regs[1]\(13 downto 12) => \^intc_if\(13 downto 12),
      \genr_status_regs[1]\(11 downto 10) => B"00",
      \genr_status_regs[1]\(9) => \^intc_if\(9),
      \genr_status_regs[1]\(8 downto 0) => B"000000000",
      \genr_status_regs[2]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[3]\(31 downto 0) => B"00000000000000000000000000000000",
      \genr_status_regs[4]\(31 downto 0) => B"00000000000000000000000000000000",
      ipif_addr_out(8 downto 0) => NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED(8 downto 0),
      ipif_cs_out => NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED,
      ipif_data_out(31 downto 0) => NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED(31 downto 0),
      ipif_rnw_out => NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED,
      irq => irq,
      reg_update => reg_update,
      resetn_out => vresetn,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      \time_control_regs[0]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED\(31 downto 0),
      \time_control_regs[10]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[10]_UNCONNECTED\(31 downto 0),
      \time_control_regs[11]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[11]_UNCONNECTED\(31 downto 0),
      \time_control_regs[12]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[12]_UNCONNECTED\(31 downto 0),
      \time_control_regs[13]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[13]_UNCONNECTED\(31 downto 0),
      \time_control_regs[14]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[14]_UNCONNECTED\(31 downto 0),
      \time_control_regs[15]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[15]_UNCONNECTED\(31 downto 0),
      \time_control_regs[16]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[16]_UNCONNECTED\(31 downto 28),
      \time_control_regs[16]\(27 downto 16) => \time_control_regs[16]\(27 downto 16),
      \time_control_regs[16]\(15) => U_VIDEO_CTRL_n_734,
      \time_control_regs[16]\(14) => U_VIDEO_CTRL_n_735,
      \time_control_regs[16]\(13) => U_VIDEO_CTRL_n_736,
      \time_control_regs[16]\(12) => U_VIDEO_CTRL_n_737,
      \time_control_regs[16]\(11 downto 0) => \time_control_regs[16]\(11 downto 0),
      \time_control_regs[17]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[17]_UNCONNECTED\(31 downto 0),
      \time_control_regs[18]\(31 downto 10) => \NLW_U_VIDEO_CTRL_time_control_regs[18]_UNCONNECTED\(31 downto 10),
      \time_control_regs[18]\(9 downto 8) => \time_control_regs[18]\(9 downto 8),
      \time_control_regs[18]\(7) => U_VIDEO_CTRL_n_806,
      \time_control_regs[18]\(6) => \time_control_regs[18]\(6),
      \time_control_regs[18]\(5) => U_VIDEO_CTRL_n_808,
      \time_control_regs[18]\(4) => U_VIDEO_CTRL_n_809,
      \time_control_regs[18]\(3) => U_VIDEO_CTRL_n_810,
      \time_control_regs[18]\(2) => U_VIDEO_CTRL_n_811,
      \time_control_regs[18]\(1 downto 0) => \time_control_regs[18]\(1 downto 0),
      \time_control_regs[19]\(31 downto 7) => \NLW_U_VIDEO_CTRL_time_control_regs[19]_UNCONNECTED\(31 downto 7),
      \time_control_regs[19]\(6 downto 0) => \time_control_regs[19]\(6 downto 0),
      \time_control_regs[1]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED\(31 downto 0),
      \time_control_regs[20]\(31 downto 12) => \NLW_U_VIDEO_CTRL_time_control_regs[20]_UNCONNECTED\(31 downto 12),
      \time_control_regs[20]\(11 downto 0) => \time_control_regs[20]\(11 downto 0),
      \time_control_regs[21]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[21]_UNCONNECTED\(31 downto 28),
      \time_control_regs[21]\(27 downto 16) => \time_control_regs[21]\(27 downto 16),
      \time_control_regs[21]\(15) => U_VIDEO_CTRL_n_894,
      \time_control_regs[21]\(14) => U_VIDEO_CTRL_n_895,
      \time_control_regs[21]\(13) => U_VIDEO_CTRL_n_896,
      \time_control_regs[21]\(12) => U_VIDEO_CTRL_n_897,
      \time_control_regs[21]\(11 downto 0) => \time_control_regs[21]\(11 downto 0),
      \time_control_regs[22]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[22]_UNCONNECTED\(31 downto 28),
      \time_control_regs[22]\(27 downto 16) => \time_control_regs[22]\(27 downto 16),
      \time_control_regs[22]\(15) => U_VIDEO_CTRL_n_926,
      \time_control_regs[22]\(14) => U_VIDEO_CTRL_n_927,
      \time_control_regs[22]\(13) => U_VIDEO_CTRL_n_928,
      \time_control_regs[22]\(12) => U_VIDEO_CTRL_n_929,
      \time_control_regs[22]\(11 downto 0) => \time_control_regs[22]\(11 downto 0),
      \time_control_regs[23]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[23]_UNCONNECTED\(31 downto 28),
      \time_control_regs[23]\(27 downto 16) => \time_control_regs[23]\(27 downto 16),
      \time_control_regs[23]\(15) => U_VIDEO_CTRL_n_958,
      \time_control_regs[23]\(14) => U_VIDEO_CTRL_n_959,
      \time_control_regs[23]\(13) => U_VIDEO_CTRL_n_960,
      \time_control_regs[23]\(12) => U_VIDEO_CTRL_n_961,
      \time_control_regs[23]\(11 downto 0) => \time_control_regs[23]\(11 downto 0),
      \time_control_regs[24]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[24]_UNCONNECTED\(31 downto 28),
      \time_control_regs[24]\(27 downto 16) => \time_control_regs[24]\(27 downto 16),
      \time_control_regs[24]\(15) => U_VIDEO_CTRL_n_990,
      \time_control_regs[24]\(14) => U_VIDEO_CTRL_n_991,
      \time_control_regs[24]\(13) => U_VIDEO_CTRL_n_992,
      \time_control_regs[24]\(12) => U_VIDEO_CTRL_n_993,
      \time_control_regs[24]\(11 downto 0) => \time_control_regs[24]\(11 downto 0),
      \time_control_regs[25]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[25]_UNCONNECTED\(31 downto 28),
      \time_control_regs[25]\(27 downto 16) => \time_control_regs[25]\(27 downto 16),
      \time_control_regs[25]\(15) => U_VIDEO_CTRL_n_1022,
      \time_control_regs[25]\(14) => U_VIDEO_CTRL_n_1023,
      \time_control_regs[25]\(13) => U_VIDEO_CTRL_n_1024,
      \time_control_regs[25]\(12) => U_VIDEO_CTRL_n_1025,
      \time_control_regs[25]\(11 downto 0) => \time_control_regs[25]\(11 downto 0),
      \time_control_regs[26]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[26]_UNCONNECTED\(31 downto 28),
      \time_control_regs[26]\(27 downto 16) => \time_control_regs[26]\(27 downto 16),
      \time_control_regs[26]\(15) => U_VIDEO_CTRL_n_1054,
      \time_control_regs[26]\(14) => U_VIDEO_CTRL_n_1055,
      \time_control_regs[26]\(13) => U_VIDEO_CTRL_n_1056,
      \time_control_regs[26]\(12) => U_VIDEO_CTRL_n_1057,
      \time_control_regs[26]\(11 downto 0) => \time_control_regs[26]\(11 downto 0),
      \time_control_regs[27]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[27]_UNCONNECTED\(31 downto 28),
      \time_control_regs[27]\(27 downto 16) => \time_control_regs[27]\(27 downto 16),
      \time_control_regs[27]\(15) => U_VIDEO_CTRL_n_1086,
      \time_control_regs[27]\(14) => U_VIDEO_CTRL_n_1087,
      \time_control_regs[27]\(13) => U_VIDEO_CTRL_n_1088,
      \time_control_regs[27]\(12) => U_VIDEO_CTRL_n_1089,
      \time_control_regs[27]\(11 downto 0) => \time_control_regs[27]\(11 downto 0),
      \time_control_regs[28]\(31 downto 28) => \NLW_U_VIDEO_CTRL_time_control_regs[28]_UNCONNECTED\(31 downto 28),
      \time_control_regs[28]\(27 downto 16) => \time_control_regs[28]\(27 downto 16),
      \time_control_regs[28]\(15) => U_VIDEO_CTRL_n_1118,
      \time_control_regs[28]\(14) => U_VIDEO_CTRL_n_1119,
      \time_control_regs[28]\(13) => U_VIDEO_CTRL_n_1120,
      \time_control_regs[28]\(12) => U_VIDEO_CTRL_n_1121,
      \time_control_regs[28]\(11 downto 0) => \time_control_regs[28]\(11 downto 0),
      \time_control_regs[2]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[2]_UNCONNECTED\(31 downto 0),
      \time_control_regs[3]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[3]_UNCONNECTED\(31 downto 0),
      \time_control_regs[4]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[4]_UNCONNECTED\(31 downto 0),
      \time_control_regs[5]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[5]_UNCONNECTED\(31 downto 0),
      \time_control_regs[6]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[6]_UNCONNECTED\(31 downto 0),
      \time_control_regs[7]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[7]_UNCONNECTED\(31 downto 0),
      \time_control_regs[8]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[8]_UNCONNECTED\(31 downto 0),
      \time_control_regs[9]\(31 downto 0) => \NLW_U_VIDEO_CTRL_time_control_regs[9]_UNCONNECTED\(31 downto 0),
      \time_status_regs[0]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[10]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[11]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[12]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[13]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[14]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[15]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[16]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[17]\(31 downto 3) => B"00000000000000000000000000000",
      \time_status_regs[17]\(2 downto 1) => \^intc_if\(13 downto 12),
      \time_status_regs[17]\(0) => '0',
      \time_status_regs[18]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[19]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[1]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[20]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[21]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[22]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[23]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[24]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[25]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[26]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[27]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[28]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[2]\(31 downto 9) => B"00000000000000000000000",
      \time_status_regs[2]\(8) => gen_v0chroma_start(0),
      \time_status_regs[2]\(7) => field_id_in,
      \time_status_regs[2]\(6 downto 0) => B"0000000",
      \time_status_regs[3]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[4]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[5]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[6]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[7]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[8]\(31 downto 0) => B"00000000000000000000000000000000",
      \time_status_regs[9]\(31 downto 0) => B"00000000000000000000000000000000",
      vid_aclk => clk,
      vid_aclk_en => clken,
      vid_aresetn => resetn
    );
\gen_v0chroma_start[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A000A000A000A0"
    )
        port map (
      I0 => gen_v0chroma_start(0),
      I1 => \time_control_regs[18]\(8),
      I2 => resetn,
      I3 => clken,
      I4 => \time_control_regs[18]\(1),
      I5 => \time_control_regs[18]\(0),
      O => \gen_v0chroma_start[0]_i_1_n_0\
    );
\gen_v0chroma_start_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gen_v0chroma_start[0]_i_1_n_0\,
      Q => gen_v0chroma_start(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity linux_bd_v_tc_0_0 is
  port (
    clk : in STD_LOGIC;
    clken : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aclken : in STD_LOGIC;
    gen_clken : in STD_LOGIC;
    hsync_out : out STD_LOGIC;
    hblank_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    vblank_out : out STD_LOGIC;
    active_video_out : out STD_LOGIC;
    resetn : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    irq : out STD_LOGIC;
    fsync_in : in STD_LOGIC;
    fsync_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of linux_bd_v_tc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of linux_bd_v_tc_0_0 : entity is "linux_bd_v_tc_0_0,v_tc,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of linux_bd_v_tc_0_0 : entity is "linux_bd_v_tc_0_0,v_tc,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=v_tc,x_ipVersion=6.1,x_ipCoreRevision=6,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_HAS_AXI4_LITE=1,C_HAS_INTC_IF=0,C_GEN_INTERLACED=0,C_GEN_HACTIVE_SIZE=1280,C_GEN_VACTIVE_SIZE=720,C_GEN_CPARITY=0,C_GEN_FIELDID_POLARITY=1,C_GEN_VBLANK_POLARITY=1,C_GEN_HBLANK_POLARITY=1,C_GEN_VSYNC_POLARITY=1,C_GEN_HSYNC_POLARITY=1,C_GEN_AVIDEO_POLARITY=1,C_GEN_ACHROMA_POLARITY=1,C_GEN_VIDEO_FORMAT=2,C_GEN_HFRAME_SIZE=1650,C_GEN_F0_VFRAME_SIZE=750,C_GEN_F1_VFRAME_SIZE=750,C_GEN_HSYNC_START=1390,C_GEN_HSYNC_END=1430,C_GEN_F0_VBLANK_HSTART=1280,C_GEN_F0_VBLANK_HEND=1280,C_GEN_F0_VSYNC_VSTART=724,C_GEN_F0_VSYNC_VEND=729,C_GEN_F0_VSYNC_HSTART=1280,C_GEN_F0_VSYNC_HEND=1280,C_GEN_F1_VBLANK_HSTART=1280,C_GEN_F1_VBLANK_HEND=1280,C_GEN_F1_VSYNC_VSTART=724,C_GEN_F1_VSYNC_VEND=729,C_GEN_F1_VSYNC_HSTART=1280,C_GEN_F1_VSYNC_HEND=1280,C_FSYNC_HSTART0=0,C_FSYNC_VSTART0=0,C_FSYNC_HSTART1=0,C_FSYNC_VSTART1=0,C_FSYNC_HSTART2=0,C_FSYNC_VSTART2=0,C_FSYNC_HSTART3=0,C_FSYNC_VSTART3=0,C_FSYNC_HSTART4=0,C_FSYNC_VSTART4=0,C_FSYNC_HSTART5=0,C_FSYNC_VSTART5=0,C_FSYNC_HSTART6=0,C_FSYNC_VSTART6=0,C_FSYNC_HSTART7=0,C_FSYNC_VSTART7=0,C_FSYNC_HSTART8=0,C_FSYNC_VSTART8=0,C_FSYNC_HSTART9=0,C_FSYNC_VSTART9=0,C_FSYNC_HSTART10=0,C_FSYNC_VSTART10=0,C_FSYNC_HSTART11=0,C_FSYNC_VSTART11=0,C_FSYNC_HSTART12=0,C_FSYNC_VSTART12=0,C_FSYNC_HSTART13=0,C_FSYNC_VSTART13=0,C_FSYNC_HSTART14=0,C_FSYNC_VSTART14=0,C_FSYNC_HSTART15=0,C_FSYNC_VSTART15=0,C_MAX_PIXELS=4096,C_MAX_LINES=4096,C_NUM_FSYNCS=1,C_INTERLACE_EN=0,C_GEN_AUTO_SWITCH=0,C_DETECT_EN=0,C_SYNC_EN=0,C_GENERATE_EN=1,C_DET_HSYNC_EN=1,C_DET_VSYNC_EN=1,C_DET_HBLANK_EN=1,C_DET_VBLANK_EN=1,C_DET_AVIDEO_EN=1,C_DET_ACHROMA_EN=0,C_GEN_HSYNC_EN=1,C_GEN_VSYNC_EN=1,C_GEN_HBLANK_EN=1,C_GEN_VBLANK_EN=1,C_GEN_AVIDEO_EN=1,C_GEN_ACHROMA_EN=0,C_GEN_FIELDID_EN=0,C_DET_FIELDID_EN=0}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of linux_bd_v_tc_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of linux_bd_v_tc_0_0 : entity is "v_tc,Vivado 2015.4";
end linux_bd_v_tc_0_0;

architecture STRUCTURE of linux_bd_v_tc_0_0 is
  signal NLW_U0_active_chroma_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_field_id_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_intc_if_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_CONTROL : integer;
  attribute C_CONTROL of U0 : label is 0;
  attribute C_DETECT_EN : integer;
  attribute C_DETECT_EN of U0 : label is 0;
  attribute C_DET_ACHROMA_EN : integer;
  attribute C_DET_ACHROMA_EN of U0 : label is 0;
  attribute C_DET_AVIDEO_EN : integer;
  attribute C_DET_AVIDEO_EN of U0 : label is 1;
  attribute C_DET_FIELDID_EN : integer;
  attribute C_DET_FIELDID_EN of U0 : label is 0;
  attribute C_DET_HBLANK_EN : integer;
  attribute C_DET_HBLANK_EN of U0 : label is 1;
  attribute C_DET_HSYNC_EN : integer;
  attribute C_DET_HSYNC_EN of U0 : label is 1;
  attribute C_DET_VBLANK_EN : integer;
  attribute C_DET_VBLANK_EN of U0 : label is 1;
  attribute C_DET_VSYNC_EN : integer;
  attribute C_DET_VSYNC_EN of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex5";
  attribute C_FSYNC_HSTART0 : integer;
  attribute C_FSYNC_HSTART0 of U0 : label is 0;
  attribute C_FSYNC_HSTART1 : integer;
  attribute C_FSYNC_HSTART1 of U0 : label is 0;
  attribute C_FSYNC_HSTART10 : integer;
  attribute C_FSYNC_HSTART10 of U0 : label is 0;
  attribute C_FSYNC_HSTART11 : integer;
  attribute C_FSYNC_HSTART11 of U0 : label is 0;
  attribute C_FSYNC_HSTART12 : integer;
  attribute C_FSYNC_HSTART12 of U0 : label is 0;
  attribute C_FSYNC_HSTART13 : integer;
  attribute C_FSYNC_HSTART13 of U0 : label is 0;
  attribute C_FSYNC_HSTART14 : integer;
  attribute C_FSYNC_HSTART14 of U0 : label is 0;
  attribute C_FSYNC_HSTART15 : integer;
  attribute C_FSYNC_HSTART15 of U0 : label is 0;
  attribute C_FSYNC_HSTART2 : integer;
  attribute C_FSYNC_HSTART2 of U0 : label is 0;
  attribute C_FSYNC_HSTART3 : integer;
  attribute C_FSYNC_HSTART3 of U0 : label is 0;
  attribute C_FSYNC_HSTART4 : integer;
  attribute C_FSYNC_HSTART4 of U0 : label is 0;
  attribute C_FSYNC_HSTART5 : integer;
  attribute C_FSYNC_HSTART5 of U0 : label is 0;
  attribute C_FSYNC_HSTART6 : integer;
  attribute C_FSYNC_HSTART6 of U0 : label is 0;
  attribute C_FSYNC_HSTART7 : integer;
  attribute C_FSYNC_HSTART7 of U0 : label is 0;
  attribute C_FSYNC_HSTART8 : integer;
  attribute C_FSYNC_HSTART8 of U0 : label is 0;
  attribute C_FSYNC_HSTART9 : integer;
  attribute C_FSYNC_HSTART9 of U0 : label is 0;
  attribute C_FSYNC_VSTART0 : integer;
  attribute C_FSYNC_VSTART0 of U0 : label is 0;
  attribute C_FSYNC_VSTART1 : integer;
  attribute C_FSYNC_VSTART1 of U0 : label is 0;
  attribute C_FSYNC_VSTART10 : integer;
  attribute C_FSYNC_VSTART10 of U0 : label is 0;
  attribute C_FSYNC_VSTART11 : integer;
  attribute C_FSYNC_VSTART11 of U0 : label is 0;
  attribute C_FSYNC_VSTART12 : integer;
  attribute C_FSYNC_VSTART12 of U0 : label is 0;
  attribute C_FSYNC_VSTART13 : integer;
  attribute C_FSYNC_VSTART13 of U0 : label is 0;
  attribute C_FSYNC_VSTART14 : integer;
  attribute C_FSYNC_VSTART14 of U0 : label is 0;
  attribute C_FSYNC_VSTART15 : integer;
  attribute C_FSYNC_VSTART15 of U0 : label is 0;
  attribute C_FSYNC_VSTART2 : integer;
  attribute C_FSYNC_VSTART2 of U0 : label is 0;
  attribute C_FSYNC_VSTART3 : integer;
  attribute C_FSYNC_VSTART3 of U0 : label is 0;
  attribute C_FSYNC_VSTART4 : integer;
  attribute C_FSYNC_VSTART4 of U0 : label is 0;
  attribute C_FSYNC_VSTART5 : integer;
  attribute C_FSYNC_VSTART5 of U0 : label is 0;
  attribute C_FSYNC_VSTART6 : integer;
  attribute C_FSYNC_VSTART6 of U0 : label is 0;
  attribute C_FSYNC_VSTART7 : integer;
  attribute C_FSYNC_VSTART7 of U0 : label is 0;
  attribute C_FSYNC_VSTART8 : integer;
  attribute C_FSYNC_VSTART8 of U0 : label is 0;
  attribute C_FSYNC_VSTART9 : integer;
  attribute C_FSYNC_VSTART9 of U0 : label is 0;
  attribute C_GENERATE_EN : integer;
  attribute C_GENERATE_EN of U0 : label is 1;
  attribute C_GEN_ACHROMA_EN : integer;
  attribute C_GEN_ACHROMA_EN of U0 : label is 0;
  attribute C_GEN_ACHROMA_POLARITY : integer;
  attribute C_GEN_ACHROMA_POLARITY of U0 : label is 1;
  attribute C_GEN_AUTO_SWITCH : integer;
  attribute C_GEN_AUTO_SWITCH of U0 : label is 0;
  attribute C_GEN_AVIDEO_EN : integer;
  attribute C_GEN_AVIDEO_EN of U0 : label is 1;
  attribute C_GEN_AVIDEO_POLARITY : integer;
  attribute C_GEN_AVIDEO_POLARITY of U0 : label is 1;
  attribute C_GEN_CPARITY : integer;
  attribute C_GEN_CPARITY of U0 : label is 0;
  attribute C_GEN_F0_VBLANK_HEND : integer;
  attribute C_GEN_F0_VBLANK_HEND of U0 : label is 1280;
  attribute C_GEN_F0_VBLANK_HSTART : integer;
  attribute C_GEN_F0_VBLANK_HSTART of U0 : label is 1280;
  attribute C_GEN_F0_VFRAME_SIZE : integer;
  attribute C_GEN_F0_VFRAME_SIZE of U0 : label is 750;
  attribute C_GEN_F0_VSYNC_HEND : integer;
  attribute C_GEN_F0_VSYNC_HEND of U0 : label is 1280;
  attribute C_GEN_F0_VSYNC_HSTART : integer;
  attribute C_GEN_F0_VSYNC_HSTART of U0 : label is 1280;
  attribute C_GEN_F0_VSYNC_VEND : integer;
  attribute C_GEN_F0_VSYNC_VEND of U0 : label is 729;
  attribute C_GEN_F0_VSYNC_VSTART : integer;
  attribute C_GEN_F0_VSYNC_VSTART of U0 : label is 724;
  attribute C_GEN_F1_VBLANK_HEND : integer;
  attribute C_GEN_F1_VBLANK_HEND of U0 : label is 1280;
  attribute C_GEN_F1_VBLANK_HSTART : integer;
  attribute C_GEN_F1_VBLANK_HSTART of U0 : label is 1280;
  attribute C_GEN_F1_VFRAME_SIZE : integer;
  attribute C_GEN_F1_VFRAME_SIZE of U0 : label is 750;
  attribute C_GEN_F1_VSYNC_HEND : integer;
  attribute C_GEN_F1_VSYNC_HEND of U0 : label is 1280;
  attribute C_GEN_F1_VSYNC_HSTART : integer;
  attribute C_GEN_F1_VSYNC_HSTART of U0 : label is 1280;
  attribute C_GEN_F1_VSYNC_VEND : integer;
  attribute C_GEN_F1_VSYNC_VEND of U0 : label is 729;
  attribute C_GEN_F1_VSYNC_VSTART : integer;
  attribute C_GEN_F1_VSYNC_VSTART of U0 : label is 724;
  attribute C_GEN_FIELDID_EN : integer;
  attribute C_GEN_FIELDID_EN of U0 : label is 0;
  attribute C_GEN_FIELDID_POLARITY : integer;
  attribute C_GEN_FIELDID_POLARITY of U0 : label is 1;
  attribute C_GEN_HACTIVE_SIZE : integer;
  attribute C_GEN_HACTIVE_SIZE of U0 : label is 1280;
  attribute C_GEN_HBLANK_EN : integer;
  attribute C_GEN_HBLANK_EN of U0 : label is 1;
  attribute C_GEN_HBLANK_POLARITY : integer;
  attribute C_GEN_HBLANK_POLARITY of U0 : label is 1;
  attribute C_GEN_HFRAME_SIZE : integer;
  attribute C_GEN_HFRAME_SIZE of U0 : label is 1650;
  attribute C_GEN_HSYNC_EN : integer;
  attribute C_GEN_HSYNC_EN of U0 : label is 1;
  attribute C_GEN_HSYNC_END : integer;
  attribute C_GEN_HSYNC_END of U0 : label is 1430;
  attribute C_GEN_HSYNC_POLARITY : integer;
  attribute C_GEN_HSYNC_POLARITY of U0 : label is 1;
  attribute C_GEN_HSYNC_START : integer;
  attribute C_GEN_HSYNC_START of U0 : label is 1390;
  attribute C_GEN_INTERLACED : integer;
  attribute C_GEN_INTERLACED of U0 : label is 0;
  attribute C_GEN_VACTIVE_SIZE : integer;
  attribute C_GEN_VACTIVE_SIZE of U0 : label is 720;
  attribute C_GEN_VBLANK_EN : integer;
  attribute C_GEN_VBLANK_EN of U0 : label is 1;
  attribute C_GEN_VBLANK_POLARITY : integer;
  attribute C_GEN_VBLANK_POLARITY of U0 : label is 1;
  attribute C_GEN_VIDEO_FORMAT : integer;
  attribute C_GEN_VIDEO_FORMAT of U0 : label is 2;
  attribute C_GEN_VSYNC_EN : integer;
  attribute C_GEN_VSYNC_EN of U0 : label is 1;
  attribute C_GEN_VSYNC_POLARITY : integer;
  attribute C_GEN_VSYNC_POLARITY of U0 : label is 1;
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of U0 : label is 1;
  attribute C_HAS_INTC_IF : integer;
  attribute C_HAS_INTC_IF of U0 : label is 0;
  attribute C_INTERLACE_EN : integer;
  attribute C_INTERLACE_EN of U0 : label is 0;
  attribute C_IRQEN : integer;
  attribute C_IRQEN of U0 : label is 0;
  attribute C_LINE_DELAY : integer;
  attribute C_LINE_DELAY of U0 : label is 0;
  attribute C_MAX_LINES : integer;
  attribute C_MAX_LINES of U0 : label is 4096;
  attribute C_MAX_PIXELS : integer;
  attribute C_MAX_PIXELS of U0 : label is 4096;
  attribute C_NUM_FSYNCS : integer;
  attribute C_NUM_FSYNCS of U0 : label is 1;
  attribute C_PIXEL_DELAY : integer;
  attribute C_PIXEL_DELAY of U0 : label is 0;
  attribute C_SYNC_EN : integer;
  attribute C_SYNC_EN of U0 : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_CLK_FREQ_HZ : integer;
  attribute C_S_AXI_CLK_FREQ_HZ of U0 : label is 100000000;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.linux_bd_v_tc_0_0_v_tc
     port map (
      active_chroma_in => '0',
      active_chroma_out => NLW_U0_active_chroma_out_UNCONNECTED,
      active_video_in => '0',
      active_video_out => active_video_out,
      clk => clk,
      clken => clken,
      det_clken => '1',
      field_id_in => '0',
      field_id_out => NLW_U0_field_id_out_UNCONNECTED,
      fsync_in => fsync_in,
      fsync_out(0) => fsync_out(0),
      gen_clken => gen_clken,
      hblank_in => '0',
      hblank_out => hblank_out,
      hsync_in => '0',
      hsync_out => hsync_out,
      intc_if(31 downto 0) => NLW_U0_intc_if_UNCONNECTED(31 downto 0),
      irq => irq,
      resetn => resetn,
      s_axi_aclk => s_axi_aclk,
      s_axi_aclken => s_axi_aclken,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      vblank_in => '0',
      vblank_out => vblank_out,
      vsync_in => '0',
      vsync_out => vsync_out
    );
end STRUCTURE;
