# ----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2021.03
# platform  : Linux 5.15.0-58-generic
# version   : 2021.03 FCS 64 bits
# build date: 2021.03.23 02:50:43 UTC
# ----------------------------------------
# started   : 2023-02-04 15:10:55 CST
# hostname  : caidcpuserver1.(none)
# pid       : 2383515
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45267' '-style' 'windows' '-data' 'AAAAeHicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpOGA8QGUYcMIJJiAWIRBl6GYoZShgCGVoYghhyGTIY+hBCguhUVUD4iTgTwGBnYAH0oRbQ==' '-proj' '/home/charlie/icc/graduate/icc2022cb_pre/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/charlie/icc/graduate/icc2022cb_pre/jgproject/.tmp/.initCmds.tcl' 'superlint.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2021 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/charlie/icc/graduate/icc2022cb_pre/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_dao".
INFO: reading configuration file "/home/charlie/.config/jasper/jaspergold.conf".
% check_superlint -init
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% # Config rules
% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
% # vsd2018_constrain //
% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
WARNING (WRTL017): Unable to find a matching tag for IDN_NR_SVKY,IDN_NR_AMKY,VAR_NR_INDL. This command will be completely ignored.
% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
% # vsd2018_constrain //
% 
% analyze -sv src/JAM.sv
ERROR (ESW046): The file "src/JAM.sv" does not exist.

ERROR: problem encountered at line 12 in file superlint.tcl

% include superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Config rules
%% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
%% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
%% # vsd2018_constrain //
%% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
%% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
WARNING (WRTL017): Unable to find a matching tag for IDN_NR_SVKY,IDN_NR_AMKY,VAR_NR_INDL. This command will be completely ignored.
%% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
%% # vsd2018_constrain //
%% 
%% analyze -sv JAM.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/nfs_cad/cadence/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'JAM.sv'
%% elaborate -bbox true -top JAM
INFO (ISW003): Top module name is "JAM".
[INFO (HIER-8002)] JAM.sv(155): Disabling old hierarchical reference handler
[INFO (VERI-1018)] JAM.sv(1): compiling module 'JAM'
[WARN (VERI-1209)] JAM.sv(86): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(92): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(101): expression size 4 truncated to fit in target size 3
[WARN (VERI-1209)] JAM.sv(104): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(112): expression size 4 truncated to fit in target size 3
[WARN (VERI-1209)] JAM.sv(114): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(128): expression size 32 truncated to fit in target size 4
[ERROR (VERI-1080)] JAM.sv(128): non-constant loop condition not supported for 'for'
[INFO (VERI-1073)] JAM.sv(1): module 'JAM' remains a black box due to errors in its contents
[ERROR (VDB-9017)] Module JAM could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1080)] JAM.sv(128): non-constant loop condition not supported for 'for'
	[ERROR (VDB-9017)] Module JAM could not be elaborated
ERROR at line 13 in file superlint.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Config rules
%% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
%% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
%% # vsd2018_constrain //
%% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
%% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
WARNING (WRTL017): Unable to find a matching tag for IDN_NR_SVKY,IDN_NR_AMKY,VAR_NR_INDL. This command will be completely ignored.
%% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
%% # vsd2018_constrain //
%% 
%% analyze -sv JAM.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/nfs_cad/cadence/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'JAM.sv'
%% elaborate -bbox true -top JAM
INFO (ISW003): Top module name is "JAM".
[INFO (HIER-8002)] JAM.sv(155): Disabling old hierarchical reference handler
[INFO (VERI-1018)] JAM.sv(1): compiling module 'JAM'
[WARN (VERI-1209)] JAM.sv(86): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(92): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(101): expression size 4 truncated to fit in target size 3
[WARN (VERI-1209)] JAM.sv(104): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(112): expression size 4 truncated to fit in target size 3
[WARN (VERI-1209)] JAM.sv(114): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(144): expression size 32 truncated to fit in target size 16
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
JAM
%% 
%% # Setup clock and reset
%% clock CLK
%% reset RST
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "RST".
%% 
%% # Setup for CTL check
%% set_superlint_fsm_ctl_livelock true
WARNING (WSL070): This command is deprecated.
    Use "config_rtlds -rule -enable -tag {FSM_IS_LVLK FSM_IS_PLLK FSM_IS_NLLK}" instead.
    For CTL properties, enable FSM_IS_LVLK, and for LTL properties, enable FSM_IS_PLLK and FSM_IS_NLLK.
%% set_superlint_fsm_ctl_deadlock true
WARNING (WSL069): This command is deprecated.
    Use "config_rtlds -rule -enable -tag {FSM_IS_DDLK FSM_IS_PDLK FSM_IS_NDLK}" instead.
    For CTL properties, enable FSM_IS_DDLK, and for LTL properties, enable FSM_IS_PDLK and FSM_IS_NDLK.
%% 
%% # Setup for LTL check
%% #set_superlint_fsm_ctl_livelock false
%% #set_superlint_fsm_ctl_deadlock false
%% #set_superlint_add_automatic_task_assumption true
%% 
%% # Extract checks
%% check_superlint -extract
INFO (ISL009): Started detection of MOD_IS_FCMB checks
INFO (ISL009): Started detection of ASG_IS_XRCH, ARY_IS_OOBI, CAS_NO_PRIO checks
INFO (ISL009): Started detection of FSM_IS_DDLK,FSM_IS_LVLK,FSM_NO_RCHB,FSM_IS_PDLK,FSM_IS_PLLK checks
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 110 of 116 design flops, 0 of 0 design latches, 8 of 8 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (ISL009): Started detection of BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL014): Started extracting properties for MOD_IS_FCMB checks
INFO (ISL015): Extracted 0 properties of MOD_IS_FCMB
INFO (ISL014): Started extracting properties for ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO checks
INFO (ISL015): Extracted 4 properties of ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO
INFO (ISL014): Started extracting properties for FSM_IS_DDLK,FSM_IS_LVLK,FSM_NO_RCHB,FSM_IS_PDLK,FSM_IS_PLLK checks
INFO (ISL015): Extracted 9 properties of FSM_IS_DDLK,FSM_IS_LVLK,FSM_NO_RCHB,FSM_IS_PDLK,FSM_IS_PLLK
INFO (ISL014): Started extracting properties for BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 140 Info = 1
154
%% 
%% # Prove
%% set_superlint_prove_parallel_tasks on
%% set_prove_no_traces true
%% check_superlint -prove -time_limit 10m -bg
INFO (ISL008): Running multiple proof threads in parallel, one per task.
    Expect high resource allocation.
WARNING (WSL054): "superlint_prove_parallel_tasks" is enabled, overriding the following settings: proofgrid_per_engine_max_jobs, proofgrid_max_jobs.
    For message help, type "help -message WSL054".
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
AMcustom2: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>", 5 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 600s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.009s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 2, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 0, bothedge: 0
0.0.Tri: ERROR (ECK112): Activity on the negedge of the fast clock detected.
   negedge clock 1: ~CLK, 2 registers: state[1]
   5/5 properties: 
     fsm_livelock_1_prop_12
     fsm_state_deadlock_0_prop_13
     fsm_state_deadlock_1_prop_14
     fsm_state_deadlock_2_prop_15
     fsm_state_deadlock_3_prop_16
     Do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
     - Use 'sanity_check -analyze' for more information on inconsistent clock edge declaration
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: "<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 5
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 5 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_REACHABILITY>", 4 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on
    time_limit                    = 600s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
1: Using multistage preprocessing
1: Starting reduce
AMcustom3: Custom engine code is hT3NE7hP/2Fz2XrVSbG0RDiSlOmcEY54dTxWvdDsI3//MxFcPzdQEJVlimlZshtLUKCpt0qXHu9EQAivsvCTP5Pi2s9EBccXnc85FrzRRX45WcXC5XpA9kyHdIYmOxUqsRrN5ntdfkwHRnO7f82Dn4pCsne09HV19Yd/o8VzV0c8nka+2MMhbNDEdLGC4SmTi8oNy00Nn40QJnMevDlPY3jIAQA
Ncustom4: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
1: Finished reduce in 0.001s
Ncustom5: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom6: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 0, bothedge: 0
1.0.N: ERROR (ECK112): Activity on the negedge of the fast clock detected.
   negedge clock 1: ~CLK, 2 registers: state[1]
   4/4 properties: 
     fsm_state_cover_0_prop_8
     fsm_state_cover_1_prop_9
     fsm_state_cover_2_prop_10
     fsm_state_cover_3_prop_11
     Do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
     - Use 'sanity_check -analyze' for more information on inconsistent clock edge declaration
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: "<SL_AUTO_FORMAL_FSM_REACHABILITY>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 4
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 4 (100%)
                  - error                     : 0 (0%)
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>", 4 properties to prove with 0 already proven/unreachable
background 2
background 2
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on
    time_limit                    = 600s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.002s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 0, bothedge: 0
2.0.N: ERROR (ECK112): Activity on the negedge of the fast clock detected.
   negedge clock 1: ~CLK, 2 registers: state[1]
   4/4 properties: 
     out_of_bound_indexing_prop_17
     out_of_bound_indexing_prop_18
     out_of_bound_indexing_prop_19
     out_of_bound_indexing_prop_20
     Do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
     - Use 'sanity_check -analyze' for more information on inconsistent clock edge declaration
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: "<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 4
                 assertions                   : 4
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 4 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % include superlint.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Config rules
%% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
%% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
%% # vsd2018_constrain //
%% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
%% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
WARNING (WRTL017): Unable to find a matching tag for IDN_NR_SVKY,IDN_NR_AMKY,VAR_NR_INDL. This command will be completely ignored.
%% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
%% # vsd2018_constrain //
%% 
%% analyze -sv JAM.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/nfs_cad/cadence/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'JAM.sv'
%% elaborate -bbox true -top JAM
INFO (ISW003): Top module name is "JAM".
[INFO (HIER-8002)] JAM.sv(156): Disabling old hierarchical reference handler
[INFO (VERI-1018)] JAM.sv(1): compiling module 'JAM'
[WARN (VERI-1209)] JAM.sv(86): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(92): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(101): expression size 4 truncated to fit in target size 3
[WARN (VERI-1209)] JAM.sv(104): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(112): expression size 4 truncated to fit in target size 3
[WARN (VERI-1209)] JAM.sv(114): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] JAM.sv(145): expression size 32 truncated to fit in target size 16
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
JAM
%% 
%% # Setup clock and reset
%% clock CLK
%% reset RST
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "RST".
%% 
%% # Setup for CTL check
%% set_superlint_fsm_ctl_livelock true
WARNING (WSL070): This command is deprecated.
    Use "config_rtlds -rule -enable -tag {FSM_IS_LVLK FSM_IS_PLLK FSM_IS_NLLK}" instead.
    For CTL properties, enable FSM_IS_LVLK, and for LTL properties, enable FSM_IS_PLLK and FSM_IS_NLLK.
%% set_superlint_fsm_ctl_deadlock true
WARNING (WSL069): This command is deprecated.
    Use "config_rtlds -rule -enable -tag {FSM_IS_DDLK FSM_IS_PDLK FSM_IS_NDLK}" instead.
    For CTL properties, enable FSM_IS_DDLK, and for LTL properties, enable FSM_IS_PDLK and FSM_IS_NDLK.
%% 
%% # Setup for LTL check
%% #set_superlint_fsm_ctl_livelock false
%% #set_superlint_fsm_ctl_deadlock false
%% #set_superlint_add_automatic_task_assumption true
%% 
%% # Extract checks
%% check_superlint -extract
INFO (ISL009): Started detection of MOD_IS_FCMB checks
INFO (ISL009): Started detection of ASG_IS_XRCH, ARY_IS_OOBI, CAS_NO_PRIO checks
INFO (ISL009): Started detection of FSM_IS_DDLK,FSM_IS_LVLK,FSM_NO_RCHB,FSM_IS_PDLK,FSM_IS_PLLK checks
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 110 of 116 design flops, 0 of 0 design latches, 8 of 8 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (ISL009): Started detection of BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL014): Started extracting properties for MOD_IS_FCMB checks
INFO (ISL015): Extracted 0 properties of MOD_IS_FCMB
INFO (ISL014): Started extracting properties for ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO checks
INFO (ISL015): Extracted 4 properties of ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO
INFO (ISL014): Started extracting properties for FSM_IS_DDLK,FSM_IS_LVLK,FSM_NO_RCHB,FSM_IS_PDLK,FSM_IS_PLLK checks
INFO (ISL015): Extracted 9 properties of FSM_IS_DDLK,FSM_IS_LVLK,FSM_NO_RCHB,FSM_IS_PDLK,FSM_IS_PLLK
INFO (ISL014): Started extracting properties for BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL018): Started extraction of structural checks
INFO (ISL018): Started building clock tree
INFO (ISL018): Finished building clock tree
INFO (ISL018): Started building reset tree
INFO (ISL018): Finished building reset tree
INFO (ISL018): Violation Count: Errors = 0 Warnings = 142 Info = 1
156
%% 
%% # Prove
%% set_superlint_prove_parallel_tasks on
%% set_prove_no_traces true
%% check_superlint -prove -time_limit 10m -bg
INFO (ISL008): Running multiple proof threads in parallel, one per task.
    Expect high resource allocation.
WARNING (WSL054): "superlint_prove_parallel_tasks" is enabled, overriding the following settings: proofgrid_per_engine_max_jobs, proofgrid_max_jobs.
    For message help, type "help -message WSL054".
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>", 5 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 600s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 2, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 0, bothedge: 0
0.0.Tri: ERROR (ECK112): Activity on the negedge of the fast clock detected.
   negedge clock 1: ~CLK, 2 registers: state[1]
   5/5 properties: 
     fsm_livelock_1_prop_12
     fsm_state_deadlock_0_prop_13
     fsm_state_deadlock_1_prop_14
     fsm_state_deadlock_2_prop_15
     fsm_state_deadlock_3_prop_16
     Do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
     - Use 'sanity_check -analyze' for more information on inconsistent clock edge declaration
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: "<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 5
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 5 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_REACHABILITY>", 4 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on
    time_limit                    = 600s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.002s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 0, bothedge: 0
1.0.N: ERROR (ECK112): Activity on the negedge of the fast clock detected.
   negedge clock 1: ~CLK, 2 registers: state[1]
   4/4 properties: 
     fsm_state_cover_0_prop_8
     fsm_state_cover_1_prop_9
     fsm_state_cover_2_prop_10
     fsm_state_cover_3_prop_11
     Do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
     - Use 'sanity_check -analyze' for more information on inconsistent clock edge declaration
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: "<SL_AUTO_FORMAL_FSM_REACHABILITY>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 4
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 4 (100%)
                  - error                     : 0 (0%)
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>", 4 properties to prove with 0 already proven/unreachable
background 2
background 2
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on
    time_limit                    = 600s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.002s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 0, bothedge: 0
2.0.N: ERROR (ECK112): Activity on the negedge of the fast clock detected.
   negedge clock 1: ~CLK, 2 registers: state[1]
   4/4 properties: 
     out_of_bound_indexing_prop_17
     out_of_bound_indexing_prop_18
     out_of_bound_indexing_prop_19
     out_of_bound_indexing_prop_20
     Do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
     - Use 'sanity_check -analyze' for more information on inconsistent clock edge declaration
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: "<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 4
                 assertions                   : 4
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 4 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.447 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
