<stg><name>calcHaarPattern_x_y</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:0  %cOffset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %cOffset)

]]></Node>
<StgValue><ssdm name="cOffset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:1  %rOffset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %rOffset)

]]></Node>
<StgValue><ssdm name="rOffset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:2  %sumBufIndex_V_read = call i176 @_ssdm_op_Read.ap_auto.i176(i176 %sumBufIndex_V)

]]></Node>
<StgValue><ssdm name="sumBufIndex_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:3  %box_V_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %box_V_offset)

]]></Node>
<StgValue><ssdm name="box_V_offset_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:4  %box_V_offset_cast_ca = zext i2 %box_V_offset_read to i5

]]></Node>
<StgValue><ssdm name="box_V_offset_cast_ca"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:5  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %box_V_offset_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:6  %p_shl_cast = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:7  %tmp_s = sub i5 %p_shl_cast, %box_V_offset_cast_ca

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:8  %tmp_cast1 = sext i6 %rOffset_read to i23

]]></Node>
<StgValue><ssdm name="tmp_cast1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:9  %tmp_cast = sext i6 %rOffset_read to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:10  %tmp_1 = add i7 %tmp_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="23" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:11  %tmp_22_cast = sext i7 %tmp_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:12  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_16 = phi i32 [ 0, %_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %d_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %kn = phi i2 [ 0, %_ZN8ap_fixedILi32ELi22EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %kn_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="kn"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond = icmp eq i2 %kn, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %kn_1 = add i2 %kn, 1

]]></Node>
<StgValue><ssdm name="kn_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="2">
<![CDATA[
_ifconv:1  %tmp_cast_41 = zext i2 %kn to i5

]]></Node>
<StgValue><ssdm name="tmp_cast_41"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2  %tmp_3 = add i5 %tmp_s, %tmp_cast_41

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:3  %tmp_73_cast = sext i5 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %box_0_V_addr = getelementptr [9 x i32]* %box_0_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="box_0_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %box_1_V_addr = getelementptr [9 x i32]* %box_1_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="box_1_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %box_2_V_addr = getelementptr [9 x i32]* %box_2_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="box_2_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %box_3_V_addr = getelementptr [9 x i32]* %box_3_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="box_3_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %box_4_V_addr = getelementptr [9 x i32]* %box_4_V, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="box_4_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:9  %p_Val2_s = load i32* %box_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:22  %p_Val2_13 = load i32* %box_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:62  %p_Val2_14 = load i32* %box_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:79  %p_Val2_15 = load i32* %box_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:126  %box_4_V_load = load i32* %box_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="box_4_V_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %p_Val2_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:9  %p_Val2_s = load i32* %box_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %ret_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_s, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32">
<![CDATA[
_ifconv:12  %tmp_106 = trunc i32 %p_Val2_s to i10

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:13  %tmp_2 = icmp eq i10 %tmp_106, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:14  %ret_V_2 = add i22 %ret_V, 1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:15  %tmp_107 = zext i11 %cOffset_read to i16

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="22">
<![CDATA[
_ifconv:17  %tmp_109 = trunc i22 %ret_V_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:18  %tmp_110 = select i1 %tmp_2, i16 %tmp_108, i16 %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:20  %tmp_112 = select i1 %p_Result_s, i16 %tmp_110, i16 %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:21  %tmp_113 = add i16 %tmp_107, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:22  %p_Val2_13 = load i32* %box_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23  %ret_V_3 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_13, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32">
<![CDATA[
_ifconv:25  %tmp_115 = trunc i32 %p_Val2_13 to i10

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:26  %tmp_5 = icmp eq i10 %tmp_115, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:27  %ret_V_4 = add i22 %ret_V_3, 1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:28  %p_1 = select i1 %tmp_5, i22 %ret_V_3, i22 %ret_V_4

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:29  %p_2 = select i1 %p_Result_4, i22 %p_1, i22 %ret_V_3

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="22">
<![CDATA[
_ifconv:30  %tmp_27_cast = sext i22 %p_2 to i23

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:31  %tmp_6 = add i23 %tmp_27_cast, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ifconv:32  %tmp_4 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:33  %tmp_8_cast = sext i26 %tmp_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:34  %Hi_assign = add i27 %tmp_8_cast, -1

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:36  %tmp_9 = add i23 %tmp_cast1, %tmp_27_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="23">
<![CDATA[
_ifconv:37  %tmp_116 = trunc i23 %tmp_9 to i5

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="27">
<![CDATA[
_ifconv:42  %tmp_119 = trunc i27 %Hi_assign to i8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:62  %p_Val2_14 = load i32* %box_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:63  %ret_V_5 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_14, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:64  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32">
<![CDATA[
_ifconv:65  %tmp_135 = trunc i32 %p_Val2_14 to i10

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:66  %tmp_10 = icmp eq i10 %tmp_135, 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:67  %ret_V_6 = add i22 %ret_V_5, 1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:68  %tmp_136 = zext i11 %cOffset_read to i16

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:69  %tmp_137 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="22">
<![CDATA[
_ifconv:70  %tmp_138 = trunc i22 %ret_V_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:71  %tmp_139 = select i1 %tmp_10, i16 %tmp_137, i16 %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:72  %tmp_140 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:73  %tmp_141 = select i1 %p_Result_6, i16 %tmp_139, i16 %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:74  %tmp_142 = add i16 %tmp_136, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:79  %p_Val2_15 = load i32* %box_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:80  %ret_V_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_15, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:81  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_15, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_144 = trunc i32 %p_Val2_15 to i10

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:83  %tmp_13 = icmp eq i10 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:84  %ret_V_8 = add i22 %ret_V_7, 1

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:85  %p_3 = select i1 %tmp_13, i22 %ret_V_7, i22 %ret_V_8

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:86  %p_4 = select i1 %p_Result_7, i22 %p_3, i22 %ret_V_7

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="22">
<![CDATA[
_ifconv:87  %tmp_53_cast = sext i22 %p_4 to i23

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:88  %tmp_14 = add i23 %tmp_53_cast, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ifconv:89  %tmp_15 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:90  %tmp_15_cast = sext i26 %tmp_15 to i27

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:91  %Hi_assign_3 = add i27 %tmp_15_cast, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:93  %tmp_16 = add i23 %tmp_cast1, %tmp_53_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="23">
<![CDATA[
_ifconv:94  %tmp_145 = trunc i23 %tmp_16 to i5

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="27">
<![CDATA[
_ifconv:99  %tmp_148 = trunc i27 %Hi_assign_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:126  %box_4_V_load = load i32* %box_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="box_4_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:35  %Hi_assign_cast = sext i27 %Hi_assign to i32

]]></Node>
<StgValue><ssdm name="Hi_assign_cast"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ifconv:38  %tmp_7 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:39  %Lo_assign = sext i26 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_117 = icmp ugt i32 %Lo_assign, %Hi_assign_cast

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:41  %tmp_118 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_116, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:43  %tmp_120 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:44  %tmp_121 = sub i8 %tmp_118, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:45  %tmp_122 = sub i8 -81, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:46  %tmp_123 = sub i8 %tmp_119, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:47  %tmp_124 = select i1 %tmp_117, i8 %tmp_121, i8 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
_ifconv:48  %tmp_125 = select i1 %tmp_117, i176 %tmp_120, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:49  %tmp_126 = select i1 %tmp_117, i8 %tmp_122, i8 %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:50  %tmp_127 = sub i8 -81, %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="176" op_0_bw="8">
<![CDATA[
_ifconv:51  %tmp_128 = zext i8 %tmp_126 to i176

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="176" op_0_bw="8">
<![CDATA[
_ifconv:52  %tmp_129 = zext i8 %tmp_127 to i176

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ifconv:53  %tmp_130 = lshr i176 %tmp_125, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ifconv:54  %tmp_131 = lshr i176 -1, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ifconv:55  %p_Result_5 = and i176 %tmp_130, %tmp_131

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="176">
<![CDATA[
_ifconv:56  %tmp_133 = trunc i176 %p_Result_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:92  %Hi_assign_3_cast = sext i27 %Hi_assign_3 to i32

]]></Node>
<StgValue><ssdm name="Hi_assign_3_cast"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ifconv:95  %tmp_17 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_16, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:96  %Lo_assign_3 = sext i26 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="Lo_assign_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97  %tmp_146 = icmp ugt i32 %Lo_assign_3, %Hi_assign_3_cast

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:98  %tmp_147 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_145, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:100  %tmp_149 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:101  %tmp_150 = sub i8 %tmp_147, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:102  %tmp_151 = sub i8 -81, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:103  %tmp_152 = sub i8 %tmp_148, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:104  %tmp_153 = select i1 %tmp_146, i8 %tmp_150, i8 %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
_ifconv:105  %tmp_154 = select i1 %tmp_146, i176 %tmp_149, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:106  %tmp_155 = select i1 %tmp_146, i8 %tmp_151, i8 %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:107  %tmp_156 = sub i8 -81, %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="176" op_0_bw="8">
<![CDATA[
_ifconv:108  %tmp_157 = zext i8 %tmp_155 to i176

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="176" op_0_bw="8">
<![CDATA[
_ifconv:109  %tmp_158 = zext i8 %tmp_156 to i176

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ifconv:110  %tmp_159 = lshr i176 %tmp_154, %tmp_157

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ifconv:111  %tmp_160 = lshr i176 -1, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ifconv:112  %p_Result_8 = and i176 %tmp_159, %tmp_160

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="176">
<![CDATA[
_ifconv:113  %tmp_162 = trunc i176 %p_Result_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:57  %tmp_8 = mul i16 %tmp_133, 801

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:58  %tmp_11 = add i16 %tmp_8, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:59  %tmp_77_cast = zext i16 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %sumBuf_addr = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="sumBuf_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:61  %sumBuf_load = load i32* %sumBuf_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:75  %tmp_12 = add i16 %tmp_8, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:76  %tmp_78_cast = zext i16 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:77  %sumBuf_addr_4 = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="sumBuf_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:78  %sumBuf_load_4 = load i32* %sumBuf_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_4"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:114  %tmp_20 = mul i16 %tmp_162, 801

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:115  %tmp_21 = add i16 %tmp_20, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:118  %tmp_22 = add i16 %tmp_20, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="153" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:61  %sumBuf_load = load i32* %sumBuf_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:78  %sumBuf_load_4 = load i32* %sumBuf_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_4"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:116  %tmp_82_cast = zext i16 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:117  %sumBuf_addr_5 = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="sumBuf_addr_5"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:119  %tmp_83_cast = zext i16 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:120  %sumBuf_addr_6 = getelementptr [17622 x i32]* %sumBuf, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="sumBuf_addr_6"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:121  %sumBuf_load_5 = load i32* %sumBuf_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_5"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:122  %sumBuf_load_6 = load i32* %sumBuf_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_6"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:123  %tmp_18 = sub i32 %sumBuf_load, %sumBuf_load_4

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:121  %sumBuf_load_5 = load i32* %sumBuf_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_5"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:122  %sumBuf_load_6 = load i32* %sumBuf_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_6"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124  %tmp_19 = sub i32 %tmp_18, %sumBuf_load_5

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %tmp_V = add i32 %tmp_19, %sumBuf_load_6

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:127  %r_V_s = mul i32 %tmp_V, %box_4_V_load

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:128  %d_V = add i32 %p_Val2_16, %r_V_s

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:129  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
