{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 18:00:42 2017 " "Info: Processing started: Mon May 08 18:00:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.WriteRegAlu register Banco_reg:BancoReg\|Reg3\[6\] 33.41 MHz 29.927 ns Internal " "Info: Clock \"clock\" has Internal fmax of 33.41 MHz between source register \"unidadeControle:unidadeControle\|state.WriteRegAlu\" and destination register \"Banco_reg:BancoReg\|Reg3\[6\]\" (period= 29.927 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.677 ns + Longest register register " "Info: + Longest register to register delay is 29.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.WriteRegAlu 1 REG LCFF_X34_Y34_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.WriteRegAlu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.398 ns) 0.935 ns unidadeControle:unidadeControle\|WideOr56~3 2 COMB LCCOMB_X34_Y34_N30 1 " "Info: 2: + IC(0.537 ns) + CELL(0.398 ns) = 0.935 ns; Loc. = LCCOMB_X34_Y34_N30; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle\|WideOr56~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { unidadeControle:unidadeControle|state.WriteRegAlu unidadeControle:unidadeControle|WideOr56~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 1.603 ns unidadeControle:unidadeControle\|WideOr56~4 3 COMB LCCOMB_X34_Y34_N28 34 " "Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.603 ns; Loc. = LCCOMB_X34_Y34_N28; Fanout = 34; COMB Node = 'unidadeControle:unidadeControle\|WideOr56~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { unidadeControle:unidadeControle|WideOr56~3 unidadeControle:unidadeControle|WideOr56~4 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.419 ns) 2.793 ns MuxB:MuxB\|Mux31~0 4 COMB LCCOMB_X35_Y35_N20 5 " "Info: 4: + IC(0.771 ns) + CELL(0.419 ns) = 2.793 ns; Loc. = LCCOMB_X35_Y35_N20; Fanout = 5; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { unidadeControle:unidadeControle|WideOr56~4 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 4.197 ns Ula32:Ula\|carry_temp\[0\]~14 5 COMB LCCOMB_X41_Y34_N24 2 " "Info: 5: + IC(1.254 ns) + CELL(0.150 ns) = 4.197 ns; Loc. = LCCOMB_X41_Y34_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.275 ns) 5.417 ns Ula32:Ula\|carry_temp\[1\]~16 6 COMB LCCOMB_X36_Y34_N0 3 " "Info: 6: + IC(0.945 ns) + CELL(0.275 ns) = 5.417 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Ula32:Ula|carry_temp[0]~14 Ula32:Ula|carry_temp[1]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 6.302 ns Ula32:Ula\|carry_temp\[3\]~17 7 COMB LCCOMB_X35_Y35_N10 1 " "Info: 7: + IC(0.735 ns) + CELL(0.150 ns) = 6.302 ns; Loc. = LCCOMB_X35_Y35_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { Ula32:Ula|carry_temp[1]~16 Ula32:Ula|carry_temp[3]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.705 ns Ula32:Ula\|carry_temp\[3\]~45 8 COMB LCCOMB_X35_Y35_N22 3 " "Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 6.705 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[3]~17 Ula32:Ula|carry_temp[3]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.117 ns Ula32:Ula\|carry_temp\[5\]~18 9 COMB LCCOMB_X35_Y35_N12 1 " "Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.117 ns; Loc. = LCCOMB_X35_Y35_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 7.518 ns Ula32:Ula\|carry_temp\[5\]~46 10 COMB LCCOMB_X35_Y35_N8 3 " "Info: 10: + IC(0.251 ns) + CELL(0.150 ns) = 7.518 ns; Loc. = LCCOMB_X35_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[5]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 8.048 ns Ula32:Ula\|carry_temp\[7\]~19 11 COMB LCCOMB_X35_Y35_N30 1 " "Info: 11: + IC(0.255 ns) + CELL(0.275 ns) = 8.048 ns; Loc. = LCCOMB_X35_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.441 ns Ula32:Ula\|carry_temp\[7\]~47 12 COMB LCCOMB_X35_Y35_N18 3 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 8.441 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 8.852 ns Ula32:Ula\|carry_temp\[9\]~20 13 COMB LCCOMB_X35_Y35_N0 1 " "Info: 13: + IC(0.261 ns) + CELL(0.150 ns) = 8.852 ns; Loc. = LCCOMB_X35_Y35_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 9.253 ns Ula32:Ula\|carry_temp\[9\]~48 14 COMB LCCOMB_X35_Y35_N4 3 " "Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 9.253 ns; Loc. = LCCOMB_X35_Y35_N4; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.150 ns) 10.857 ns Ula32:Ula\|carry_temp\[11\]~21 15 COMB LCCOMB_X44_Y34_N28 1 " "Info: 15: + IC(1.454 ns) + CELL(0.150 ns) = 10.857 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 11.267 ns Ula32:Ula\|carry_temp\[11\]~49 16 COMB LCCOMB_X44_Y34_N18 3 " "Info: 16: + IC(0.260 ns) + CELL(0.150 ns) = 11.267 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 11.674 ns Ula32:Ula\|carry_temp\[13\]~22 17 COMB LCCOMB_X44_Y34_N6 1 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 11.674 ns; Loc. = LCCOMB_X44_Y34_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 12.067 ns Ula32:Ula\|carry_temp\[13\]~50 18 COMB LCCOMB_X44_Y34_N12 3 " "Info: 18: + IC(0.243 ns) + CELL(0.150 ns) = 12.067 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 12.975 ns Ula32:Ula\|carry_temp\[15\]~23 19 COMB LCCOMB_X44_Y32_N28 1 " "Info: 19: + IC(0.758 ns) + CELL(0.150 ns) = 12.975 ns; Loc. = LCCOMB_X44_Y32_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 13.386 ns Ula32:Ula\|carry_temp\[15\]~51 20 COMB LCCOMB_X44_Y32_N12 3 " "Info: 20: + IC(0.261 ns) + CELL(0.150 ns) = 13.386 ns; Loc. = LCCOMB_X44_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[15]~23 Ula32:Ula|carry_temp[15]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 13.787 ns Ula32:Ula\|carry_temp\[17\]~24 21 COMB LCCOMB_X44_Y32_N22 1 " "Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 13.787 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 14.177 ns Ula32:Ula\|carry_temp\[17\]~25 22 COMB LCCOMB_X44_Y32_N8 3 " "Info: 22: + IC(0.240 ns) + CELL(0.150 ns) = 14.177 ns; Loc. = LCCOMB_X44_Y32_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Ula32:Ula|carry_temp[17]~24 Ula32:Ula|carry_temp[17]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.150 ns) 15.308 ns Ula32:Ula\|carry_temp\[19\]~26 23 COMB LCCOMB_X39_Y36_N24 1 " "Info: 23: + IC(0.981 ns) + CELL(0.150 ns) = 15.308 ns; Loc. = LCCOMB_X39_Y36_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[19]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 15.842 ns Ula32:Ula\|carry_temp\[19\]~27 24 COMB LCCOMB_X39_Y36_N26 3 " "Info: 24: + IC(0.259 ns) + CELL(0.275 ns) = 15.842 ns; Loc. = LCCOMB_X39_Y36_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Ula|carry_temp[19]~26 Ula32:Ula|carry_temp[19]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 16.251 ns Ula32:Ula\|carry_temp\[20\]~28 25 COMB LCCOMB_X39_Y36_N28 2 " "Info: 25: + IC(0.259 ns) + CELL(0.150 ns) = 16.251 ns; Loc. = LCCOMB_X39_Y36_N28; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[19]~27 Ula32:Ula|carry_temp[20]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.275 ns) 16.975 ns Ula32:Ula\|carry_temp\[21\]~30 26 COMB LCCOMB_X39_Y36_N0 3 " "Info: 26: + IC(0.449 ns) + CELL(0.275 ns) = 16.975 ns; Loc. = LCCOMB_X39_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 17.394 ns Ula32:Ula\|carry_temp\[22\]~32 27 COMB LCCOMB_X39_Y36_N20 2 " "Info: 27: + IC(0.269 ns) + CELL(0.150 ns) = 17.394 ns; Loc. = LCCOMB_X39_Y36_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Ula|carry_temp[21]~30 Ula32:Ula|carry_temp[22]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 17.934 ns Ula32:Ula\|carry_temp\[23\]~33 28 COMB LCCOMB_X39_Y36_N22 3 " "Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 17.934 ns; Loc. = LCCOMB_X39_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[22]~32 Ula32:Ula|carry_temp[23]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 18.340 ns Ula32:Ula\|carry_temp\[24\]~34 29 COMB LCCOMB_X39_Y36_N16 2 " "Info: 29: + IC(0.256 ns) + CELL(0.150 ns) = 18.340 ns; Loc. = LCCOMB_X39_Y36_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[23]~33 Ula32:Ula|carry_temp[24]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 18.880 ns Ula32:Ula\|carry_temp\[25\]~36 30 COMB LCCOMB_X39_Y36_N12 3 " "Info: 30: + IC(0.265 ns) + CELL(0.275 ns) = 18.880 ns; Loc. = LCCOMB_X39_Y36_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[24]~34 Ula32:Ula|carry_temp[25]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 19.294 ns Ula32:Ula\|carry_temp\[26\]~38 31 COMB LCCOMB_X39_Y36_N8 2 " "Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 19.294 ns; Loc. = LCCOMB_X39_Y36_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 19.826 ns Ula32:Ula\|carry_temp\[27\]~39 32 COMB LCCOMB_X39_Y36_N18 3 " "Info: 32: + IC(0.257 ns) + CELL(0.275 ns) = 19.826 ns; Loc. = LCCOMB_X39_Y36_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.150 ns) 20.739 ns Ula32:Ula\|carry_temp\[28\]~40 33 COMB LCCOMB_X39_Y34_N4 2 " "Info: 33: + IC(0.763 ns) + CELL(0.150 ns) = 20.739 ns; Loc. = LCCOMB_X39_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[28]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 21.276 ns Ula32:Ula\|carry_temp\[29\]~42 34 COMB LCCOMB_X39_Y34_N0 3 " "Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 21.276 ns; Loc. = LCCOMB_X39_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:Ula|carry_temp[28]~40 Ula32:Ula|carry_temp[29]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.150 ns) 21.705 ns Ula32:Ula\|carry_temp\[31\]~43 35 COMB LCCOMB_X39_Y34_N18 2 " "Info: 35: + IC(0.279 ns) + CELL(0.150 ns) = 21.705 ns; Loc. = LCCOMB_X39_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[31\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:Ula|carry_temp[29]~42 Ula32:Ula|carry_temp[31]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.275 ns) 22.686 ns Ula32:Ula\|Menor~2 36 COMB LCCOMB_X36_Y34_N20 3 " "Info: 36: + IC(0.706 ns) + CELL(0.275 ns) = 22.686 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { Ula32:Ula|carry_temp[31]~43 Ula32:Ula|Menor~2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 23.229 ns unidadeControle:unidadeControle\|Selector90~0 37 COMB LCCOMB_X36_Y34_N18 45 " "Info: 37: + IC(0.268 ns) + CELL(0.275 ns) = 23.229 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 45; COMB Node = 'unidadeControle:unidadeControle\|Selector90~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector90~0 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.393 ns) 24.833 ns MuxDataWrite:MuxDataWrite\|Mux21~4 38 COMB LCCOMB_X45_Y34_N4 16 " "Info: 38: + IC(1.211 ns) + CELL(0.393 ns) = 24.833 ns; Loc. = LCCOMB_X45_Y34_N4; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux21~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { unidadeControle:unidadeControle|Selector90~0 MuxDataWrite:MuxDataWrite|Mux21~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.275 ns) 25.816 ns MuxDataWrite:MuxDataWrite\|Mux25~2 39 COMB LCCOMB_X42_Y34_N28 1 " "Info: 39: + IC(0.708 ns) + CELL(0.275 ns) = 25.816 ns; Loc. = LCCOMB_X42_Y34_N28; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux25~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux25~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 26.209 ns MuxDataWrite:MuxDataWrite\|Mux25~3 40 COMB LCCOMB_X42_Y34_N18 1 " "Info: 40: + IC(0.243 ns) + CELL(0.150 ns) = 26.209 ns; Loc. = LCCOMB_X42_Y34_N18; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux25~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { MuxDataWrite:MuxDataWrite|Mux25~2 MuxDataWrite:MuxDataWrite|Mux25~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.150 ns) 27.588 ns MuxDataWrite:MuxDataWrite\|Mux25~4 41 COMB LCCOMB_X49_Y30_N22 33 " "Info: 41: + IC(1.229 ns) + CELL(0.150 ns) = 27.588 ns; Loc. = LCCOMB_X49_Y30_N22; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux25~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { MuxDataWrite:MuxDataWrite|Mux25~3 MuxDataWrite:MuxDataWrite|Mux25~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.366 ns) 29.677 ns Banco_reg:BancoReg\|Reg3\[6\] 42 REG LCFF_X50_Y36_N9 2 " "Info: 42: + IC(1.723 ns) + CELL(0.366 ns) = 29.677 ns; Loc. = LCFF_X50_Y36_N9; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg3\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { MuxDataWrite:MuxDataWrite|Mux25~4 Banco_reg:BancoReg|Reg3[6] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.771 ns ( 29.55 % ) " "Info: Total cell delay = 8.771 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.906 ns ( 70.45 % ) " "Info: Total interconnect delay = 20.906 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.677 ns" { unidadeControle:unidadeControle|state.WriteRegAlu unidadeControle:unidadeControle|WideOr56~3 unidadeControle:unidadeControle|WideOr56~4 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~14 Ula32:Ula|carry_temp[1]~16 Ula32:Ula|carry_temp[3]~17 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~23 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~24 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[19]~26 Ula32:Ula|carry_temp[19]~27 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~30 Ula32:Ula|carry_temp[22]~32 Ula32:Ula|carry_temp[23]~33 Ula32:Ula|carry_temp[24]~34 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[28]~40 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|carry_temp[31]~43 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector90~0 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux25~2 MuxDataWrite:MuxDataWrite|Mux25~3 MuxDataWrite:MuxDataWrite|Mux25~4 Banco_reg:BancoReg|Reg3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.677 ns" { unidadeControle:unidadeControle|state.WriteRegAlu {} unidadeControle:unidadeControle|WideOr56~3 {} unidadeControle:unidadeControle|WideOr56~4 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~14 {} Ula32:Ula|carry_temp[1]~16 {} Ula32:Ula|carry_temp[3]~17 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~23 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~24 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[19]~26 {} Ula32:Ula|carry_temp[19]~27 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~30 {} Ula32:Ula|carry_temp[22]~32 {} Ula32:Ula|carry_temp[23]~33 {} Ula32:Ula|carry_temp[24]~34 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[28]~40 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|carry_temp[31]~43 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector90~0 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux25~2 {} MuxDataWrite:MuxDataWrite|Mux25~3 {} MuxDataWrite:MuxDataWrite|Mux25~4 {} Banco_reg:BancoReg|Reg3[6] {} } { 0.000ns 0.537ns 0.248ns 0.771ns 1.254ns 0.945ns 0.735ns 0.253ns 0.262ns 0.251ns 0.255ns 0.243ns 0.261ns 0.251ns 1.454ns 0.260ns 0.257ns 0.243ns 0.758ns 0.261ns 0.251ns 0.240ns 0.981ns 0.259ns 0.259ns 0.449ns 0.269ns 0.265ns 0.256ns 0.265ns 0.264ns 0.257ns 0.763ns 0.262ns 0.279ns 0.706ns 0.268ns 1.211ns 0.708ns 0.243ns 1.229ns 1.723ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.393ns 0.275ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.036 ns - Smallest " "Info: - Smallest clock skew is -0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.812 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1417 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.537 ns) 2.812 ns Banco_reg:BancoReg\|Reg3\[6\] 3 REG LCFF_X50_Y36_N9 2 " "Info: 3: + IC(1.172 ns) + CELL(0.537 ns) = 2.812 ns; Loc. = LCFF_X50_Y36_N9; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg3\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clock~clkctrl Banco_reg:BancoReg|Reg3[6] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.27 % ) " "Info: Total cell delay = 1.526 ns ( 54.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 45.73 % ) " "Info: Total interconnect delay = 1.286 ns ( 45.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg3[6] {} } { 0.000ns 0.000ns 0.114ns 1.172ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.848 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1417 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 2.848 ns unidadeControle:unidadeControle\|state.WriteRegAlu 3 REG LCFF_X34_Y34_N19 7 " "Info: 3: + IC(1.208 ns) + CELL(0.537 ns) = 2.848 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.WriteRegAlu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock~clkctrl unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.58 % ) " "Info: Total cell delay = 1.526 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.WriteRegAlu {} } { 0.000ns 0.000ns 0.114ns 1.208ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg3[6] {} } { 0.000ns 0.000ns 0.114ns 1.172ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.WriteRegAlu {} } { 0.000ns 0.000ns 0.114ns 1.208ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.677 ns" { unidadeControle:unidadeControle|state.WriteRegAlu unidadeControle:unidadeControle|WideOr56~3 unidadeControle:unidadeControle|WideOr56~4 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~14 Ula32:Ula|carry_temp[1]~16 Ula32:Ula|carry_temp[3]~17 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~23 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~24 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[19]~26 Ula32:Ula|carry_temp[19]~27 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~30 Ula32:Ula|carry_temp[22]~32 Ula32:Ula|carry_temp[23]~33 Ula32:Ula|carry_temp[24]~34 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[28]~40 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|carry_temp[31]~43 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector90~0 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux25~2 MuxDataWrite:MuxDataWrite|Mux25~3 MuxDataWrite:MuxDataWrite|Mux25~4 Banco_reg:BancoReg|Reg3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.677 ns" { unidadeControle:unidadeControle|state.WriteRegAlu {} unidadeControle:unidadeControle|WideOr56~3 {} unidadeControle:unidadeControle|WideOr56~4 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~14 {} Ula32:Ula|carry_temp[1]~16 {} Ula32:Ula|carry_temp[3]~17 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~23 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~24 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[19]~26 {} Ula32:Ula|carry_temp[19]~27 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~30 {} Ula32:Ula|carry_temp[22]~32 {} Ula32:Ula|carry_temp[23]~33 {} Ula32:Ula|carry_temp[24]~34 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[28]~40 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|carry_temp[31]~43 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector90~0 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux25~2 {} MuxDataWrite:MuxDataWrite|Mux25~3 {} MuxDataWrite:MuxDataWrite|Mux25~4 {} Banco_reg:BancoReg|Reg3[6] {} } { 0.000ns 0.537ns 0.248ns 0.771ns 1.254ns 0.945ns 0.735ns 0.253ns 0.262ns 0.251ns 0.255ns 0.243ns 0.261ns 0.251ns 1.454ns 0.260ns 0.257ns 0.243ns 0.758ns 0.261ns 0.251ns 0.240ns 0.981ns 0.259ns 0.259ns 0.449ns 0.269ns 0.265ns 0.256ns 0.265ns 0.264ns 0.257ns 0.763ns 0.262ns 0.279ns 0.706ns 0.268ns 1.211ns 0.708ns 0.243ns 1.229ns 1.723ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.393ns 0.275ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg3[6] {} } { 0.000ns 0.000ns 0.114ns 1.172ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.WriteRegAlu {} } { 0.000ns 0.000ns 0.114ns 1.208ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock WriteDataReg\[8\] unidadeControle:unidadeControle\|state.WriteRegAlu 37.385 ns register " "Info: tco from clock \"clock\" to destination pin \"WriteDataReg\[8\]\" through register \"unidadeControle:unidadeControle\|state.WriteRegAlu\" is 37.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.848 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1417 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 2.848 ns unidadeControle:unidadeControle\|state.WriteRegAlu 3 REG LCFF_X34_Y34_N19 7 " "Info: 3: + IC(1.208 ns) + CELL(0.537 ns) = 2.848 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.WriteRegAlu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock~clkctrl unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.58 % ) " "Info: Total cell delay = 1.526 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.WriteRegAlu {} } { 0.000ns 0.000ns 0.114ns 1.208ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.287 ns + Longest register pin " "Info: + Longest register to pin delay is 34.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.WriteRegAlu 1 REG LCFF_X34_Y34_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.WriteRegAlu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.398 ns) 0.935 ns unidadeControle:unidadeControle\|WideOr56~3 2 COMB LCCOMB_X34_Y34_N30 1 " "Info: 2: + IC(0.537 ns) + CELL(0.398 ns) = 0.935 ns; Loc. = LCCOMB_X34_Y34_N30; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle\|WideOr56~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { unidadeControle:unidadeControle|state.WriteRegAlu unidadeControle:unidadeControle|WideOr56~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 1.603 ns unidadeControle:unidadeControle\|WideOr56~4 3 COMB LCCOMB_X34_Y34_N28 34 " "Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.603 ns; Loc. = LCCOMB_X34_Y34_N28; Fanout = 34; COMB Node = 'unidadeControle:unidadeControle\|WideOr56~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { unidadeControle:unidadeControle|WideOr56~3 unidadeControle:unidadeControle|WideOr56~4 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.419 ns) 2.793 ns MuxB:MuxB\|Mux31~0 4 COMB LCCOMB_X35_Y35_N20 5 " "Info: 4: + IC(0.771 ns) + CELL(0.419 ns) = 2.793 ns; Loc. = LCCOMB_X35_Y35_N20; Fanout = 5; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { unidadeControle:unidadeControle|WideOr56~4 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 4.197 ns Ula32:Ula\|carry_temp\[0\]~14 5 COMB LCCOMB_X41_Y34_N24 2 " "Info: 5: + IC(1.254 ns) + CELL(0.150 ns) = 4.197 ns; Loc. = LCCOMB_X41_Y34_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.275 ns) 5.417 ns Ula32:Ula\|carry_temp\[1\]~16 6 COMB LCCOMB_X36_Y34_N0 3 " "Info: 6: + IC(0.945 ns) + CELL(0.275 ns) = 5.417 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Ula32:Ula|carry_temp[0]~14 Ula32:Ula|carry_temp[1]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 6.302 ns Ula32:Ula\|carry_temp\[3\]~17 7 COMB LCCOMB_X35_Y35_N10 1 " "Info: 7: + IC(0.735 ns) + CELL(0.150 ns) = 6.302 ns; Loc. = LCCOMB_X35_Y35_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { Ula32:Ula|carry_temp[1]~16 Ula32:Ula|carry_temp[3]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.705 ns Ula32:Ula\|carry_temp\[3\]~45 8 COMB LCCOMB_X35_Y35_N22 3 " "Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 6.705 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[3]~17 Ula32:Ula|carry_temp[3]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.117 ns Ula32:Ula\|carry_temp\[5\]~18 9 COMB LCCOMB_X35_Y35_N12 1 " "Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.117 ns; Loc. = LCCOMB_X35_Y35_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 7.518 ns Ula32:Ula\|carry_temp\[5\]~46 10 COMB LCCOMB_X35_Y35_N8 3 " "Info: 10: + IC(0.251 ns) + CELL(0.150 ns) = 7.518 ns; Loc. = LCCOMB_X35_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[5]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 8.048 ns Ula32:Ula\|carry_temp\[7\]~19 11 COMB LCCOMB_X35_Y35_N30 1 " "Info: 11: + IC(0.255 ns) + CELL(0.275 ns) = 8.048 ns; Loc. = LCCOMB_X35_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.441 ns Ula32:Ula\|carry_temp\[7\]~47 12 COMB LCCOMB_X35_Y35_N18 3 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 8.441 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 8.852 ns Ula32:Ula\|carry_temp\[9\]~20 13 COMB LCCOMB_X35_Y35_N0 1 " "Info: 13: + IC(0.261 ns) + CELL(0.150 ns) = 8.852 ns; Loc. = LCCOMB_X35_Y35_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 9.253 ns Ula32:Ula\|carry_temp\[9\]~48 14 COMB LCCOMB_X35_Y35_N4 3 " "Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 9.253 ns; Loc. = LCCOMB_X35_Y35_N4; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.150 ns) 10.857 ns Ula32:Ula\|carry_temp\[11\]~21 15 COMB LCCOMB_X44_Y34_N28 1 " "Info: 15: + IC(1.454 ns) + CELL(0.150 ns) = 10.857 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 11.267 ns Ula32:Ula\|carry_temp\[11\]~49 16 COMB LCCOMB_X44_Y34_N18 3 " "Info: 16: + IC(0.260 ns) + CELL(0.150 ns) = 11.267 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 11.674 ns Ula32:Ula\|carry_temp\[13\]~22 17 COMB LCCOMB_X44_Y34_N6 1 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 11.674 ns; Loc. = LCCOMB_X44_Y34_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 12.067 ns Ula32:Ula\|carry_temp\[13\]~50 18 COMB LCCOMB_X44_Y34_N12 3 " "Info: 18: + IC(0.243 ns) + CELL(0.150 ns) = 12.067 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 12.975 ns Ula32:Ula\|carry_temp\[15\]~23 19 COMB LCCOMB_X44_Y32_N28 1 " "Info: 19: + IC(0.758 ns) + CELL(0.150 ns) = 12.975 ns; Loc. = LCCOMB_X44_Y32_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 13.386 ns Ula32:Ula\|carry_temp\[15\]~51 20 COMB LCCOMB_X44_Y32_N12 3 " "Info: 20: + IC(0.261 ns) + CELL(0.150 ns) = 13.386 ns; Loc. = LCCOMB_X44_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[15]~23 Ula32:Ula|carry_temp[15]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 13.787 ns Ula32:Ula\|carry_temp\[17\]~24 21 COMB LCCOMB_X44_Y32_N22 1 " "Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 13.787 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 14.177 ns Ula32:Ula\|carry_temp\[17\]~25 22 COMB LCCOMB_X44_Y32_N8 3 " "Info: 22: + IC(0.240 ns) + CELL(0.150 ns) = 14.177 ns; Loc. = LCCOMB_X44_Y32_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Ula32:Ula|carry_temp[17]~24 Ula32:Ula|carry_temp[17]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.150 ns) 15.308 ns Ula32:Ula\|carry_temp\[19\]~26 23 COMB LCCOMB_X39_Y36_N24 1 " "Info: 23: + IC(0.981 ns) + CELL(0.150 ns) = 15.308 ns; Loc. = LCCOMB_X39_Y36_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[19]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 15.842 ns Ula32:Ula\|carry_temp\[19\]~27 24 COMB LCCOMB_X39_Y36_N26 3 " "Info: 24: + IC(0.259 ns) + CELL(0.275 ns) = 15.842 ns; Loc. = LCCOMB_X39_Y36_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Ula|carry_temp[19]~26 Ula32:Ula|carry_temp[19]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 16.251 ns Ula32:Ula\|carry_temp\[20\]~28 25 COMB LCCOMB_X39_Y36_N28 2 " "Info: 25: + IC(0.259 ns) + CELL(0.150 ns) = 16.251 ns; Loc. = LCCOMB_X39_Y36_N28; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[19]~27 Ula32:Ula|carry_temp[20]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.275 ns) 16.975 ns Ula32:Ula\|carry_temp\[21\]~30 26 COMB LCCOMB_X39_Y36_N0 3 " "Info: 26: + IC(0.449 ns) + CELL(0.275 ns) = 16.975 ns; Loc. = LCCOMB_X39_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 17.394 ns Ula32:Ula\|carry_temp\[22\]~32 27 COMB LCCOMB_X39_Y36_N20 2 " "Info: 27: + IC(0.269 ns) + CELL(0.150 ns) = 17.394 ns; Loc. = LCCOMB_X39_Y36_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:Ula|carry_temp[21]~30 Ula32:Ula|carry_temp[22]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 17.934 ns Ula32:Ula\|carry_temp\[23\]~33 28 COMB LCCOMB_X39_Y36_N22 3 " "Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 17.934 ns; Loc. = LCCOMB_X39_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[22]~32 Ula32:Ula|carry_temp[23]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 18.340 ns Ula32:Ula\|carry_temp\[24\]~34 29 COMB LCCOMB_X39_Y36_N16 2 " "Info: 29: + IC(0.256 ns) + CELL(0.150 ns) = 18.340 ns; Loc. = LCCOMB_X39_Y36_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[23]~33 Ula32:Ula|carry_temp[24]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 18.880 ns Ula32:Ula\|carry_temp\[25\]~36 30 COMB LCCOMB_X39_Y36_N12 3 " "Info: 30: + IC(0.265 ns) + CELL(0.275 ns) = 18.880 ns; Loc. = LCCOMB_X39_Y36_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[24]~34 Ula32:Ula|carry_temp[25]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 19.294 ns Ula32:Ula\|carry_temp\[26\]~38 31 COMB LCCOMB_X39_Y36_N8 2 " "Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 19.294 ns; Loc. = LCCOMB_X39_Y36_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 19.826 ns Ula32:Ula\|carry_temp\[27\]~39 32 COMB LCCOMB_X39_Y36_N18 3 " "Info: 32: + IC(0.257 ns) + CELL(0.275 ns) = 19.826 ns; Loc. = LCCOMB_X39_Y36_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.150 ns) 20.739 ns Ula32:Ula\|carry_temp\[28\]~40 33 COMB LCCOMB_X39_Y34_N4 2 " "Info: 33: + IC(0.763 ns) + CELL(0.150 ns) = 20.739 ns; Loc. = LCCOMB_X39_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[28]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 21.276 ns Ula32:Ula\|carry_temp\[29\]~42 34 COMB LCCOMB_X39_Y34_N0 3 " "Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 21.276 ns; Loc. = LCCOMB_X39_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:Ula|carry_temp[28]~40 Ula32:Ula|carry_temp[29]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.150 ns) 21.705 ns Ula32:Ula\|carry_temp\[31\]~43 35 COMB LCCOMB_X39_Y34_N18 2 " "Info: 35: + IC(0.279 ns) + CELL(0.150 ns) = 21.705 ns; Loc. = LCCOMB_X39_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[31\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:Ula|carry_temp[29]~42 Ula32:Ula|carry_temp[31]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.275 ns) 22.686 ns Ula32:Ula\|Menor~2 36 COMB LCCOMB_X36_Y34_N20 3 " "Info: 36: + IC(0.706 ns) + CELL(0.275 ns) = 22.686 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { Ula32:Ula|carry_temp[31]~43 Ula32:Ula|Menor~2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 23.229 ns unidadeControle:unidadeControle\|Selector90~0 37 COMB LCCOMB_X36_Y34_N18 45 " "Info: 37: + IC(0.268 ns) + CELL(0.275 ns) = 23.229 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 45; COMB Node = 'unidadeControle:unidadeControle\|Selector90~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector90~0 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.393 ns) 24.833 ns MuxDataWrite:MuxDataWrite\|Mux21~4 38 COMB LCCOMB_X45_Y34_N4 16 " "Info: 38: + IC(1.211 ns) + CELL(0.393 ns) = 24.833 ns; Loc. = LCCOMB_X45_Y34_N4; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux21~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { unidadeControle:unidadeControle|Selector90~0 MuxDataWrite:MuxDataWrite|Mux21~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.275 ns) 25.909 ns MuxDataWrite:MuxDataWrite\|Mux23~2 39 COMB LCCOMB_X44_Y35_N0 1 " "Info: 39: + IC(0.801 ns) + CELL(0.275 ns) = 25.909 ns; Loc. = LCCOMB_X44_Y35_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux23~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux23~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 26.299 ns MuxDataWrite:MuxDataWrite\|Mux23~3 40 COMB LCCOMB_X44_Y35_N30 1 " "Info: 40: + IC(0.240 ns) + CELL(0.150 ns) = 26.299 ns; Loc. = LCCOMB_X44_Y35_N30; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux23~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { MuxDataWrite:MuxDataWrite|Mux23~2 MuxDataWrite:MuxDataWrite|Mux23~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.150 ns) 27.417 ns MuxDataWrite:MuxDataWrite\|Mux23~4 41 COMB LCCOMB_X47_Y34_N28 33 " "Info: 41: + IC(0.968 ns) + CELL(0.150 ns) = 27.417 ns; Loc. = LCCOMB_X47_Y34_N28; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux23~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { MuxDataWrite:MuxDataWrite|Mux23~3 MuxDataWrite:MuxDataWrite|Mux23~4 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.082 ns) + CELL(2.788 ns) 34.287 ns WriteDataReg\[8\] 42 PIN PIN_AJ16 0 " "Info: 42: + IC(4.082 ns) + CELL(2.788 ns) = 34.287 ns; Loc. = PIN_AJ16; Fanout = 0; PIN Node = 'WriteDataReg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { MuxDataWrite:MuxDataWrite|Mux23~4 WriteDataReg[8] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.193 ns ( 32.65 % ) " "Info: Total cell delay = 11.193 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.094 ns ( 67.35 % ) " "Info: Total interconnect delay = 23.094 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.287 ns" { unidadeControle:unidadeControle|state.WriteRegAlu unidadeControle:unidadeControle|WideOr56~3 unidadeControle:unidadeControle|WideOr56~4 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~14 Ula32:Ula|carry_temp[1]~16 Ula32:Ula|carry_temp[3]~17 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~23 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~24 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[19]~26 Ula32:Ula|carry_temp[19]~27 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~30 Ula32:Ula|carry_temp[22]~32 Ula32:Ula|carry_temp[23]~33 Ula32:Ula|carry_temp[24]~34 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[28]~40 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|carry_temp[31]~43 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector90~0 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux23~2 MuxDataWrite:MuxDataWrite|Mux23~3 MuxDataWrite:MuxDataWrite|Mux23~4 WriteDataReg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.287 ns" { unidadeControle:unidadeControle|state.WriteRegAlu {} unidadeControle:unidadeControle|WideOr56~3 {} unidadeControle:unidadeControle|WideOr56~4 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~14 {} Ula32:Ula|carry_temp[1]~16 {} Ula32:Ula|carry_temp[3]~17 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~23 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~24 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[19]~26 {} Ula32:Ula|carry_temp[19]~27 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~30 {} Ula32:Ula|carry_temp[22]~32 {} Ula32:Ula|carry_temp[23]~33 {} Ula32:Ula|carry_temp[24]~34 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[28]~40 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|carry_temp[31]~43 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector90~0 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux23~2 {} MuxDataWrite:MuxDataWrite|Mux23~3 {} MuxDataWrite:MuxDataWrite|Mux23~4 {} WriteDataReg[8] {} } { 0.000ns 0.537ns 0.248ns 0.771ns 1.254ns 0.945ns 0.735ns 0.253ns 0.262ns 0.251ns 0.255ns 0.243ns 0.261ns 0.251ns 1.454ns 0.260ns 0.257ns 0.243ns 0.758ns 0.261ns 0.251ns 0.240ns 0.981ns 0.259ns 0.259ns 0.449ns 0.269ns 0.265ns 0.256ns 0.265ns 0.264ns 0.257ns 0.763ns 0.262ns 0.279ns 0.706ns 0.268ns 1.211ns 0.801ns 0.240ns 0.968ns 4.082ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.393ns 0.275ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.WriteRegAlu } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.WriteRegAlu {} } { 0.000ns 0.000ns 0.114ns 1.208ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.287 ns" { unidadeControle:unidadeControle|state.WriteRegAlu unidadeControle:unidadeControle|WideOr56~3 unidadeControle:unidadeControle|WideOr56~4 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~14 Ula32:Ula|carry_temp[1]~16 Ula32:Ula|carry_temp[3]~17 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~23 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~24 Ula32:Ula|carry_temp[17]~25 Ula32:Ula|carry_temp[19]~26 Ula32:Ula|carry_temp[19]~27 Ula32:Ula|carry_temp[20]~28 Ula32:Ula|carry_temp[21]~30 Ula32:Ula|carry_temp[22]~32 Ula32:Ula|carry_temp[23]~33 Ula32:Ula|carry_temp[24]~34 Ula32:Ula|carry_temp[25]~36 Ula32:Ula|carry_temp[26]~38 Ula32:Ula|carry_temp[27]~39 Ula32:Ula|carry_temp[28]~40 Ula32:Ula|carry_temp[29]~42 Ula32:Ula|carry_temp[31]~43 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector90~0 MuxDataWrite:MuxDataWrite|Mux21~4 MuxDataWrite:MuxDataWrite|Mux23~2 MuxDataWrite:MuxDataWrite|Mux23~3 MuxDataWrite:MuxDataWrite|Mux23~4 WriteDataReg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.287 ns" { unidadeControle:unidadeControle|state.WriteRegAlu {} unidadeControle:unidadeControle|WideOr56~3 {} unidadeControle:unidadeControle|WideOr56~4 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~14 {} Ula32:Ula|carry_temp[1]~16 {} Ula32:Ula|carry_temp[3]~17 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~23 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~24 {} Ula32:Ula|carry_temp[17]~25 {} Ula32:Ula|carry_temp[19]~26 {} Ula32:Ula|carry_temp[19]~27 {} Ula32:Ula|carry_temp[20]~28 {} Ula32:Ula|carry_temp[21]~30 {} Ula32:Ula|carry_temp[22]~32 {} Ula32:Ula|carry_temp[23]~33 {} Ula32:Ula|carry_temp[24]~34 {} Ula32:Ula|carry_temp[25]~36 {} Ula32:Ula|carry_temp[26]~38 {} Ula32:Ula|carry_temp[27]~39 {} Ula32:Ula|carry_temp[28]~40 {} Ula32:Ula|carry_temp[29]~42 {} Ula32:Ula|carry_temp[31]~43 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector90~0 {} MuxDataWrite:MuxDataWrite|Mux21~4 {} MuxDataWrite:MuxDataWrite|Mux23~2 {} MuxDataWrite:MuxDataWrite|Mux23~3 {} MuxDataWrite:MuxDataWrite|Mux23~4 {} WriteDataReg[8] {} } { 0.000ns 0.537ns 0.248ns 0.771ns 1.254ns 0.945ns 0.735ns 0.253ns 0.262ns 0.251ns 0.255ns 0.243ns 0.261ns 0.251ns 1.454ns 0.260ns 0.257ns 0.243ns 0.758ns 0.261ns 0.251ns 0.240ns 0.981ns 0.259ns 0.259ns 0.449ns 0.269ns 0.265ns 0.256ns 0.265ns 0.264ns 0.257ns 0.763ns 0.262ns 0.279ns 0.706ns 0.268ns 1.211ns 0.801ns 0.240ns 0.968ns 4.082ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.393ns 0.275ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 18:00:44 2017 " "Info: Processing ended: Mon May 08 18:00:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
