TimeQuest Timing Analyzer report for MIPS
Wed May 25 02:09:43 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 40.54 MHz ; 40.54 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
; 66.1 MHz  ; 66.1 MHz        ; clock                         ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -27.465 ; -20717.638    ;
; clock                         ; -14.128 ; -596.983      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.523 ; -3.620        ;
; DivisorFrequencia:inst4|inst2 ; -0.005 ; -0.020        ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.465 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.588     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.459 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.582     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.351 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.476     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.316 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.437     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.310 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.585      ; 28.431     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.594      ; 28.422     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.212 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.589      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.210 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.337     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.202 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.587      ; 28.325     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.187 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.591      ; 28.314     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.173 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.545      ; 28.254     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.159 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.555      ; 28.250     ;
; -27.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.592      ; 28.271     ;
; -27.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.592      ; 28.271     ;
; -27.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.592      ; 28.271     ;
; -27.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.592      ; 28.271     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.128 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.077     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.016     ; 15.056     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -14.075 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 15.044     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.979 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.926     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.958 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.905     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.926 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.893     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.923 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.892     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.845 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 14.814     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.774 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.741     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.696 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 14.663     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.654 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.603     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.505 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.018     ; 14.452     ;
; -13.148 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.097     ;
; -13.148 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.097     ;
; -13.148 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.097     ;
; -13.148 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.016     ; 14.097     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.523 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.664      ; 0.657      ;
; -2.023 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.664      ; 0.657      ;
; -0.707 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.748      ; 2.525      ;
; -0.390 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.728      ; 2.822      ;
; -0.207 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.748      ; 2.525      ;
; 0.110  ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.728      ; 2.822      ;
; 0.391  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.517  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 1.836  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.587     ; 0.983      ;
; 2.084  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.587     ; 1.231      ;
; 2.090  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.585     ; 1.239      ;
; 2.091  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.587     ; 1.238      ;
; 2.093  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.591     ; 1.236      ;
; 2.095  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.589     ; 1.240      ;
; 2.096  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.592     ; 1.238      ;
; 2.099  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.591     ; 1.242      ;
; 2.100  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.587     ; 1.247      ;
; 2.115  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.589     ; 1.260      ;
; 2.138  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.594     ; 1.278      ;
; 2.139  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.589     ; 1.284      ;
; 2.389  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.585     ; 1.538      ;
; 2.389  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.593     ; 1.530      ;
; 2.426  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.591     ; 1.569      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a3~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a4~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a5~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a6~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a8~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a9~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a31~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a30~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 3.215  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.589     ; 2.360      ;
; 3.276  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.585     ; 2.425      ;
; 3.309  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.590     ; 2.453      ;
; 3.381  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.587     ; 2.528      ;
; 3.428  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.588     ; 2.574      ;
; 3.449  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.585     ; 2.598      ;
; 3.468  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.568     ; 2.634      ;
; 3.537  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.588     ; 2.683      ;
; 3.587  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.585     ; 2.736      ;
; 3.612  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.575     ; 2.771      ;
; 3.618  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.593     ; 2.759      ;
; 3.640  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.587     ; 2.787      ;
; 3.641  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.568     ; 2.807      ;
; 3.676  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.589     ; 2.821      ;
; 3.678  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.583     ; 2.829      ;
; 3.682  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.590     ; 2.826      ;
; 3.683  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.593     ; 2.824      ;
; 3.688  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.568     ; 2.854      ;
; 3.697  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.589     ; 2.842      ;
; 3.720  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.584     ; 2.870      ;
; 3.763  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|22                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.584     ; 2.913      ;
; 3.767  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.576     ; 2.925      ;
; 3.776  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.588     ; 2.922      ;
; 3.780  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.591     ; 2.923      ;
; 3.781  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.583     ; 2.932      ;
; 3.783  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.580     ; 2.937      ;
; 3.786  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.583     ; 2.937      ;
; 3.789  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.591     ; 2.932      ;
; 3.790  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.557     ; 2.967      ;
; 3.801  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.580     ; 2.955      ;
; 3.802  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.591     ; 2.945      ;
; 3.812  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.587     ; 2.959      ;
; 3.817  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.583     ; 2.968      ;
; 3.830  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.590     ; 2.974      ;
; 3.834  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.579     ; 2.989      ;
; 3.853  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.586     ; 3.001      ;
; 3.858  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.568     ; 3.024      ;
; 3.917  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.588     ; 3.063      ;
; 3.927  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|06                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.564     ; 3.097      ;
; 3.950  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.588     ; 3.096      ;
; 3.950  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.591     ; 3.093      ;
; 3.961  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.588     ; 3.107      ;
; 3.971  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.588     ; 3.117      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.005 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 3.834      ;
; -0.005 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 3.834      ;
; -0.005 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 3.834      ;
; -0.005 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 3.834      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 3.859      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 3.859      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 3.859      ;
; 0.067  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.316      ; 3.899      ;
; 0.067  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.316      ; 3.899      ;
; 0.234  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.317      ; 4.067      ;
; 0.234  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.317      ; 4.067      ;
; 0.234  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.317      ; 4.067      ;
; 0.250  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.332      ; 4.098      ;
; 0.309  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.294      ; 4.119      ;
; 0.309  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.294      ; 4.119      ;
; 0.334  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.337      ; 4.187      ;
; 0.334  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.337      ; 4.187      ;
; 0.474  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.317      ; 4.307      ;
; 0.474  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.317      ; 4.307      ;
; 0.488  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.327      ;
; 0.488  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.327      ;
; 0.488  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.327      ;
; 0.488  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.327      ;
; 0.495  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 3.834      ;
; 0.495  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 3.834      ;
; 0.495  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 3.834      ;
; 0.495  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 3.834      ;
; 0.496  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.340      ;
; 0.512  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.296      ; 4.324      ;
; 0.512  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.296      ; 4.324      ;
; 0.518  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.361      ;
; 0.518  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.361      ;
; 0.518  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.361      ;
; 0.518  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.361      ;
; 0.520  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 3.859      ;
; 0.520  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 3.859      ;
; 0.520  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 3.859      ;
; 0.528  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.332      ; 4.376      ;
; 0.528  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.332      ; 4.376      ;
; 0.540  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.317      ; 4.373      ;
; 0.540  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.317      ; 4.373      ;
; 0.567  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.316      ; 3.899      ;
; 0.567  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.316      ; 3.899      ;
; 0.568  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.335      ; 4.419      ;
; 0.570  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.413      ;
; 0.570  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.413      ;
; 0.591  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.430      ;
; 0.591  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.430      ;
; 0.593  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.332      ; 4.441      ;
; 0.593  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.332      ; 4.441      ;
; 0.593  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.332      ; 4.441      ;
; 0.594  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.307      ; 4.417      ;
; 0.600  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.294      ; 4.410      ;
; 0.600  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.294      ; 4.410      ;
; 0.600  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.294      ; 4.410      ;
; 0.620  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.459      ;
; 0.620  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.459      ;
; 0.620  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.459      ;
; 0.620  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.459      ;
; 0.620  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.459      ;
; 0.620  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.459      ;
; 0.620  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.459      ;
; 0.634  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.478      ;
; 0.634  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.478      ;
; 0.634  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.478      ;
; 0.634  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.478      ;
; 0.634  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.478      ;
; 0.673  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.315      ; 4.504      ;
; 0.673  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.315      ; 4.504      ;
; 0.691  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.316      ; 4.523      ;
; 0.734  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.317      ; 4.067      ;
; 0.734  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.317      ; 4.067      ;
; 0.734  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.317      ; 4.067      ;
; 0.750  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.589      ;
; 0.750  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.589      ;
; 0.750  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.323      ; 4.589      ;
; 0.750  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.332      ; 4.098      ;
; 0.765  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.334      ; 4.615      ;
; 0.774  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.321      ; 4.611      ;
; 0.780  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.624      ;
; 0.780  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.328      ; 4.624      ;
; 0.787  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.630      ;
; 0.787  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.630      ;
; 0.787  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.327      ; 4.630      ;
; 0.809  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.294      ; 4.119      ;
; 0.809  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.294      ; 4.119      ;
; 0.830  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.288      ; 4.634      ;
; 0.834  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.337      ; 4.187      ;
; 0.834  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.337      ; 4.187      ;
; 0.849  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.322      ; 4.687      ;
; 0.947  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.308      ; 4.771      ;
; 0.947  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.308      ; 4.771      ;
; 0.947  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.308      ; 4.771      ;
; 0.974  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.317      ; 4.307      ;
; 0.974  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.317      ; 4.307      ;
; 0.976  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.301      ; 4.793      ;
; 0.976  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 3.301      ; 4.793      ;
; 0.988  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 4.327      ;
; 0.988  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 4.327      ;
; 0.988  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 3.323      ; 4.327      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.301  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 11.562 ; 11.562 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.871  ; 9.871  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.976  ; 8.976  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 9.350  ; 9.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 8.897  ; 8.897  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 10.190 ; 10.190 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 10.254 ; 10.254 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 11.562 ; 11.562 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.268 ; 11.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.059  ; 9.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.546  ; 9.546  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.770  ; 8.770  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.528  ; 8.528  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.819  ; 8.819  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.883  ; 8.883  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 9.348  ; 9.348  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.555  ; 8.555  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.593  ; 8.593  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.275  ; 8.275  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.984  ; 8.984  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.479  ; 8.479  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.510  ; 8.510  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.560  ; 8.560  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.194  ; 8.194  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.486  ; 8.486  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.928  ; 8.928  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.545  ; 8.545  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.373  ; 8.373  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.530  ; 8.530  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.298  ; 8.298  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.495  ; 8.495  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.708  ; 7.708  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.943  ; 7.943  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 6.101  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.731  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 32.923 ; 32.923 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 31.694 ; 31.694 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 31.624 ; 31.624 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 32.551 ; 32.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 31.778 ; 31.778 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 32.436 ; 32.436 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 31.625 ; 31.625 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 32.171 ; 32.171 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 32.923 ; 32.923 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 31.114 ; 31.114 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 32.495 ; 32.495 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 31.474 ; 31.474 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 31.693 ; 31.693 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 31.748 ; 31.748 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 31.318 ; 31.318 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 31.999 ; 31.999 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 31.857 ; 31.857 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 31.316 ; 31.316 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 31.486 ; 31.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 31.513 ; 31.513 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 31.975 ; 31.975 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 31.907 ; 31.907 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 32.278 ; 32.278 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 31.691 ; 31.691 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 32.023 ; 32.023 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 31.974 ; 31.974 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 32.291 ; 32.291 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 31.319 ; 31.319 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 31.166 ; 31.166 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 32.177 ; 32.177 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 31.917 ; 31.917 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 32.384 ; 32.384 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 31.664 ; 31.664 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.301  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 6.101  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.731  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 13.717 ; 13.717 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.717 ; 13.717 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 13.266 ; 13.266 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.993 ; 13.993 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.717 ; 13.717 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.599 ; 11.599 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.843 ; 11.843 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 12.401 ; 12.401 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.805 ; 11.805 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.864 ; 11.864 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.085 ; 11.085 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.368 ; 11.368 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 12.164 ; 12.164 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.582 ; 10.582 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 10.784 ; 10.784 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.470 ; 11.470 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 10.553 ; 10.553 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.329 ; 11.329 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 12.005 ; 12.005 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.856 ; 11.856 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.223 ; 11.223 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.041 ; 11.041 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.353 ; 11.353 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.841 ; 10.841 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 12.738 ; 12.738 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.288 ; 11.288 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 11.336 ; 11.336 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.779 ; 10.779 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.260 ; 11.260 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 12.296 ; 12.296 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 13.542 ; 13.542 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 13.876 ; 13.876 ; Fall       ; clock                         ;
; Link             ; clock                         ; 16.867 ; 16.867 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 13.072 ; 13.072 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 12.831 ; 12.831 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.831 ; 14.831 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.831 ; 14.831 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.848 ; 12.848 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.933 ; 12.933 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 13.276 ; 13.276 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 17.710 ; 17.710 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.712 ; 12.712 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.320 ; 11.320 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.855 ; 11.855 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 12.712 ; 12.712 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.494 ; 11.494 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.854 ; 11.854 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.153 ; 11.153 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.606 ; 11.606 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.853 ; 11.853 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.784 ; 11.784 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.559 ; 11.559 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.163 ; 11.163 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.814 ; 11.814 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 12.144 ; 12.144 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.602 ; 10.602 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 10.769 ; 10.769 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.455 ; 11.455 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 10.870 ; 10.870 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.808 ; 11.808 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.853 ; 11.853 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 12.185 ; 12.185 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.862 ; 12.862 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.606 ; 11.606 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.855 ; 11.855 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.794 ; 11.794 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.559 ; 11.559 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.163 ; 11.163 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.368 ; 11.368 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 12.164 ; 12.164 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 10.077 ; 10.077 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 10.769 ; 10.769 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 10.870 ; 10.870 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 12.195 ; 12.195 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 12.862 ; 12.862 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.193 ; 11.193 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 11.736 ; 11.736 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.363 ; 11.363 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.158 ; 11.158 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.098 ; 11.098 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 36.219 ; 36.219 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.990 ; 34.990 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 34.920 ; 34.920 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 35.847 ; 35.847 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 35.074 ; 35.074 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 35.732 ; 35.732 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 34.921 ; 34.921 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 35.467 ; 35.467 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 36.219 ; 36.219 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 34.410 ; 34.410 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 35.791 ; 35.791 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.770 ; 34.770 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.989 ; 34.989 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 35.044 ; 35.044 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 34.614 ; 34.614 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 35.295 ; 35.295 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 35.153 ; 35.153 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.612 ; 34.612 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 34.782 ; 34.782 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 34.809 ; 34.809 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 35.271 ; 35.271 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.203 ; 35.203 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 35.574 ; 35.574 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.987 ; 34.987 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 35.319 ; 35.319 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 35.270 ; 35.270 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 35.587 ; 35.587 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 34.615 ; 34.615 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 34.462 ; 34.462 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 35.473 ; 35.473 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 35.213 ; 35.213 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 35.680 ; 35.680 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 34.960 ; 34.960 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.550 ; 12.550 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 12.550 ; 12.550 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.288 ; 11.288 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.356 ; 11.356 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.799 ; 10.799 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.260 ; 11.260 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 12.296 ; 12.296 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.015 ; 12.015 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.470 ; 11.470 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 10.583 ; 10.583 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.808 ; 11.808 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.319 ; 11.319 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 12.015 ; 12.015 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.754 ; 12.754 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 12.754 ; 12.754 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.811 ; 10.811 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.223 ; 11.223 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.317 ; 11.317 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 12.154 ; 12.154 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.814 ; 11.814 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 12.154 ; 12.154 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.057 ; 10.057 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 10.784 ; 10.784 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.301  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.708  ; 7.708  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.871  ; 9.871  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.976  ; 8.976  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 9.350  ; 9.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 8.897  ; 8.897  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 10.190 ; 10.190 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 10.254 ; 10.254 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 11.562 ; 11.562 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.268 ; 11.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.059  ; 9.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.546  ; 9.546  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.770  ; 8.770  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.528  ; 8.528  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.819  ; 8.819  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.883  ; 8.883  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 9.348  ; 9.348  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.555  ; 8.555  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.593  ; 8.593  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.275  ; 8.275  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.984  ; 8.984  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.479  ; 8.479  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.510  ; 8.510  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.560  ; 8.560  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.194  ; 8.194  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.486  ; 8.486  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.928  ; 8.928  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.545  ; 8.545  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.373  ; 8.373  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.530  ; 8.530  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.298  ; 8.298  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.495  ; 8.495  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.708  ; 7.708  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.943  ; 7.943  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 6.101  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.731  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 9.120  ; 9.120  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 9.698  ; 9.698  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 9.120  ; 9.120  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 10.601 ; 10.601 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 9.759  ; 9.759  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 11.444 ; 11.444 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 9.502  ; 9.502  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 11.466 ; 11.466 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 10.653 ; 10.653 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 10.960 ; 10.960 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 10.429 ; 10.429 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 10.084 ; 10.084 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 9.500  ; 9.500  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 11.008 ; 11.008 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 10.683 ; 10.683 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 11.228 ; 11.228 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 9.775  ; 9.775  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 9.724  ; 9.724  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 10.947 ; 10.947 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 9.983  ; 9.983  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 10.821 ; 10.821 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 11.048 ; 11.048 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 10.684 ; 10.684 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 11.026 ; 11.026 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 10.429 ; 10.429 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 10.680 ; 10.680 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 10.810 ; 10.810 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 11.063 ; 11.063 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 9.561  ; 9.561  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 10.079 ; 10.079 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 10.224 ; 10.224 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 10.789 ; 10.789 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 9.775  ; 9.775  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.301  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 6.101  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.731  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 12.483 ; 12.483 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.993 ; 12.993 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 12.483 ; 12.483 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 11.987 ; 11.987 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.993 ; 12.993 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.553 ; 10.553 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.599 ; 11.599 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.843 ; 11.843 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 12.401 ; 12.401 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.805 ; 11.805 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.864 ; 11.864 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.085 ; 11.085 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.368 ; 11.368 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 12.164 ; 12.164 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.582 ; 10.582 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 10.784 ; 10.784 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.470 ; 11.470 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 10.553 ; 10.553 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.329 ; 11.329 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 12.005 ; 12.005 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.856 ; 11.856 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.223 ; 11.223 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.041 ; 11.041 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.353 ; 11.353 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.841 ; 10.841 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 12.738 ; 12.738 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.288 ; 11.288 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 11.336 ; 11.336 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.779 ; 10.779 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.260 ; 11.260 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 12.296 ; 12.296 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 12.074 ; 12.074 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 12.427 ; 12.427 ; Fall       ; clock                         ;
; Link             ; clock                         ; 14.325 ; 14.325 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 12.284 ; 12.284 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 11.796 ; 11.796 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 11.724 ; 11.724 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 13.348 ; 13.348 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.258 ; 12.258 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 11.724 ; 11.724 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 12.493 ; 12.493 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 13.681 ; 13.681 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.153 ; 11.153 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.320 ; 11.320 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.855 ; 11.855 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 12.712 ; 12.712 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.494 ; 11.494 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.854 ; 11.854 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.153 ; 11.153 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.602 ; 10.602 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.606 ; 11.606 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.853 ; 11.853 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.784 ; 11.784 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.559 ; 11.559 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.163 ; 11.163 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.814 ; 11.814 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 12.144 ; 12.144 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.602 ; 10.602 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 10.769 ; 10.769 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.455 ; 11.455 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 10.870 ; 10.870 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.808 ; 11.808 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.853 ; 11.853 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 12.185 ; 12.185 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 10.077 ; 10.077 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.606 ; 11.606 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.855 ; 11.855 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.794 ; 11.794 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.559 ; 11.559 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.163 ; 11.163 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.368 ; 11.368 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 12.164 ; 12.164 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 10.077 ; 10.077 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 10.769 ; 10.769 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 10.870 ; 10.870 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 12.195 ; 12.195 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 12.862 ; 12.862 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.193 ; 11.193 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 11.736 ; 11.736 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.363 ; 11.363 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.158 ; 11.158 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.098 ; 11.098 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 12.328 ; 12.328 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 14.575 ; 14.575 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 14.795 ; 14.795 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 13.667 ; 13.667 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 12.958 ; 12.958 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 12.951 ; 12.951 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 13.134 ; 13.134 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 13.489 ; 13.489 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 13.761 ; 13.761 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 12.779 ; 12.779 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 13.513 ; 13.513 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 12.328 ; 12.328 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 14.117 ; 14.117 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 13.540 ; 13.540 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 13.937 ; 13.937 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 13.699 ; 13.699 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 14.678 ; 14.678 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 13.666 ; 13.666 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 13.501 ; 13.501 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 13.910 ; 13.910 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 14.511 ; 14.511 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 14.515 ; 14.515 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 14.961 ; 14.961 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 13.672 ; 13.672 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 14.748 ; 14.748 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 14.718 ; 14.718 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 15.089 ; 15.089 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 13.897 ; 13.897 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 14.125 ; 14.125 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 15.210 ; 15.210 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 15.122 ; 15.122 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 14.973 ; 14.973 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 14.617 ; 14.617 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 10.799 ; 10.799 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 12.550 ; 12.550 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.288 ; 11.288 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.356 ; 11.356 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.799 ; 10.799 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.260 ; 11.260 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 12.296 ; 12.296 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 10.583 ; 10.583 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.470 ; 11.470 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 10.583 ; 10.583 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.808 ; 11.808 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.319 ; 11.319 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 12.015 ; 12.015 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 10.811 ; 10.811 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 12.754 ; 12.754 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.811 ; 10.811 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.223 ; 11.223 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.317 ; 11.317 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 10.057 ; 10.057 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.814 ; 11.814 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 12.154 ; 12.154 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.057 ; 10.057 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 10.784 ; 10.784 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -12.267 ; -9454.529     ;
; clock                         ; -6.229  ; -283.326      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.554 ; -2.955        ;
; DivisorFrequencia:inst4|inst2 ; -0.368 ; -9.348        ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.267 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.020     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.260 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 13.013     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.226 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.981     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.205 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.956     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.198 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.219      ; 12.949     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.175 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.228      ; 12.935     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.164 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.221      ; 12.917     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.156 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.223      ; 12.911     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.145 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.225      ; 12.902     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.143 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.184      ; 12.859     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.142 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.195      ; 12.869     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.141 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.224      ; 12.897     ;
; -12.113 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.226      ; 12.871     ;
; -12.113 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.226      ; 12.871     ;
; -12.113 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.226      ; 12.871     ;
; -12.113 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.226      ; 12.871     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.229 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.213      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.195 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.198      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.167 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.017     ; 7.149      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.150 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.153      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.133 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.134      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.097 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.004      ; 7.100      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.088 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.089      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.042 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.015     ; 7.026      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -6.035 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 7.036      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.980 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.017     ; 6.962      ;
; -5.814 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.015     ; 6.798      ;
; -5.814 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.015     ; 6.798      ;
; -5.814 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.015     ; 6.798      ;
; -5.814 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.015     ; 6.798      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.554 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.628      ; 0.367      ;
; -1.054 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.628      ; 0.367      ;
; -0.778 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.713      ; 1.214      ;
; -0.623 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.694      ; 1.350      ;
; -0.278 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.713      ; 1.214      ;
; -0.123 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.694      ; 1.350      ;
; 0.215  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 1.073  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.221     ; 0.490      ;
; 1.193  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 0.612      ;
; 1.193  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.221     ; 0.610      ;
; 1.196  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 0.612      ;
; 1.196  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.221     ; 0.613      ;
; 1.199  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.225     ; 0.612      ;
; 1.200  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.221     ; 0.617      ;
; 1.202  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.226     ; 0.614      ;
; 1.205  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.225     ; 0.618      ;
; 1.209  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 0.624      ;
; 1.212  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 0.627      ;
; 1.220  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.228     ; 0.630      ;
; 1.329  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 0.748      ;
; 1.332  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.227     ; 0.743      ;
; 1.354  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 0.768      ;
; 1.677  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.218     ; 1.097      ;
; 1.721  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.137      ;
; 1.727  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 1.142      ;
; 1.732  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 1.146      ;
; 1.752  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.218     ; 1.172      ;
; 1.771  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.187      ;
; 1.801  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 1.236      ;
; 1.837  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 1.252      ;
; 1.838  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.211     ; 1.265      ;
; 1.848  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 1.262      ;
; 1.849  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 1.263      ;
; 1.850  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.216     ; 1.272      ;
; 1.856  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 1.275      ;
; 1.858  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.226     ; 1.270      ;
; 1.858  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.274      ;
; 1.859  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.226     ; 1.271      ;
; 1.883  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 1.318      ;
; 1.903  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.217     ; 1.324      ;
; 1.904  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.217     ; 1.325      ;
; 1.906  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.211     ; 1.333      ;
; 1.907  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.217     ; 1.328      ;
; 1.907  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.193     ; 1.352      ;
; 1.911  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.216     ; 1.333      ;
; 1.911  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.225     ; 1.324      ;
; 1.914  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 1.328      ;
; 1.914  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.330      ;
; 1.924  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 1.359      ;
; 1.924  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.217     ; 1.345      ;
; 1.933  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.213     ; 1.358      ;
; 1.940  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.356      ;
; 1.948  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.225     ; 1.361      ;
; 1.950  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 1.364      ;
; 1.951  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.216     ; 1.373      ;
; 1.958  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.226     ; 1.370      ;
; 1.959  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 1.378      ;
; 1.961  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.216     ; 1.383      ;
; 1.963  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 1.398      ;
; 1.972  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.388      ;
; 1.978  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 1.393      ;
; 1.984  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.400      ;
; 1.989  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.405      ;
; 1.991  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.225     ; 1.404      ;
; 2.003  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.217     ; 1.424      ;
; 2.010  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.215     ; 1.433      ;
; 2.013  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.216     ; 1.435      ;
; 2.017  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 1.436      ;
; 2.017  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.198     ; 1.457      ;
; 2.022  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.205     ; 1.455      ;
; 2.025  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 1.439      ;
; 2.027  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.443      ;
; 2.028  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.219     ; 1.447      ;
; 2.032  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 1.467      ;
; 2.037  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.212     ; 1.463      ;
; 2.038  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 1.453      ;
; 2.044  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.197     ; 1.485      ;
; 2.051  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.220     ; 1.469      ;
; 2.054  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.470      ;
; 2.054  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.222     ; 1.470      ;
; 2.059  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.211     ; 1.486      ;
; 2.060  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.196     ; 1.502      ;
; 2.065  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.235     ; 1.468      ;
; 2.068  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 1.483      ;
; 2.072  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.238     ; 1.472      ;
; 2.076  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.224     ; 1.490      ;
; 2.077  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.217     ; 1.498      ;
; 2.082  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 1.517      ;
; 2.083  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.204     ; 1.517      ;
; 2.083  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.215     ; 1.506      ;
; 2.084  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.223     ; 1.499      ;
; 2.084  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.235     ; 1.487      ;
; 2.085  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.203     ; 1.520      ;
; 2.086  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.220     ; 1.504      ;
; 2.087  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.210     ; 1.515      ;
; 2.089  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.197     ; 1.530      ;
; 2.092  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.225     ; 1.505      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.368 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 1.849      ;
; -0.368 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 1.849      ;
; -0.368 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 1.849      ;
; -0.368 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 1.849      ;
; -0.353 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 1.864      ;
; -0.353 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 1.864      ;
; -0.353 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 1.864      ;
; -0.344 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 1.867      ;
; -0.344 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 1.867      ;
; -0.254 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 1.957      ;
; -0.254 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 1.957      ;
; -0.254 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 1.957      ;
; -0.240 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.932      ; 1.985      ;
; -0.217 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 1.975      ;
; -0.217 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 1.975      ;
; -0.202 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.936      ; 2.027      ;
; -0.202 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.936      ; 2.027      ;
; -0.143 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 2.068      ;
; -0.143 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 2.068      ;
; -0.143 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.931      ; 2.081      ;
; -0.143 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.931      ; 2.081      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.078      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.078      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.078      ;
; -0.139 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.078      ;
; -0.129 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.928      ; 2.092      ;
; -0.123 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.094      ;
; -0.123 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.094      ;
; -0.121 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.901      ; 2.073      ;
; -0.121 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.901      ; 2.073      ;
; -0.119 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 2.092      ;
; -0.119 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 2.092      ;
; -0.116 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.104      ;
; -0.116 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.104      ;
; -0.116 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.104      ;
; -0.116 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.104      ;
; -0.102 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.925      ; 2.116      ;
; -0.102 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.925      ; 2.116      ;
; -0.099 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.935      ; 2.129      ;
; -0.090 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 2.102      ;
; -0.090 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 2.102      ;
; -0.090 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.899      ; 2.102      ;
; -0.089 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.932      ; 2.136      ;
; -0.089 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.932      ; 2.136      ;
; -0.089 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.932      ; 2.136      ;
; -0.088 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.910      ; 2.115      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.147      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.147      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.147      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.147      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.147      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.147      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.147      ;
; -0.061 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.159      ;
; -0.061 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.159      ;
; -0.061 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.159      ;
; -0.061 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.159      ;
; -0.061 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.159      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.928      ; 2.196      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.928      ; 2.196      ;
; -0.024 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.916      ; 2.185      ;
; -0.024 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.916      ; 2.185      ;
; -0.014 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.934      ; 2.213      ;
; -0.009 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 2.202      ;
; -0.004 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.211      ;
; -0.004 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.211      ;
; -0.004 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.922      ; 2.211      ;
; 0.016  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.923      ; 2.232      ;
; 0.039  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.926      ; 2.258      ;
; 0.039  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.926      ; 2.258      ;
; 0.039  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.920      ; 2.252      ;
; 0.039  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.926      ; 2.258      ;
; 0.043  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.894      ; 2.230      ;
; 0.093  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.310      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.316      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.316      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.316      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.923      ; 2.312      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.908      ; 2.297      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.923      ; 2.312      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.908      ; 2.297      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.908      ; 2.297      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.923      ; 2.312      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.316      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.923      ; 2.312      ;
; 0.096  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.927      ; 2.316      ;
; 0.100  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.894      ; 2.287      ;
; 0.112  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.329      ;
; 0.112  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.924      ; 2.329      ;
; 0.113  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.902      ; 2.308      ;
; 0.113  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.902      ; 2.308      ;
; 0.114  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.934      ; 2.341      ;
; 0.114  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.934      ; 2.341      ;
; 0.114  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.934      ; 2.341      ;
; 0.114  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.934      ; 2.341      ;
; 0.118  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.901      ; 2.312      ;
; 0.118  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.937      ; 2.348      ;
; 0.123  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.904      ; 2.320      ;
; 0.124  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 2.335      ;
; 0.124  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.918      ; 2.335      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.756  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 6.163  ; 6.163  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.256  ; 5.256  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.897  ; 4.897  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.106  ; 5.106  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 4.898  ; 4.898  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.453  ; 5.453  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.551  ; 5.551  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 6.163  ; 6.163  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 6.075  ; 6.075  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.937  ; 4.937  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.189  ; 5.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.752  ; 4.752  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.625  ; 4.625  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.767  ; 4.767  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.794  ; 4.794  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 5.038  ; 5.038  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.705  ; 4.705  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.664  ; 4.664  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.515  ; 4.515  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.745  ; 4.745  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.635  ; 4.635  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.640  ; 4.640  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.641  ; 4.641  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.449  ; 4.449  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.612  ; 4.612  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.801  ; 4.801  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.554  ; 4.554  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.546  ; 4.546  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.629  ; 4.629  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.442  ; 4.442  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.619  ; 4.619  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.265  ; 4.265  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.342  ; 4.342  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 3.092  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.499  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 15.155 ; 15.155 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 14.539 ; 14.539 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 14.494 ; 14.494 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 14.970 ; 14.970 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 14.586 ; 14.586 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 14.890 ; 14.890 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 14.567 ; 14.567 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 14.759 ; 14.759 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 15.155 ; 15.155 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 14.307 ; 14.307 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 14.850 ; 14.850 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 14.431 ; 14.431 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 14.555 ; 14.555 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 14.590 ; 14.590 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 14.406 ; 14.406 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 14.711 ; 14.711 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 14.624 ; 14.624 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 14.392 ; 14.392 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 14.472 ; 14.472 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 14.471 ; 14.471 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 14.697 ; 14.697 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 14.698 ; 14.698 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 14.835 ; 14.835 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 14.438 ; 14.438 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 14.716 ; 14.716 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 14.677 ; 14.677 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 14.731 ; 14.731 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 14.391 ; 14.391 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 14.275 ; 14.275 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 14.830 ; 14.830 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 14.650 ; 14.650 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 14.881 ; 14.881 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 14.532 ; 14.532 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.756  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 3.092  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.499  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.632  ; 7.632  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.632  ; 7.632  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.381  ; 7.381  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.690  ; 7.690  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.632  ; 7.632  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 7.180  ; 7.180  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.657  ; 6.657  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.844  ; 6.844  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 7.034  ; 7.034  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.658  ; 6.658  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.700  ; 6.700  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.406  ; 6.406  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.556  ; 6.556  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.847  ; 6.847  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.169  ; 6.169  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.322  ; 6.322  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.441  ; 6.441  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.633  ; 6.633  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.125  ; 6.125  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.674  ; 6.674  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.576  ; 6.576  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.854  ; 6.854  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.731  ; 6.731  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.445  ; 6.445  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.380  ; 6.380  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.500  ; 6.500  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.203  ; 6.203  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 7.092  ; 7.092  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.314  ; 6.314  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.596  ; 6.596  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.431  ; 6.431  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.361  ; 6.361  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 7.180  ; 7.180  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.494  ; 6.494  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.461  ; 6.461  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.309  ; 6.309  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.510  ; 6.510  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.970  ; 6.970  ; Fall       ; clock                         ;
; Jump             ; clock                         ; 7.567  ; 7.567  ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 7.667  ; 7.667  ; Fall       ; clock                         ;
; Link             ; clock                         ; 9.194  ; 9.194  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.267  ; 7.267  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.222  ; 7.222  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 8.117  ; 8.117  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 8.117  ; 8.117  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.190  ; 7.190  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.220  ; 7.220  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.391  ; 7.391  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 9.449  ; 9.449  ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 7.200  ; 7.200  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.516  ; 6.516  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.855  ; 6.855  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 7.200  ; 7.200  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.512  ; 6.512  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.690  ; 6.690  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.436  ; 6.436  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.190  ; 7.190  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.665  ; 6.665  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.854  ; 6.854  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 7.190  ; 7.190  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.642  ; 6.642  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.553  ; 6.553  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.446  ; 6.446  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.747  ; 6.747  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.827  ; 6.827  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.189  ; 6.189  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.307  ; 6.307  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.475  ; 6.475  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.643  ; 6.643  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.289  ; 6.289  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.783  ; 6.783  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.819  ; 6.819  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.917  ; 6.917  ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 7.226  ; 7.226  ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.665  ; 6.665  ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.855  ; 6.855  ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 7.190  ; 7.190  ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.652  ; 6.652  ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.553  ; 6.553  ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.446  ; 6.446  ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.556  ; 6.556  ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.847  ; 6.847  ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 5.911  ; 5.911  ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.307  ; 6.307  ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.643  ; 6.643  ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.289  ; 6.289  ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.674  ; 6.674  ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.799  ; 6.799  ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.927  ; 6.927  ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 7.226  ; 7.226  ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.415  ; 6.415  ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.685  ; 6.685  ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.510  ; 6.510  ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.421  ; 6.421  ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 7.092  ; 7.092  ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.314  ; 6.314  ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.586  ; 6.586  ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.431  ; 6.431  ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.481  ; 6.481  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 17.279 ; 17.279 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 16.663 ; 16.663 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 16.618 ; 16.618 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 17.094 ; 17.094 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 16.710 ; 16.710 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 17.014 ; 17.014 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 16.691 ; 16.691 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 16.883 ; 16.883 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 17.279 ; 17.279 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 16.431 ; 16.431 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 16.974 ; 16.974 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 16.555 ; 16.555 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 16.679 ; 16.679 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 16.714 ; 16.714 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 16.530 ; 16.530 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 16.835 ; 16.835 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 16.748 ; 16.748 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 16.516 ; 16.516 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 16.596 ; 16.596 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 16.595 ; 16.595 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 16.821 ; 16.821 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 16.822 ; 16.822 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 16.959 ; 16.959 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 16.562 ; 16.562 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 16.840 ; 16.840 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 16.801 ; 16.801 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 16.855 ; 16.855 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 16.515 ; 16.515 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 16.399 ; 16.399 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 16.954 ; 16.954 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 16.774 ; 16.774 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 17.005 ; 17.005 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 16.656 ; 16.656 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 7.093  ; 7.093  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 7.093  ; 7.093  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.494  ; 6.494  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.481  ; 6.481  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.329  ; 6.329  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.510  ; 6.510  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.970  ; 6.970  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.864  ; 6.864  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.633  ; 6.633  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.155  ; 6.155  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.783  ; 6.783  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.566  ; 6.566  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.864  ; 6.864  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 7.082  ; 7.082  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 7.082  ; 7.082  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.314  ; 6.314  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.586  ; 6.586  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.431  ; 6.431  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.331  ; 6.331  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.616  ; 6.616  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.616  ; 6.616  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.445  ; 6.445  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.510  ; 6.510  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.467  ; 6.467  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.203  ; 6.203  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.837  ; 6.837  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.747  ; 6.747  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.837  ; 6.837  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 5.891  ; 5.891  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.322  ; 6.322  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.756 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.265 ; 4.265 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.256 ; 5.256 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.897 ; 4.897 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.106 ; 5.106 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 4.898 ; 4.898 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.453 ; 5.453 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.551 ; 5.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 6.163 ; 6.163 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 6.075 ; 6.075 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.937 ; 4.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.189 ; 5.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.752 ; 4.752 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.625 ; 4.625 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.767 ; 4.767 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.794 ; 4.794 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 5.038 ; 5.038 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.705 ; 4.705 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.664 ; 4.664 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.515 ; 4.515 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.745 ; 4.745 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.635 ; 4.635 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.640 ; 4.640 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.641 ; 4.641 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.449 ; 4.449 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.612 ; 4.612 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.801 ; 4.801 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.554 ; 4.554 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.546 ; 4.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.629 ; 4.629 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.442 ; 4.442 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.619 ; 4.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.265 ; 4.265 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.342 ; 4.342 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.092 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.499 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.880 ; 4.880 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 5.103 ; 5.103 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.880 ; 4.880 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.552 ; 5.552 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.149 ; 5.149 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.889 ; 5.889 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.098 ; 5.098 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.896 ; 5.896 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.595 ; 5.595 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.666 ; 5.666 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.367 ; 5.367 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.264 ; 5.264 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.060 ; 5.060 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.700 ; 5.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.562 ; 5.562 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.842 ; 5.842 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.122 ; 5.122 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.097 ; 5.097 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.706 ; 5.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.230 ; 5.230 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.645 ; 5.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.766 ; 5.766 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.579 ; 5.579 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.622 ; 5.622 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.462 ; 5.462 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.556 ; 5.556 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.522 ; 5.522 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.734 ; 5.734 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 5.023 ; 5.023 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.361 ; 5.361 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.363 ; 5.363 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.602 ; 5.602 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 5.124 ; 5.124 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.756 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 3.092 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.499 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.039 ; 7.039 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.345 ; 7.345 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.039 ; 7.039 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.779 ; 6.779 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.345 ; 7.345 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.125 ; 6.125 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.657 ; 6.657 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.844 ; 6.844 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 7.034 ; 7.034 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.658 ; 6.658 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.700 ; 6.700 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.406 ; 6.406 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.556 ; 6.556 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.847 ; 6.847 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.169 ; 6.169 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.322 ; 6.322 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.441 ; 6.441 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.633 ; 6.633 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.125 ; 6.125 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.674 ; 6.674 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.576 ; 6.576 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.854 ; 6.854 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.731 ; 6.731 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.380 ; 6.380 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.500 ; 6.500 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.203 ; 6.203 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 7.092 ; 7.092 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.596 ; 6.596 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.431 ; 6.431 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 7.180 ; 7.180 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.461 ; 6.461 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.309 ; 6.309 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.970 ; 6.970 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 7.008 ; 7.008 ; Fall       ; clock                         ;
; Link             ; clock                         ; 8.048 ; 8.048 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.914 ; 6.914 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.766 ; 6.766 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.644 ; 6.644 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.495 ; 7.495 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 6.925 ; 6.925 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.644 ; 6.644 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.049 ; 7.049 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.577 ; 7.577 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.436 ; 6.436 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.855 ; 6.855 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 7.200 ; 7.200 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.512 ; 6.512 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.690 ; 6.690 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.436 ; 6.436 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.189 ; 6.189 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.665 ; 6.665 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.854 ; 6.854 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 7.190 ; 7.190 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.642 ; 6.642 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.553 ; 6.553 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.446 ; 6.446 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.747 ; 6.747 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.827 ; 6.827 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.189 ; 6.189 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.307 ; 6.307 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.475 ; 6.475 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.289 ; 6.289 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.819 ; 6.819 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.917 ; 6.917 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 5.911 ; 5.911 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.665 ; 6.665 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.855 ; 6.855 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 7.190 ; 7.190 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.652 ; 6.652 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.553 ; 6.553 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.446 ; 6.446 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.556 ; 6.556 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.847 ; 6.847 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 5.911 ; 5.911 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.307 ; 6.307 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.289 ; 6.289 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.674 ; 6.674 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.799 ; 6.799 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.927 ; 6.927 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 7.226 ; 7.226 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.415 ; 6.415 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.685 ; 6.685 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.421 ; 6.421 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 7.092 ; 7.092 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.586 ; 6.586 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.431 ; 6.431 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.481 ; 6.481 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 7.899 ; 7.899 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.058 ; 8.058 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.582 ; 7.582 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.198 ; 7.198 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.202 ; 7.202 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.347 ; 7.347 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.435 ; 7.435 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.640 ; 7.640 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.156 ; 7.156 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.418 ; 7.418 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.730 ; 7.730 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.499 ; 7.499 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.655 ; 7.655 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.594 ; 7.594 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.993 ; 7.993 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.544 ; 7.544 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.501 ; 7.501 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.682 ; 7.682 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 7.958 ; 7.958 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 8.009 ; 8.009 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 8.191 ; 8.191 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.456 ; 7.456 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 8.034 ; 8.034 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 8.118 ; 8.118 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 8.113 ; 8.113 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.687 ; 7.687 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.747 ; 7.747 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.377 ; 8.377 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 8.187 ; 8.187 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 8.184 ; 8.184 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.005 ; 8.005 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 7.093 ; 7.093 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.481 ; 6.481 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.970 ; 6.970 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.155 ; 6.155 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.633 ; 6.633 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.155 ; 6.155 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.566 ; 6.566 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.864 ; 6.864 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 7.082 ; 7.082 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.586 ; 6.586 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.431 ; 6.431 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.331 ; 6.331 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.203 ; 6.203 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.616 ; 6.616 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.467 ; 6.467 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.203 ; 6.203 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 5.891 ; 5.891 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.747 ; 6.747 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.837 ; 6.837 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 5.891 ; 5.891 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.322 ; 6.322 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+--------------------------------+------------+---------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack               ; -27.465    ; -2.523  ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -27.465    ; -0.368  ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -14.128    ; -2.523  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -21314.621 ; -12.303 ; 0.0      ; 0.0     ; -1401.758           ;
;  DivisorFrequencia:inst4|inst2 ; -20717.638 ; -9.348  ; N/A      ; N/A     ; -1024.000           ;
;  clock                         ; -596.983   ; -3.620  ; N/A      ; N/A     ; -377.758            ;
+--------------------------------+------------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.301  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 11.562 ; 11.562 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.871  ; 9.871  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 8.976  ; 8.976  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 9.350  ; 9.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 8.897  ; 8.897  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 10.190 ; 10.190 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 10.254 ; 10.254 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 11.562 ; 11.562 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.268 ; 11.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 9.059  ; 9.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 9.546  ; 9.546  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.770  ; 8.770  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.528  ; 8.528  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 8.819  ; 8.819  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.883  ; 8.883  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 9.348  ; 9.348  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.555  ; 8.555  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 8.593  ; 8.593  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 8.275  ; 8.275  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 8.984  ; 8.984  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.479  ; 8.479  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.510  ; 8.510  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.560  ; 8.560  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.194  ; 8.194  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.486  ; 8.486  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.928  ; 8.928  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.545  ; 8.545  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.373  ; 8.373  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.530  ; 8.530  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.298  ; 8.298  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.495  ; 8.495  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.708  ; 7.708  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.943  ; 7.943  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 6.101  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.731  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 32.923 ; 32.923 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 31.694 ; 31.694 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 31.624 ; 31.624 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 32.551 ; 32.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 31.778 ; 31.778 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 32.436 ; 32.436 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 31.625 ; 31.625 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 32.171 ; 32.171 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 32.923 ; 32.923 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 31.114 ; 31.114 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 32.495 ; 32.495 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 31.474 ; 31.474 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 31.693 ; 31.693 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 31.748 ; 31.748 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 31.318 ; 31.318 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 31.999 ; 31.999 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 31.857 ; 31.857 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 31.316 ; 31.316 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 31.486 ; 31.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 31.513 ; 31.513 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 31.975 ; 31.975 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 31.907 ; 31.907 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 32.278 ; 32.278 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 31.691 ; 31.691 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 32.023 ; 32.023 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 31.974 ; 31.974 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 32.291 ; 32.291 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 31.319 ; 31.319 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 31.166 ; 31.166 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 32.177 ; 32.177 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 31.917 ; 31.917 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 32.384 ; 32.384 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 31.664 ; 31.664 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.301  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 6.101  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.731  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 13.717 ; 13.717 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.717 ; 13.717 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 13.266 ; 13.266 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.993 ; 13.993 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.717 ; 13.717 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.599 ; 11.599 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.843 ; 11.843 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 12.401 ; 12.401 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.805 ; 11.805 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.864 ; 11.864 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.085 ; 11.085 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.368 ; 11.368 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 12.164 ; 12.164 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 10.582 ; 10.582 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 10.784 ; 10.784 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.367 ; 11.367 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.470 ; 11.470 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 10.553 ; 10.553 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.329 ; 11.329 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 12.005 ; 12.005 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.856 ; 11.856 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.223 ; 11.223 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.041 ; 11.041 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.353 ; 11.353 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.500 ; 11.500 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.841 ; 10.841 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 12.738 ; 12.738 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.288 ; 11.288 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 11.336 ; 11.336 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.779 ; 10.779 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.260 ; 11.260 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 12.296 ; 12.296 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 13.542 ; 13.542 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 13.876 ; 13.876 ; Fall       ; clock                         ;
; Link             ; clock                         ; 16.867 ; 16.867 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 13.072 ; 13.072 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 12.831 ; 12.831 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.831 ; 14.831 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.831 ; 14.831 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.848 ; 12.848 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.933 ; 12.933 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 13.276 ; 13.276 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 17.710 ; 17.710 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 12.712 ; 12.712 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.320 ; 11.320 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.855 ; 11.855 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 12.712 ; 12.712 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.494 ; 11.494 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.854 ; 11.854 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.153 ; 11.153 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.606 ; 11.606 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.853 ; 11.853 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.784 ; 11.784 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.559 ; 11.559 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.163 ; 11.163 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.814 ; 11.814 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 12.144 ; 12.144 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 10.602 ; 10.602 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 10.769 ; 10.769 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.455 ; 11.455 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 10.870 ; 10.870 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.808 ; 11.808 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.853 ; 11.853 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 12.185 ; 12.185 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.862 ; 12.862 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.606 ; 11.606 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.855 ; 11.855 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 12.702 ; 12.702 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.794 ; 11.794 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.559 ; 11.559 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.163 ; 11.163 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.368 ; 11.368 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 12.164 ; 12.164 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 10.077 ; 10.077 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 10.769 ; 10.769 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 11.480 ; 11.480 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 10.870 ; 10.870 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 12.195 ; 12.195 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 12.862 ; 12.862 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.193 ; 11.193 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 11.736 ; 11.736 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.363 ; 11.363 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 11.158 ; 11.158 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 12.764 ; 12.764 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.098 ; 11.098 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 36.219 ; 36.219 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.990 ; 34.990 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 34.920 ; 34.920 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 35.847 ; 35.847 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 35.074 ; 35.074 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 35.732 ; 35.732 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 34.921 ; 34.921 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 35.467 ; 35.467 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 36.219 ; 36.219 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 34.410 ; 34.410 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 35.791 ; 35.791 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.770 ; 34.770 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.989 ; 34.989 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 35.044 ; 35.044 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 34.614 ; 34.614 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 35.295 ; 35.295 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 35.153 ; 35.153 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.612 ; 34.612 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 34.782 ; 34.782 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 34.809 ; 34.809 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 35.271 ; 35.271 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 35.203 ; 35.203 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 35.574 ; 35.574 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.987 ; 34.987 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 35.319 ; 35.319 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 35.270 ; 35.270 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 35.587 ; 35.587 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 34.615 ; 34.615 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 34.462 ; 34.462 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 35.473 ; 35.473 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 35.213 ; 35.213 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 35.680 ; 35.680 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 34.960 ; 34.960 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.550 ; 12.550 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 12.550 ; 12.550 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.288 ; 11.288 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.356 ; 11.356 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.799 ; 10.799 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.260 ; 11.260 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 12.296 ; 12.296 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.015 ; 12.015 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.470 ; 11.470 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 10.583 ; 10.583 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.808 ; 11.808 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.319 ; 11.319 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 12.015 ; 12.015 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.754 ; 12.754 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 12.754 ; 12.754 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.490 ; 11.490 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.036 ; 11.036 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.811 ; 10.811 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.610 ; 11.610 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.223 ; 11.223 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.299 ; 11.299 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.317 ; 11.317 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.699 ; 10.699 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 12.154 ; 12.154 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.814 ; 11.814 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 12.154 ; 12.154 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 10.057 ; 10.057 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 10.784 ; 10.784 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.756 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.265 ; 4.265 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 5.256 ; 5.256 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 4.897 ; 4.897 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.106 ; 5.106 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 4.898 ; 4.898 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.453 ; 5.453 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.551 ; 5.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 6.163 ; 6.163 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 6.075 ; 6.075 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.937 ; 4.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 5.189 ; 5.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.752 ; 4.752 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.625 ; 4.625 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.767 ; 4.767 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.794 ; 4.794 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 5.038 ; 5.038 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.705 ; 4.705 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.664 ; 4.664 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.515 ; 4.515 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.745 ; 4.745 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.635 ; 4.635 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.640 ; 4.640 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.641 ; 4.641 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.449 ; 4.449 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.612 ; 4.612 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.801 ; 4.801 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.554 ; 4.554 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.546 ; 4.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.629 ; 4.629 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.442 ; 4.442 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.619 ; 4.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.265 ; 4.265 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.342 ; 4.342 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.092 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.499 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.880 ; 4.880 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 5.103 ; 5.103 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.880 ; 4.880 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.552 ; 5.552 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.149 ; 5.149 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.889 ; 5.889 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.098 ; 5.098 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.896 ; 5.896 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.595 ; 5.595 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.666 ; 5.666 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.367 ; 5.367 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.264 ; 5.264 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.060 ; 5.060 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.700 ; 5.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.562 ; 5.562 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.842 ; 5.842 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.122 ; 5.122 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 5.097 ; 5.097 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.706 ; 5.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.230 ; 5.230 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 5.645 ; 5.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 5.766 ; 5.766 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.579 ; 5.579 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.622 ; 5.622 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.462 ; 5.462 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.556 ; 5.556 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.522 ; 5.522 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.734 ; 5.734 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 5.023 ; 5.023 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.361 ; 5.361 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 5.363 ; 5.363 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.602 ; 5.602 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 5.124 ; 5.124 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.756 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 3.092 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.499 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.039 ; 7.039 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.345 ; 7.345 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.039 ; 7.039 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.779 ; 6.779 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.345 ; 7.345 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.125 ; 6.125 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.657 ; 6.657 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.844 ; 6.844 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 7.034 ; 7.034 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.658 ; 6.658 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.700 ; 6.700 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.406 ; 6.406 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.556 ; 6.556 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.847 ; 6.847 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.169 ; 6.169 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.322 ; 6.322 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.441 ; 6.441 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.633 ; 6.633 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.125 ; 6.125 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.674 ; 6.674 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.576 ; 6.576 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.854 ; 6.854 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.731 ; 6.731 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.380 ; 6.380 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.500 ; 6.500 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.203 ; 6.203 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 7.092 ; 7.092 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.596 ; 6.596 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.431 ; 6.431 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 7.180 ; 7.180 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.461 ; 6.461 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.309 ; 6.309 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.970 ; 6.970 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 6.884 ; 6.884 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 7.008 ; 7.008 ; Fall       ; clock                         ;
; Link             ; clock                         ; 8.048 ; 8.048 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.914 ; 6.914 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.766 ; 6.766 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.644 ; 6.644 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.495 ; 7.495 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 6.925 ; 6.925 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.644 ; 6.644 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.049 ; 7.049 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.577 ; 7.577 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.436 ; 6.436 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.855 ; 6.855 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 7.200 ; 7.200 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.512 ; 6.512 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.690 ; 6.690 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.436 ; 6.436 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.189 ; 6.189 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.665 ; 6.665 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.854 ; 6.854 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 7.190 ; 7.190 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.642 ; 6.642 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.553 ; 6.553 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.446 ; 6.446 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.747 ; 6.747 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.827 ; 6.827 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.189 ; 6.189 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.307 ; 6.307 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.475 ; 6.475 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.289 ; 6.289 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.819 ; 6.819 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.917 ; 6.917 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 5.911 ; 5.911 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.665 ; 6.665 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.855 ; 6.855 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 7.190 ; 7.190 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.652 ; 6.652 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.553 ; 6.553 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.446 ; 6.446 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.556 ; 6.556 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.847 ; 6.847 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 5.911 ; 5.911 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 6.307 ; 6.307 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.289 ; 6.289 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.674 ; 6.674 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.799 ; 6.799 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.927 ; 6.927 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 7.226 ; 7.226 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.415 ; 6.415 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.685 ; 6.685 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.421 ; 6.421 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 7.092 ; 7.092 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.586 ; 6.586 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.431 ; 6.431 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.481 ; 6.481 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 7.899 ; 7.899 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 8.058 ; 8.058 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.582 ; 7.582 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.198 ; 7.198 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.202 ; 7.202 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.347 ; 7.347 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.435 ; 7.435 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.640 ; 7.640 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.156 ; 7.156 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.418 ; 7.418 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.730 ; 7.730 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.499 ; 7.499 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.655 ; 7.655 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.594 ; 7.594 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.993 ; 7.993 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.544 ; 7.544 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.501 ; 7.501 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.682 ; 7.682 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 7.958 ; 7.958 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 8.009 ; 8.009 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 8.191 ; 8.191 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.456 ; 7.456 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 8.034 ; 8.034 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 8.118 ; 8.118 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 8.113 ; 8.113 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.687 ; 7.687 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.747 ; 7.747 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 8.377 ; 8.377 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 8.187 ; 8.187 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 8.184 ; 8.184 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.005 ; 8.005 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 7.093 ; 7.093 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.481 ; 6.481 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.970 ; 6.970 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.155 ; 6.155 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.633 ; 6.633 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.155 ; 6.155 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.566 ; 6.566 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.864 ; 6.864 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 7.082 ; 7.082 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.586 ; 6.586 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.431 ; 6.431 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.331 ; 6.331 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.203 ; 6.203 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.616 ; 6.616 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.510 ; 6.510 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.467 ; 6.467 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.203 ; 6.203 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 5.891 ; 5.891 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.747 ; 6.747 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.837 ; 6.837 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 5.891 ; 5.891 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.322 ; 6.322 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths  ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0         ; 0        ; 477108   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0         ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 183066568 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2921622  ; 992       ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                             ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths  ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0         ; 0        ; 477108   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0         ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 183066568 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2921622  ; 992       ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 185   ; 185   ;
; Unconstrained Output Port Paths ; 33811 ; 33811 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 25 02:09:39 2016
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.465
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.465    -20717.638 DivisorFrequencia:inst4|inst2 
    Info (332119):   -14.128      -596.983 clock 
Info (332146): Worst-case hold slack is -2.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.523        -3.620 clock 
    Info (332119):    -0.005        -0.020 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.267
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.267     -9454.529 DivisorFrequencia:inst4|inst2 
    Info (332119):    -6.229      -283.326 clock 
Info (332146): Worst-case hold slack is -1.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.554        -2.955 clock 
    Info (332119):    -0.368        -9.348 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Wed May 25 02:09:43 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


