{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 15:48:05 2014 " "Info: Processing started: Mon Oct 06 15:48:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_Default -c DE0_Default " "Info: Command: quartus_sta DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_Default.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE0_Default.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u3\|oVGA_HS VGA_Ctrl:u3\|oVGA_HS " "Info: create_clock -period 1.000 -name VGA_Ctrl:u3\|oVGA_HS VGA_Ctrl:u3\|oVGA_HS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LEDG_Driver:u1\|Cont\[20\] LEDG_Driver:u1\|Cont\[20\] " "Info: create_clock -period 1.000 -name LEDG_Driver:u1\|Cont\[20\] LEDG_Driver:u1\|Cont\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.858 " "Info: Worst-case setup slack is -12.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.858      -396.265 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -12.858      -396.265 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638       -17.258 VGA_Ctrl:u3\|oVGA_HS  " "Info:    -1.638       -17.258 VGA_Ctrl:u3\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744        -2.115 LEDG_Driver:u1\|Cont\[20\]  " "Info:    -0.744        -2.115 LEDG_Driver:u1\|Cont\[20\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.292         0.000 CLOCK_50  " "Info:     2.292         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.118 " "Info: Worst-case hold slack is -2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118        -2.118 CLOCK_50  " "Info:    -2.118        -2.118 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016        -0.016 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.016        -0.016 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 LEDG_Driver:u1\|Cont\[20\]  " "Info:     0.358         0.000 LEDG_Driver:u1\|Cont\[20\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 VGA_Ctrl:u3\|oVGA_HS  " "Info:     0.358         0.000 VGA_Ctrl:u3\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.755 " "Info: Worst-case recovery slack is 17.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.755         0.000 CLOCK_50  " "Info:    17.755         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.227 " "Info: Worst-case removal slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227         0.000 CLOCK_50  " "Info:     1.227         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.278 " "Info: Worst-case setup slack is -11.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.278      -348.226 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -11.278      -348.226 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391       -14.459 VGA_Ctrl:u3\|oVGA_HS  " "Info:    -1.391       -14.459 VGA_Ctrl:u3\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542        -0.721 LEDG_Driver:u1\|Cont\[20\]  " "Info:    -0.542        -0.721 LEDG_Driver:u1\|Cont\[20\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.165         0.000 CLOCK_50  " "Info:     2.165         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.960 " "Info: Worst-case hold slack is -1.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.960        -1.960 CLOCK_50  " "Info:    -1.960        -1.960 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140        -0.140 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.140        -0.140 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 LEDG_Driver:u1\|Cont\[20\]  " "Info:     0.313         0.000 LEDG_Driver:u1\|Cont\[20\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 VGA_Ctrl:u3\|oVGA_HS  " "Info:     0.313         0.000 VGA_Ctrl:u3\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.984 " "Info: Worst-case recovery slack is 17.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.984         0.000 CLOCK_50  " "Info:    17.984         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.124 " "Info: Worst-case removal slack is 1.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124         0.000 CLOCK_50  " "Info:     1.124         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.348 " "Info: Worst-case setup slack is -7.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.348      -225.037 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -7.348      -225.037 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455        -3.909 VGA_Ctrl:u3\|oVGA_HS  " "Info:    -0.455        -3.909 VGA_Ctrl:u3\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028         0.000 LEDG_Driver:u1\|Cont\[20\]  " "Info:     0.028         0.000 LEDG_Driver:u1\|Cont\[20\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.491         0.000 CLOCK_50  " "Info:     1.491         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.176 " "Info: Worst-case hold slack is -1.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176        -1.176 CLOCK_50  " "Info:    -1.176        -1.176 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059         0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.059         0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 VGA_Ctrl:u3\|oVGA_HS  " "Info:     0.186         0.000 VGA_Ctrl:u3\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 LEDG_Driver:u1\|Cont\[20\]  " "Info:     0.187         0.000 LEDG_Driver:u1\|Cont\[20\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.673 " "Info: Worst-case recovery slack is 18.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.673         0.000 CLOCK_50  " "Info:    18.673         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.657 " "Info: Worst-case removal slack is 0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657         0.000 CLOCK_50  " "Info:     0.657         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 64 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 15:48:18 2014 " "Info: Processing ended: Mon Oct 06 15:48:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
