

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 12 20:52:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.272 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_4" [dfg_199.c:16]   --->   Operation 27 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [20/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 28 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 29 [19/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 29 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 30 [18/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 30 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 31 [17/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 31 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 32 [16/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 32 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 33 [15/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 33 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 34 [14/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 34 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 35 [13/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 35 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 36 [12/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 36 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 37 [11/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 37 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 38 [10/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 38 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 39 [9/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 39 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 40 [8/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 40 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 41 [7/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 41 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 42 [6/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 42 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 43 [5/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 43 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 44 [4/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 44 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 45 [3/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 45 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 46 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i8 %p, i64 0, i64 8" [dfg_199.c:16]   --->   Operation 46 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 47 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr i8 %p, i64 0, i64 6" [dfg_199.c:16]   --->   Operation 47 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 48 [2/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:16]   --->   Operation 48 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_19 : Operation 49 [2/2] (2.32ns)   --->   "%p_load_1 = load i4 %p_addr_1" [dfg_199.c:16]   --->   Operation 49 'load' 'p_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_19 : Operation 50 [2/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 50 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.59>
ST_20 : Operation 51 [1/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:16]   --->   Operation 51 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_20 : Operation 52 [1/2] (2.32ns)   --->   "%p_load_1 = load i4 %p_addr_1" [dfg_199.c:16]   --->   Operation 52 'load' 'p_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_20 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%xor_ln16 = xor i8 %p_load_1, i8 %p_load" [dfg_199.c:16]   --->   Operation 53 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%xor_ln16_1 = xor i8 %xor_ln16, i8 114" [dfg_199.c:16]   --->   Operation 54 'xor' 'xor_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%sext_ln17 = sext i8 %xor_ln16_1" [dfg_199.c:17]   --->   Operation 55 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 56 [1/20] (3.64ns)   --->   "%urem_ln17 = urem i16 %p_4_read, i16 13425" [dfg_199.c:17]   --->   Operation 56 'urem' 'urem_ln17' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 14> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%trunc_ln16 = trunc i14 %urem_ln17" [dfg_199.c:16]   --->   Operation 57 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%zext_ln16 = zext i14 %trunc_ln16" [dfg_199.c:16]   --->   Operation 58 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%xor_ln16_2 = xor i15 %zext_ln16, i15 32767" [dfg_199.c:16]   --->   Operation 59 'xor' 'xor_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln16)   --->   "%sext_ln16 = sext i15 %xor_ln16_2" [dfg_199.c:16]   --->   Operation 60 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 61 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln16 = sub i16 %sext_ln17, i16 %sext_ln16" [dfg_199.c:16]   --->   Operation 61 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.27>
ST_21 : Operation 62 [1/1] (0.99ns)   --->   "%xor_ln17 = xor i16 %sub_ln16, i16 12750" [dfg_199.c:17]   --->   Operation 62 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i16 %xor_ln17" [dfg_199.c:16]   --->   Operation 63 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [6/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 64 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 65 [5/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 65 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 66 [4/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 66 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 67 [3/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 67 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.28>
ST_25 : Operation 68 [2/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 68 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.28>
ST_26 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 70 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_4"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 75 [1/6] (6.28ns)   --->   "%result = sitodp i32 %sext_ln16_1" [dfg_199.c:16]   --->   Operation 75 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i64 %result" [dfg_199.c:18]   --->   Operation 76 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.65ns
The critical path consists of the following:
	wire read on port 'p_4' (dfg_199.c:16) [3]  (0 ns)
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 12>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 17>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 19>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)

 <State 20>: 5.59ns
The critical path consists of the following:
	'urem' operation ('urem_ln17', dfg_199.c:17) [17]  (3.65 ns)
	'xor' operation ('xor_ln16_2', dfg_199.c:16) [20]  (0 ns)
	'sub' operation ('sub_ln16', dfg_199.c:16) [22]  (1.94 ns)

 <State 21>: 7.27ns
The critical path consists of the following:
	'xor' operation ('xor_ln17', dfg_199.c:17) [23]  (0.99 ns)
	'sitodp' operation ('result', dfg_199.c:16) [25]  (6.28 ns)

 <State 22>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [25]  (6.28 ns)

 <State 23>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [25]  (6.28 ns)

 <State 24>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [25]  (6.28 ns)

 <State 25>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [25]  (6.28 ns)

 <State 26>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:16) [25]  (6.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
