{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536569282391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536569282391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 16:48:02 2018 " "Processing started: Mon Sep 10 16:48:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536569282391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536569282391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rtc -c rtc " "Command: quartus_map --read_settings_files=on --write_settings_files=off rtc -c rtc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536569282391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1536569282687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/24_rtc/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/24_rtc/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/key_debounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/24_rtc/rtl/rtc.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/24_rtc/rtl/rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "../rtl/rtc.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/rtc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/par/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/24_rtc/rtl/seg_bcd_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/24_rtc/rtl/seg_bcd_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_bcd_dri " "Found entity 1: seg_bcd_dri" {  } { { "../rtl/seg_bcd_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/seg_bcd_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/24_rtc/rtl/pcf8563.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/24_rtc/rtl/pcf8563.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcf8563 " "Found entity 1: pcf8563" {  } { { "../rtl/pcf8563.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/pcf8563.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536569282750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/24_rtc/rtl/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/24_rtc/rtl/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536569282765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536569282765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rtc " "Elaborating entity \"rtc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536569282781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/rtc.v" "u_i2c_dri" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/rtc.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536569282797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536569282797 "|rtc|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcf8563 pcf8563:u_pcf8563 " "Elaborating entity \"pcf8563\" for hierarchy \"pcf8563:u_pcf8563\"" {  } { { "../rtl/rtc.v" "u_pcf8563" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/rtc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536569282797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_bcd_dri seg_bcd_dri:u_seg_bcd_dri " "Elaborating entity \"seg_bcd_dri\" for hierarchy \"seg_bcd_dri:u_seg_bcd_dri\"" {  } { { "../rtl/rtc.v" "u_seg_bcd_dri" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/rtc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536569282812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/rtc.v" "u_key_debounce" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/rtc.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536569282812 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/i2c_dri.v" 40 -1 0 } } { "../rtl/seg_bcd_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/seg_bcd_dri.v" 78 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/i2c_dri.v" 45 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/i2c_dri.v" 59 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/i2c_dri.v" 58 -1 0 } } { "../rtl/pcf8563.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/pcf8563.v" 43 -1 0 } } { "../rtl/pcf8563.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/pcf8563.v" 44 -1 0 } } { "../rtl/key_debounce.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/key_debounce.v" 32 -1 0 } } { "../rtl/key_debounce.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/24_rtc/rtl/key_debounce.v" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1536569283530 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1536569283530 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536569283782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536569284388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536569284388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536569284450 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536569284450 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1536569284450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "356 " "Implemented 356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536569284450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536569284450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536569284482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 16:48:04 2018 " "Processing ended: Mon Sep 10 16:48:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536569284482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536569284482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536569284482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536569284482 ""}
