// Seed: 3400562902
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_12 = 1;
  wire id_13 = id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_6
  );
  assign id_9 = -1;
  wire id_14, id_15 = id_4, id_16;
  assign id_3 = -1;
  assign id_5 = 1;
  logic [7:0][1] id_17, id_18;
  wire id_19;
endmodule
