<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>siena_sram.c source code [linux-4.18.y/drivers/net/sfc/base/siena_sram.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/sfc/base/siena_sram.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>sfc</a>/<a href='./'>base</a>/<a href='siena_sram.c.html'>siena_sram.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2009-2018 Solarflare Communications Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="efx.h.html">"efx.h"</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="efx_impl.h.html">"efx_impl.h"</a></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">if</span> <a class="macro" href="../efsys.h.html#111" title="0" data-ref="_M/EFSYS_OPT_SIENA">EFSYS_OPT_SIENA</a></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td>			<em>void</em></td></tr>
<tr><th id="13">13</th><td>siena_sram_init(</td></tr>
<tr><th id="14">14</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="15">15</th><td>{</td></tr>
<tr><th id="16">16</th><td>	efx_nic_cfg_t *encp = &amp;(enp-&gt;en_nic_cfg);</td></tr>
<tr><th id="17">17</th><td>	efx_oword_t oword;</td></tr>
<tr><th id="18">18</th><td>	uint32_t rx_base, tx_base;</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td>	EFSYS_ASSERT3U(enp-&gt;en_magic, ==, EFX_NIC_MAGIC);</td></tr>
<tr><th id="21">21</th><td>	EFSYS_ASSERT(enp-&gt;en_family == EFX_FAMILY_SIENA);</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td>	rx_base = encp-&gt;enc_buftbl_limit;</td></tr>
<tr><th id="24">24</th><td>	tx_base = rx_base + (encp-&gt;enc_rxq_limit *</td></tr>
<tr><th id="25">25</th><td>	    EFX_RXQ_DC_NDESCS(EFX_RXQ_DC_SIZE));</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td>	<i>/* Initialize the transmit descriptor cache */</i></td></tr>
<tr><th id="28">28</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_SRM_TX_DC_BASE_ADR, tx_base);</td></tr>
<tr><th id="29">29</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_SRM_TX_DC_CFG_REG, &amp;oword);</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_TX_DC_SIZE, EFX_TXQ_DC_SIZE);</td></tr>
<tr><th id="32">32</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_TX_DC_CFG_REG, &amp;oword);</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>	<i>/* Initialize the receive descriptor cache */</i></td></tr>
<tr><th id="35">35</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_SRM_RX_DC_BASE_ADR, rx_base);</td></tr>
<tr><th id="36">36</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_SRM_RX_DC_CFG_REG, &amp;oword);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_RX_DC_SIZE, EFX_RXQ_DC_SIZE);</td></tr>
<tr><th id="39">39</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_RX_DC_CFG_REG, &amp;oword);</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>	<i>/* Set receive descriptor pre-fetch low water mark */</i></td></tr>
<tr><th id="42">42</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_RX_DC_PF_LWM, <var>56</var>);</td></tr>
<tr><th id="43">43</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_RX_DC_PF_WM_REG, &amp;oword);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>	<i>/* Set the event queue to use for SRAM updates */</i></td></tr>
<tr><th id="46">46</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_SRM_UPD_EVQ_ID, <var>0</var>);</td></tr>
<tr><th id="47">47</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_SRM_UPD_EVQ_REG, &amp;oword);</td></tr>
<tr><th id="48">48</th><td>}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#if EFSYS_OPT_DIAG</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="53">53</th><td>siena_sram_test(</td></tr>
<tr><th id="54">54</th><td>	__in		efx_nic_t *enp,</td></tr>
<tr><th id="55">55</th><td>	__in		efx_sram_pattern_fn_t func)</td></tr>
<tr><th id="56">56</th><td>{</td></tr>
<tr><th id="57">57</th><td>	efx_oword_t oword;</td></tr>
<tr><th id="58">58</th><td>	efx_qword_t qword;</td></tr>
<tr><th id="59">59</th><td>	efx_qword_t verify;</td></tr>
<tr><th id="60">60</th><td>	size_t rows;</td></tr>
<tr><th id="61">61</th><td>	<em>unsigned</em> <em>int</em> wptr;</td></tr>
<tr><th id="62">62</th><td>	<em>unsigned</em> <em>int</em> rptr;</td></tr>
<tr><th id="63">63</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>	EFSYS_ASSERT(enp-&gt;en_family == EFX_FAMILY_SIENA);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>	<i>/* Reconfigure into HALF buffer table mode */</i></td></tr>
<tr><th id="68">68</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_BUF_TBL_MODE, <var>0</var>);</td></tr>
<tr><th id="69">69</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_CFG_REG, &amp;oword);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>	<i>/*</i></td></tr>
<tr><th id="72">72</th><td><i>	 * Move the descriptor caches up to the top of SRAM, and test</i></td></tr>
<tr><th id="73">73</th><td><i>	 * all of SRAM below them. We only miss out one row here.</i></td></tr>
<tr><th id="74">74</th><td><i>	 */</i></td></tr>
<tr><th id="75">75</th><td>	rows = SIENA_SRAM_ROWS - <var>1</var>;</td></tr>
<tr><th id="76">76</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_SRM_RX_DC_BASE_ADR, rows);</td></tr>
<tr><th id="77">77</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_SRM_RX_DC_CFG_REG, &amp;oword);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_SRM_TX_DC_BASE_ADR, rows + <var>1</var>);</td></tr>
<tr><th id="80">80</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_SRM_TX_DC_CFG_REG, &amp;oword);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>	<i>/*</i></td></tr>
<tr><th id="83">83</th><td><i>	 * Write the pattern through BUF_HALF_TBL. Write</i></td></tr>
<tr><th id="84">84</th><td><i>	 * in 64 entry batches, waiting 1us in between each batch</i></td></tr>
<tr><th id="85">85</th><td><i>	 * to guarantee not to overflow the SRAM fifo</i></td></tr>
<tr><th id="86">86</th><td><i>	 */</i></td></tr>
<tr><th id="87">87</th><td>	<b>for</b> (wptr = <var>0</var>, rptr = <var>0</var>; wptr &lt; rows; ++wptr) {</td></tr>
<tr><th id="88">88</th><td>		func(wptr, B_FALSE, &amp;qword);</td></tr>
<tr><th id="89">89</th><td>		EFX_BAR_TBL_WRITEQ(enp, FR_AZ_BUF_HALF_TBL, wptr, &amp;qword);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>		<b>if</b> ((wptr - rptr) &lt; <var>64</var> &amp;&amp; wptr &lt; rows - <var>1</var>)</td></tr>
<tr><th id="92">92</th><td>			<b>continue</b>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>		EFSYS_SPIN(<var>1</var>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>		<b>for</b> (; rptr &lt;= wptr; ++rptr) {</td></tr>
<tr><th id="97">97</th><td>			func(rptr, B_FALSE, &amp;qword);</td></tr>
<tr><th id="98">98</th><td>			EFX_BAR_TBL_READQ(enp, FR_AZ_BUF_HALF_TBL, rptr,</td></tr>
<tr><th id="99">99</th><td>			    &amp;verify);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>			<b>if</b> (!EFX_QWORD_IS_EQUAL(verify, qword)) {</td></tr>
<tr><th id="102">102</th><td>				rc = EFAULT;</td></tr>
<tr><th id="103">103</th><td>				<b>goto</b> fail1;</td></tr>
<tr><th id="104">104</th><td>			}</td></tr>
<tr><th id="105">105</th><td>		}</td></tr>
<tr><th id="106">106</th><td>	}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>	<i>/* And do the same negated */</i></td></tr>
<tr><th id="109">109</th><td>	<b>for</b> (wptr = <var>0</var>, rptr = <var>0</var>; wptr &lt; rows; ++wptr) {</td></tr>
<tr><th id="110">110</th><td>		func(wptr, B_TRUE, &amp;qword);</td></tr>
<tr><th id="111">111</th><td>		EFX_BAR_TBL_WRITEQ(enp, FR_AZ_BUF_HALF_TBL, wptr, &amp;qword);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>		<b>if</b> ((wptr - rptr) &lt; <var>64</var> &amp;&amp; wptr &lt; rows - <var>1</var>)</td></tr>
<tr><th id="114">114</th><td>			<b>continue</b>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>		EFSYS_SPIN(<var>1</var>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>		<b>for</b> (; rptr &lt;= wptr; ++rptr) {</td></tr>
<tr><th id="119">119</th><td>			func(rptr, B_TRUE, &amp;qword);</td></tr>
<tr><th id="120">120</th><td>			EFX_BAR_TBL_READQ(enp, FR_AZ_BUF_HALF_TBL, rptr,</td></tr>
<tr><th id="121">121</th><td>			    &amp;verify);</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>			<b>if</b> (!EFX_QWORD_IS_EQUAL(verify, qword)) {</td></tr>
<tr><th id="124">124</th><td>				rc = EFAULT;</td></tr>
<tr><th id="125">125</th><td>				<b>goto</b> fail2;</td></tr>
<tr><th id="126">126</th><td>			}</td></tr>
<tr><th id="127">127</th><td>		}</td></tr>
<tr><th id="128">128</th><td>	}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<i>/* Restore back to FULL buffer table mode */</i></td></tr>
<tr><th id="131">131</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_BUF_TBL_MODE, <var>1</var>);</td></tr>
<tr><th id="132">132</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_CFG_REG, &amp;oword);</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>	<i>/*</i></td></tr>
<tr><th id="135">135</th><td><i>	 * We don't need to reconfigure SRAM again because the API</i></td></tr>
<tr><th id="136">136</th><td><i>	 * requires efx_nic_fini() to be called after an sram test.</i></td></tr>
<tr><th id="137">137</th><td><i>	 */</i></td></tr>
<tr><th id="138">138</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>fail2:</td></tr>
<tr><th id="141">141</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="142">142</th><td>fail1:</td></tr>
<tr><th id="143">143</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>	<i>/* Restore back to FULL buffer table mode */</i></td></tr>
<tr><th id="146">146</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_BUF_TBL_MODE, <var>1</var>);</td></tr>
<tr><th id="147">147</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_BUF_TBL_CFG_REG, &amp;oword);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#endif	/* EFSYS_OPT_DIAG */</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#<span data-ppcond="10">endif</span>	/* EFSYS_OPT_SIENA */</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
