<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p595" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_595{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_595{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_595{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_595{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_595{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t6_595{left:70px;bottom:467px;letter-spacing:0.16px;}
#t7_595{left:151px;bottom:467px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t8_595{left:150px;bottom:441px;letter-spacing:0.2px;word-spacing:0.01px;}
#t9_595{left:70px;bottom:415px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_595{left:70px;bottom:399px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tb_595{left:319px;bottom:405px;}
#tc_595{left:334px;bottom:399px;letter-spacing:-0.31px;}
#td_595{left:368px;bottom:405px;}
#te_595{left:384px;bottom:399px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tf_595{left:70px;bottom:382px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tg_595{left:371px;bottom:389px;}
#th_595{left:386px;bottom:382px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#ti_595{left:70px;bottom:365px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tj_595{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tk_595{left:70px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tl_595{left:277px;bottom:1040px;letter-spacing:0.12px;word-spacing:0.02px;}
#tm_595{left:363px;bottom:1040px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tn_595{left:77px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#to_595{left:326px;bottom:1020px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tp_595{left:77px;bottom:998px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tq_595{left:326px;bottom:998px;letter-spacing:-0.11px;}
#tr_595{left:77px;bottom:975px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ts_595{left:326px;bottom:975px;letter-spacing:-0.11px;}
#tt_595{left:77px;bottom:952px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tu_595{left:326px;bottom:952px;letter-spacing:-0.11px;}
#tv_595{left:77px;bottom:929px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tw_595{left:326px;bottom:929px;letter-spacing:-0.11px;}
#tx_595{left:77px;bottom:906px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ty_595{left:326px;bottom:906px;letter-spacing:-0.11px;}
#tz_595{left:77px;bottom:883px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t10_595{left:326px;bottom:883px;letter-spacing:-0.11px;}
#t11_595{left:77px;bottom:860px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t12_595{left:326px;bottom:860px;letter-spacing:-0.11px;}
#t13_595{left:77px;bottom:837px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_595{left:326px;bottom:837px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t15_595{left:77px;bottom:814px;letter-spacing:-0.15px;}
#t16_595{left:326px;bottom:814px;letter-spacing:-0.11px;}
#t17_595{left:77px;bottom:791px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_595{left:326px;bottom:791px;letter-spacing:-0.11px;}
#t19_595{left:77px;bottom:768px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1a_595{left:326px;bottom:768px;letter-spacing:-0.11px;}
#t1b_595{left:77px;bottom:745px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1c_595{left:326px;bottom:745px;letter-spacing:-0.11px;}
#t1d_595{left:77px;bottom:723px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_595{left:326px;bottom:723px;letter-spacing:-0.11px;}
#t1f_595{left:77px;bottom:700px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1g_595{left:326px;bottom:700px;letter-spacing:-0.1px;}
#t1h_595{left:77px;bottom:677px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_595{left:326px;bottom:677px;letter-spacing:-0.12px;}
#t1j_595{left:77px;bottom:654px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1k_595{left:326px;bottom:654px;letter-spacing:-0.12px;}
#t1l_595{left:77px;bottom:631px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_595{left:326px;bottom:631px;letter-spacing:-0.12px;}
#t1n_595{left:77px;bottom:608px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1o_595{left:326px;bottom:608px;letter-spacing:-0.11px;}
#t1p_595{left:77px;bottom:585px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1q_595{left:326px;bottom:585px;letter-spacing:-0.11px;}
#t1r_595{left:77px;bottom:562px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1s_595{left:326px;bottom:562px;letter-spacing:-0.11px;}
#t1t_595{left:80px;bottom:539px;letter-spacing:-0.11px;}
#t1u_595{left:327px;bottom:539px;letter-spacing:-0.14px;}

.s1_595{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_595{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_595{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_595{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_595{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_595{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_595{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_595{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_595{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts595" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg595Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg595" style="-webkit-user-select: none;"><object width="935" height="1210" data="595/595.svg" type="image/svg+xml" id="pdf595" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_595" class="t s1_595">Vol. 3B </span><span id="t2_595" class="t s1_595">17-7 </span>
<span id="t3_595" class="t s2_595">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_595" class="t s3_595">17.2.2.2 </span><span id="t5_595" class="t s3_595">Processor Model Specific Error Code Field, Type C: Cache Bus Controller Error Codes </span>
<span id="t6_595" class="t s4_595">17.3 </span><span id="t7_595" class="t s4_595">INCREMENTAL DECODING INFORMATION: INTEL® XEON® PROCESSOR </span>
<span id="t8_595" class="t s4_595">3400, 3500, 5500 SERIES, MACHINE ERROR CODES FOR MACHINE CHECK </span>
<span id="t9_595" class="t s5_595">Table 17-8 through Table 17-12 provide information for interpreting additional model-specific fields for memory </span>
<span id="ta_595" class="t s5_595">controller errors relating to the Intel </span>
<span id="tb_595" class="t s6_595">® </span>
<span id="tc_595" class="t s5_595">Xeon </span>
<span id="td_595" class="t s6_595">® </span>
<span id="te_595" class="t s5_595">processor 3400, 3500, 5500 series with CPUID DisplayFamily_Dis- </span>
<span id="tf_595" class="t s5_595">playSignature 06_1AH, which supports Intel </span>
<span id="tg_595" class="t s6_595">® </span>
<span id="th_595" class="t s5_595">QuickPath Interconnect links. Incremental MC error codes related to </span>
<span id="ti_595" class="t s5_595">the Intel QPI links are reported in the register banks IA32_MC0 and IA32_MC1, incremental error codes for internal </span>
<span id="tj_595" class="t s5_595">machine check are reported in the register bank IA32_MC7, and incremental error codes for the memory controller </span>
<span id="tk_595" class="t s5_595">unit are reported in the register bank IA32_MC8. </span>
<span id="tl_595" class="t s7_595">Table 17-7. </span><span id="tm_595" class="t s7_595">Type C: Cache Bus Controller Error Codes </span>
<span id="tn_595" class="t s8_595">MC4_STATUS[31:16] (MSCE) Value </span><span id="to_595" class="t s8_595">Error Description </span>
<span id="tp_595" class="t s9_595">0000_0000_0000_0001 0001H </span><span id="tq_595" class="t s9_595">Inclusion Error from Core 0. </span>
<span id="tr_595" class="t s9_595">0000_0000_0000_0010 0002H </span><span id="ts_595" class="t s9_595">Inclusion Error from Core 1. </span>
<span id="tt_595" class="t s9_595">0000_0000_0000_0011 0003H </span><span id="tu_595" class="t s9_595">Write Exclusive Error from Core 0. </span>
<span id="tv_595" class="t s9_595">0000_0000_0000_0100 0004H </span><span id="tw_595" class="t s9_595">Write Exclusive Error from Core 1. </span>
<span id="tx_595" class="t s9_595">0000_0000_0000_0101 0005H </span><span id="ty_595" class="t s9_595">Inclusion Error from FSB. </span>
<span id="tz_595" class="t s9_595">0000_0000_0000_0110 0006H </span><span id="t10_595" class="t s9_595">SNP Stall Error from FSB. </span>
<span id="t11_595" class="t s9_595">0000_0000_0000_0111 0007H </span><span id="t12_595" class="t s9_595">Write Stall Error from FSB. </span>
<span id="t13_595" class="t s9_595">0000_0000_0000_1000 0008H </span><span id="t14_595" class="t s9_595">FSB Arb Timeout Error. </span>
<span id="t15_595" class="t s9_595">0000_0000_0000_1010 000AH </span><span id="t16_595" class="t s9_595">Inclusion Error from Core 2. </span>
<span id="t17_595" class="t s9_595">0000_0000_0000_1011 000BH </span><span id="t18_595" class="t s9_595">Write Exclusive Error from Core 2. </span>
<span id="t19_595" class="t s9_595">0000_0010_0000_0000 0200H </span><span id="t1a_595" class="t s9_595">Internal Timeout Error. </span>
<span id="t1b_595" class="t s9_595">0000_0011_0000_0000 0300H </span><span id="t1c_595" class="t s9_595">Internal Timeout Error. </span>
<span id="t1d_595" class="t s9_595">0000_0100_0000_0000 0400H </span><span id="t1e_595" class="t s9_595">Intel® Cache Safe Technology Queue Full Error or Disabled-ways-in-a-set overflow. </span>
<span id="t1f_595" class="t s9_595">0000_0101_0000_0000 0500H </span><span id="t1g_595" class="t s9_595">Quiet cycle Timeout Error (correctable). </span>
<span id="t1h_595" class="t s9_595">1100_0000_0000_0010 C002H </span><span id="t1i_595" class="t s9_595">Correctable ECC event on outgoing Core 0 data. </span>
<span id="t1j_595" class="t s9_595">1100_0000_0000_0100 C004H </span><span id="t1k_595" class="t s9_595">Correctable ECC event on outgoing Core 1 data. </span>
<span id="t1l_595" class="t s9_595">1100_0000_0000_1000 C008H </span><span id="t1m_595" class="t s9_595">Correctable ECC event on outgoing Core 2 data. </span>
<span id="t1n_595" class="t s9_595">1110_0000_0000_0010 E002H </span><span id="t1o_595" class="t s9_595">Uncorrectable ECC error on outgoing Core 0 data. </span>
<span id="t1p_595" class="t s9_595">1110_0000_0000_0100 E004H </span><span id="t1q_595" class="t s9_595">Uncorrectable ECC error on outgoing Core 1 data. </span>
<span id="t1r_595" class="t s9_595">1110_0000_0000_1000 E008H </span><span id="t1s_595" class="t s9_595">Uncorrectable ECC error on outgoing Core 2 data. </span>
<span id="t1t_595" class="t s9_595">— All other encodings — </span><span id="t1u_595" class="t s9_595">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
