ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.hw_system_clocks_init,"ax",%progbits
  19              		.align	1
  20              		.global	hw_system_clocks_init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	hw_system_clocks_init:
  26              	.LFB66:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.</center></h2>
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****  * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****  * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****  *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****  *
  17:Core/Src/main.c ****  ******************************************************************************
  18:Core/Src/main.c ****  */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** // #include "mgr_bout.h"
  23:Core/Src/main.c **** #include "hw_i2c.h"
  24:Core/Src/main.c **** // #include "drv_gpioexp.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /**
  27:Core/Src/main.c ****  * @brief  The application entry point.
  28:Core/Src/main.c ****  * @retval int
  29:Core/Src/main.c ****  */
  30:Core/Src/main.c **** int main(void)
  31:Core/Src/main.c **** {
  32:Core/Src/main.c ****   /* Configure the system clocks */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 2


  33:Core/Src/main.c ****   hw_system_clocks_init();
  34:Core/Src/main.c **** 
  35:Core/Src/main.c ****   /* Configure and initialise the system tick */
  36:Core/Src/main.c ****   hw_systick_init(1000);
  37:Core/Src/main.c **** 
  38:Core/Src/main.c ****   /* Configure the system heartbeat */
  39:Core/Src/main.c ****   ASSERT_INT(heartbeat_init());
  40:Core/Src/main.c ****   heartbeat_set_pattern_mode(LED_BREATHE);
  41:Core/Src/main.c ****   heartbeat_set_poll_mode(true);
  42:Core/Src/main.c ****   heartbeat_set_period_ms(1000);
  43:Core/Src/main.c ****   heartbeat_start();
  44:Core/Src/main.c **** 
  45:Core/Src/main.c ****   /* Initialise i2c perihperal */
  46:Core/Src/main.c ****   ASSERT_INT(i2c_init(I2C_PERIPH_I2C1, I2C_SPD_STD, true));
  47:Core/Src/main.c ****   
  48:Core/Src/main.c ****   I2C1->CR1 |= (1 << 10); // Enable the ACK
  49:Core/Src/main.c ****   I2C1->CR1 |= (1 << 8);  // Generate START
  50:Core/Src/main.c ****   I2C1->DR = 0xA3;        //  send the address
  51:Core/Src/main.c ****   while (!(I2C1->SR1 & (1 << 1)))
  52:Core/Src/main.c ****     ;                                   // wait for ADDR bit to set
  53:Core/Src/main.c ****   uint8_t temp = I2C1->SR1 | I2C1->SR2; // read SR1 and SR2 to clear the ADDR bit
  54:Core/Src/main.c **** 
  55:Core/Src/main.c ****   /* Main loop */
  56:Core/Src/main.c ****   while (1)
  57:Core/Src/main.c ****   {
  58:Core/Src/main.c ****     // i2c_poll_fsm();
  59:Core/Src/main.c ****     heartbeat_poll();
  60:Core/Src/main.c ****   }
  61:Core/Src/main.c **** }
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****  * @brief System Clock Configuration
  65:Core/Src/main.c ****  * @retval None
  66:Core/Src/main.c ****  */
  67:Core/Src/main.c **** void hw_system_clocks_init(void)
  68:Core/Src/main.c **** {
  27              		.loc 1 68 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  69:Core/Src/main.c ****   /* Internal 8MHz HSI Configuration:
  70:Core/Src/main.c ****    * ON
  71:Core/Src/main.c ****    * Trim set to default = 16
  72:Core/Src/main.c ****    * Cal at startup default
  73:Core/Src/main.c ****    */
  74:Core/Src/main.c ****   RCC->CR |= RCC_CR_HSION_Pos;
  35              		.loc 1 74 3 view .LVU1
  36              		.loc 1 74 6 is_stmt 0 view .LVU2
  37 0002 394B     		ldr	r3, .L7
  38 0004 1A68     		ldr	r2, [r3]
  39              		.loc 1 74 11 view .LVU3
  40 0006 1A60     		str	r2, [r3]
  75:Core/Src/main.c ****   while (!(RCC->CR & RCC_CR_HSIRDY))
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 3


  41              		.loc 1 75 3 is_stmt 1 view .LVU4
  42              	.L2:
  43              		.loc 1 75 10 discriminator 1 view .LVU5
  44              		.loc 1 75 15 is_stmt 0 discriminator 1 view .LVU6
  45 0008 374B     		ldr	r3, .L7
  46 000a 1B68     		ldr	r3, [r3]
  47              		.loc 1 75 10 discriminator 1 view .LVU7
  48 000c 13F0020F 		tst	r3, #2
  49 0010 FAD0     		beq	.L2
  76:Core/Src/main.c ****     ;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* External 8MHz HSE Configuration:
  79:Core/Src/main.c ****    * ON
  80:Core/Src/main.c ****    * Bypass to false
  81:Core/Src/main.c ****    *
  82:Core/Src/main.c ****    */
  83:Core/Src/main.c ****   RCC->CR |= RCC_CR_HSEON;
  50              		.loc 1 83 3 is_stmt 1 view .LVU8
  51              		.loc 1 83 6 is_stmt 0 view .LVU9
  52 0012 354B     		ldr	r3, .L7
  53 0014 1A68     		ldr	r2, [r3]
  54              		.loc 1 83 11 view .LVU10
  55 0016 42F48032 		orr	r2, r2, #65536
  56 001a 1A60     		str	r2, [r3]
  84:Core/Src/main.c ****   RCC->CR &= ~RCC_CR_HSEBYP;
  57              		.loc 1 84 3 is_stmt 1 view .LVU11
  58              		.loc 1 84 6 is_stmt 0 view .LVU12
  59 001c 1A68     		ldr	r2, [r3]
  60              		.loc 1 84 11 view .LVU13
  61 001e 22F48022 		bic	r2, r2, #262144
  62 0022 1A60     		str	r2, [r3]
  85:Core/Src/main.c ****   while (!(RCC->CR & RCC_CR_HSERDY))
  63              		.loc 1 85 3 is_stmt 1 view .LVU14
  64              	.L3:
  65              		.loc 1 85 10 discriminator 1 view .LVU15
  66              		.loc 1 85 15 is_stmt 0 discriminator 1 view .LVU16
  67 0024 304B     		ldr	r3, .L7
  68 0026 1B68     		ldr	r3, [r3]
  69              		.loc 1 85 10 discriminator 1 view .LVU17
  70 0028 13F4003F 		tst	r3, #131072
  71 002c FAD0     		beq	.L3
  86:Core/Src/main.c ****     ;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Flash latency configuration:
  89:Core/Src/main.c ****    * Enable pre-fetch buffer
  90:Core/Src/main.c ****    * Disable Flash half cycle access
  91:Core/Src/main.c ****    * Set wait states (latency) to two, as main clock will be 72MHz
  92:Core/Src/main.c ****    */
  93:Core/Src/main.c ****   FLASH->ACR |= FLASH_ACR_PRFTBE;
  72              		.loc 1 93 3 is_stmt 1 view .LVU18
  73              		.loc 1 93 8 is_stmt 0 view .LVU19
  74 002e 2F4B     		ldr	r3, .L7+4
  75 0030 1A68     		ldr	r2, [r3]
  76              		.loc 1 93 14 view .LVU20
  77 0032 42F01002 		orr	r2, r2, #16
  78 0036 1A60     		str	r2, [r3]
  94:Core/Src/main.c ****   FLASH->ACR &= ~FLASH_ACR_HLFCYA;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 4


  79              		.loc 1 94 3 is_stmt 1 view .LVU21
  80              		.loc 1 94 8 is_stmt 0 view .LVU22
  81 0038 1A68     		ldr	r2, [r3]
  82              		.loc 1 94 14 view .LVU23
  83 003a 22F00802 		bic	r2, r2, #8
  84 003e 1A60     		str	r2, [r3]
  95:Core/Src/main.c ****   FLASH->ACR &= ~FLASH_ACR_LATENCY; // reset
  85              		.loc 1 95 3 is_stmt 1 view .LVU24
  86              		.loc 1 95 8 is_stmt 0 view .LVU25
  87 0040 1A68     		ldr	r2, [r3]
  88              		.loc 1 95 14 view .LVU26
  89 0042 22F00702 		bic	r2, r2, #7
  90 0046 1A60     		str	r2, [r3]
  96:Core/Src/main.c ****   FLASH->ACR |= FLASH_ACR_LATENCY_1;
  91              		.loc 1 96 3 is_stmt 1 view .LVU27
  92              		.loc 1 96 8 is_stmt 0 view .LVU28
  93 0048 1A68     		ldr	r2, [r3]
  94              		.loc 1 96 14 view .LVU29
  95 004a 42F00202 		orr	r2, r2, #2
  96 004e 1A60     		str	r2, [r3]
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Clock configuration
  99:Core/Src/main.c ****    * Disable PLL
 100:Core/Src/main.c ****    * Microcontroller clock out disabled!
 101:Core/Src/main.c ****    * USB Prescalar set for 72MHz PLL output
 102:Core/Src/main.c ****    * PLL source is 8MHz HSE clock through PREDIV1=1
 103:Core/Src/main.c ****    * ADC Prescalar set to divide by 8
 104:Core/Src/main.c ****    * APB high speed (2) set to divide by 2 = 36 MHz
 105:Core/Src/main.c ****    * APB low speed (1) set to divide by 2 = 36 MHz
 106:Core/Src/main.c ****    * PLL set to 9x from 8MHz HSE to make 72MHz
 107:Core/Src/main.c ****    * Enable PLL
 108:Core/Src/main.c ****    * AHB set to divide by 1 = 72MHz
 109:Core/Src/main.c ****    * PLL as system clock
 110:Core/Src/main.c ****    */
 111:Core/Src/main.c ****   RCC->CR &= ~RCC_CR_PLLON; // clear to allow changes
  97              		.loc 1 111 3 is_stmt 1 view .LVU30
  98              		.loc 1 111 6 is_stmt 0 view .LVU31
  99 0050 A3F58053 		sub	r3, r3, #4096
 100 0054 1A68     		ldr	r2, [r3]
 101              		.loc 1 111 11 view .LVU32
 102 0056 22F08072 		bic	r2, r2, #16777216
 103 005a 1A60     		str	r2, [r3]
 112:Core/Src/main.c ****   RCC->CFGR &= ~RCC_CFGR_MCO;
 104              		.loc 1 112 3 is_stmt 1 view .LVU33
 105              		.loc 1 112 6 is_stmt 0 view .LVU34
 106 005c 5A68     		ldr	r2, [r3, #4]
 107              		.loc 1 112 13 view .LVU35
 108 005e 22F0E062 		bic	r2, r2, #117440512
 109 0062 5A60     		str	r2, [r3, #4]
 113:Core/Src/main.c ****   RCC->CFGR &= ~RCC_CFGR_USBPRE;
 110              		.loc 1 113 3 is_stmt 1 view .LVU36
 111              		.loc 1 113 6 is_stmt 0 view .LVU37
 112 0064 5A68     		ldr	r2, [r3, #4]
 113              		.loc 1 113 13 view .LVU38
 114 0066 22F48002 		bic	r2, r2, #4194304
 115 006a 5A60     		str	r2, [r3, #4]
 114:Core/Src/main.c ****   RCC->CFGR |= RCC_CFGR_PLLSRC;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 5


 116              		.loc 1 114 3 is_stmt 1 view .LVU39
 117              		.loc 1 114 6 is_stmt 0 view .LVU40
 118 006c 5A68     		ldr	r2, [r3, #4]
 119              		.loc 1 114 13 view .LVU41
 120 006e 42F48032 		orr	r2, r2, #65536
 121 0072 5A60     		str	r2, [r3, #4]
 115:Core/Src/main.c ****   RCC->CFGR |= RCC_CFGR_ADCPRE;
 122              		.loc 1 115 3 is_stmt 1 view .LVU42
 123              		.loc 1 115 6 is_stmt 0 view .LVU43
 124 0074 5A68     		ldr	r2, [r3, #4]
 125              		.loc 1 115 13 view .LVU44
 126 0076 42F44042 		orr	r2, r2, #49152
 127 007a 5A60     		str	r2, [r3, #4]
 116:Core/Src/main.c ****   RCC->CFGR &= ~RCC_CFGR_PPRE2;
 128              		.loc 1 116 3 is_stmt 1 view .LVU45
 129              		.loc 1 116 6 is_stmt 0 view .LVU46
 130 007c 5A68     		ldr	r2, [r3, #4]
 131              		.loc 1 116 13 view .LVU47
 132 007e 22F46052 		bic	r2, r2, #14336
 133 0082 5A60     		str	r2, [r3, #4]
 117:Core/Src/main.c ****   RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 134              		.loc 1 117 3 is_stmt 1 view .LVU48
 135              		.loc 1 117 6 is_stmt 0 view .LVU49
 136 0084 5A68     		ldr	r2, [r3, #4]
 137              		.loc 1 117 13 view .LVU50
 138 0086 42F40052 		orr	r2, r2, #8192
 139 008a 5A60     		str	r2, [r3, #4]
 118:Core/Src/main.c ****   RCC->CFGR &= ~RCC_CFGR_PPRE1; // reset
 140              		.loc 1 118 3 is_stmt 1 view .LVU51
 141              		.loc 1 118 6 is_stmt 0 view .LVU52
 142 008c 5A68     		ldr	r2, [r3, #4]
 143              		.loc 1 118 13 view .LVU53
 144 008e 22F4E062 		bic	r2, r2, #1792
 145 0092 5A60     		str	r2, [r3, #4]
 119:Core/Src/main.c ****   RCC->CFGR |= RCC_CFGR_PPRE1_2;
 146              		.loc 1 119 3 is_stmt 1 view .LVU54
 147              		.loc 1 119 6 is_stmt 0 view .LVU55
 148 0094 5A68     		ldr	r2, [r3, #4]
 149              		.loc 1 119 13 view .LVU56
 150 0096 42F48062 		orr	r2, r2, #1024
 151 009a 5A60     		str	r2, [r3, #4]
 120:Core/Src/main.c ****   RCC->CFGR &= ~RCC_CFGR_PLLMULL; // reset
 152              		.loc 1 120 3 is_stmt 1 view .LVU57
 153              		.loc 1 120 6 is_stmt 0 view .LVU58
 154 009c 5A68     		ldr	r2, [r3, #4]
 155              		.loc 1 120 13 view .LVU59
 156 009e 22F47012 		bic	r2, r2, #3932160
 157 00a2 5A60     		str	r2, [r3, #4]
 121:Core/Src/main.c ****   RCC->CFGR |= RCC_CFGR_PLLMULL9;
 158              		.loc 1 121 3 is_stmt 1 view .LVU60
 159              		.loc 1 121 6 is_stmt 0 view .LVU61
 160 00a4 5A68     		ldr	r2, [r3, #4]
 161              		.loc 1 121 13 view .LVU62
 162 00a6 42F4E012 		orr	r2, r2, #1835008
 163 00aa 5A60     		str	r2, [r3, #4]
 122:Core/Src/main.c ****   RCC->CR |= RCC_CR_PLLON;
 164              		.loc 1 122 3 is_stmt 1 view .LVU63
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 6


 165              		.loc 1 122 6 is_stmt 0 view .LVU64
 166 00ac 1A68     		ldr	r2, [r3]
 167              		.loc 1 122 11 view .LVU65
 168 00ae 42F08072 		orr	r2, r2, #16777216
 169 00b2 1A60     		str	r2, [r3]
 123:Core/Src/main.c ****   while (!(RCC->CR & RCC_CR_PLLRDY))
 170              		.loc 1 123 3 is_stmt 1 view .LVU66
 171              	.L4:
 172              		.loc 1 123 10 discriminator 1 view .LVU67
 173              		.loc 1 123 15 is_stmt 0 discriminator 1 view .LVU68
 174 00b4 0C4B     		ldr	r3, .L7
 175 00b6 1B68     		ldr	r3, [r3]
 176              		.loc 1 123 10 discriminator 1 view .LVU69
 177 00b8 13F0007F 		tst	r3, #33554432
 178 00bc FAD0     		beq	.L4
 124:Core/Src/main.c ****     ;
 125:Core/Src/main.c ****   RCC->CFGR &= ~RCC_CFGR_HPRE;
 179              		.loc 1 125 3 is_stmt 1 view .LVU70
 180              		.loc 1 125 6 is_stmt 0 view .LVU71
 181 00be 0A4B     		ldr	r3, .L7
 182 00c0 5A68     		ldr	r2, [r3, #4]
 183              		.loc 1 125 13 view .LVU72
 184 00c2 22F0F002 		bic	r2, r2, #240
 185 00c6 5A60     		str	r2, [r3, #4]
 126:Core/Src/main.c ****   RCC->CFGR &= ~RCC_CFGR_SW;
 186              		.loc 1 126 3 is_stmt 1 view .LVU73
 187              		.loc 1 126 6 is_stmt 0 view .LVU74
 188 00c8 5A68     		ldr	r2, [r3, #4]
 189              		.loc 1 126 13 view .LVU75
 190 00ca 22F00302 		bic	r2, r2, #3
 191 00ce 5A60     		str	r2, [r3, #4]
 127:Core/Src/main.c ****   RCC->CFGR |= RCC_CFGR_SW_PLL;
 192              		.loc 1 127 3 is_stmt 1 view .LVU76
 193              		.loc 1 127 6 is_stmt 0 view .LVU77
 194 00d0 5A68     		ldr	r2, [r3, #4]
 195              		.loc 1 127 13 view .LVU78
 196 00d2 42F00202 		orr	r2, r2, #2
 197 00d6 5A60     		str	r2, [r3, #4]
 128:Core/Src/main.c ****   while (!(RCC->CFGR & RCC_CFGR_SWS_PLL))
 198              		.loc 1 128 3 is_stmt 1 view .LVU79
 199              	.L5:
 200              		.loc 1 128 10 discriminator 1 view .LVU80
 201              		.loc 1 128 15 is_stmt 0 discriminator 1 view .LVU81
 202 00d8 034B     		ldr	r3, .L7
 203 00da 5B68     		ldr	r3, [r3, #4]
 204              		.loc 1 128 10 discriminator 1 view .LVU82
 205 00dc 13F0080F 		tst	r3, #8
 206 00e0 FAD0     		beq	.L5
 129:Core/Src/main.c ****     ;
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Inform core libraries of change to clocks
 132:Core/Src/main.c ****    */
 133:Core/Src/main.c ****   SystemCoreClockUpdate();
 207              		.loc 1 133 3 is_stmt 1 view .LVU83
 208 00e2 FFF7FEFF 		bl	SystemCoreClockUpdate
 209              	.LVL0:
 134:Core/Src/main.c **** }
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 7


 210              		.loc 1 134 1 is_stmt 0 view .LVU84
 211 00e6 08BD     		pop	{r3, pc}
 212              	.L8:
 213              		.align	2
 214              	.L7:
 215 00e8 00100240 		.word	1073876992
 216 00ec 00200240 		.word	1073881088
 217              		.cfi_endproc
 218              	.LFE66:
 220              		.section	.text.main,"ax",%progbits
 221              		.align	1
 222              		.global	main
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	main:
 228              	.LFB65:
  31:Core/Src/main.c ****   /* Configure the system clocks */
 229              		.loc 1 31 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233 0000 08B5     		push	{r3, lr}
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 3, -8
 236              		.cfi_offset 14, -4
  33:Core/Src/main.c **** 
 237              		.loc 1 33 3 view .LVU86
 238 0002 FFF7FEFF 		bl	hw_system_clocks_init
 239              	.LVL1:
  36:Core/Src/main.c **** 
 240              		.loc 1 36 3 view .LVU87
 241 0006 4FF47A70 		mov	r0, #1000
 242 000a FFF7FEFF 		bl	hw_systick_init
 243              	.LVL2:
  39:Core/Src/main.c ****   heartbeat_set_pattern_mode(LED_BREATHE);
 244              		.loc 1 39 3 view .LVU88
 245 000e FFF7FEFF 		bl	heartbeat_init
 246              	.LVL3:
 247 0012 08B1     		cbz	r0, .L14
 248              	.L10:
  61:Core/Src/main.c **** 
 249              		.loc 1 61 1 is_stmt 0 view .LVU89
 250 0014 0120     		movs	r0, #1
 251 0016 08BD     		pop	{r3, pc}
 252              	.L14:
  40:Core/Src/main.c ****   heartbeat_set_poll_mode(true);
 253              		.loc 1 40 3 is_stmt 1 view .LVU90
 254 0018 FFF7FEFF 		bl	heartbeat_set_pattern_mode
 255              	.LVL4:
  41:Core/Src/main.c ****   heartbeat_set_period_ms(1000);
 256              		.loc 1 41 3 view .LVU91
 257 001c 0120     		movs	r0, #1
 258 001e FFF7FEFF 		bl	heartbeat_set_poll_mode
 259              	.LVL5:
  42:Core/Src/main.c ****   heartbeat_start();
 260              		.loc 1 42 3 view .LVU92
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 8


 261 0022 4FF47A70 		mov	r0, #1000
 262 0026 FFF7FEFF 		bl	heartbeat_set_period_ms
 263              	.LVL6:
  43:Core/Src/main.c **** 
 264              		.loc 1 43 3 view .LVU93
 265 002a FFF7FEFF 		bl	heartbeat_start
 266              	.LVL7:
  46:Core/Src/main.c ****   
 267              		.loc 1 46 3 view .LVU94
 268 002e 0122     		movs	r2, #1
 269 0030 0021     		movs	r1, #0
 270 0032 0846     		mov	r0, r1
 271 0034 FFF7FEFF 		bl	i2c_init
 272              	.LVL8:
 273 0038 0028     		cmp	r0, #0
 274 003a EBD1     		bne	.L10
  48:Core/Src/main.c ****   I2C1->CR1 |= (1 << 8);  // Generate START
 275              		.loc 1 48 3 view .LVU95
  48:Core/Src/main.c ****   I2C1->CR1 |= (1 << 8);  // Generate START
 276              		.loc 1 48 7 is_stmt 0 view .LVU96
 277 003c 0A4B     		ldr	r3, .L15
 278 003e 1A68     		ldr	r2, [r3]
  48:Core/Src/main.c ****   I2C1->CR1 |= (1 << 8);  // Generate START
 279              		.loc 1 48 13 view .LVU97
 280 0040 42F48062 		orr	r2, r2, #1024
 281 0044 1A60     		str	r2, [r3]
  49:Core/Src/main.c ****   I2C1->DR = 0xA3;        //  send the address
 282              		.loc 1 49 3 is_stmt 1 view .LVU98
  49:Core/Src/main.c ****   I2C1->DR = 0xA3;        //  send the address
 283              		.loc 1 49 7 is_stmt 0 view .LVU99
 284 0046 1A68     		ldr	r2, [r3]
  49:Core/Src/main.c ****   I2C1->DR = 0xA3;        //  send the address
 285              		.loc 1 49 13 view .LVU100
 286 0048 42F48072 		orr	r2, r2, #256
 287 004c 1A60     		str	r2, [r3]
  50:Core/Src/main.c ****   while (!(I2C1->SR1 & (1 << 1)))
 288              		.loc 1 50 3 is_stmt 1 view .LVU101
  50:Core/Src/main.c ****   while (!(I2C1->SR1 & (1 << 1)))
 289              		.loc 1 50 12 is_stmt 0 view .LVU102
 290 004e A322     		movs	r2, #163
 291 0050 1A61     		str	r2, [r3, #16]
  51:Core/Src/main.c ****     ;                                   // wait for ADDR bit to set
 292              		.loc 1 51 3 is_stmt 1 view .LVU103
 293              	.L11:
  51:Core/Src/main.c ****     ;                                   // wait for ADDR bit to set
 294              		.loc 1 51 10 discriminator 1 view .LVU104
  51:Core/Src/main.c ****     ;                                   // wait for ADDR bit to set
 295              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU105
 296 0052 054B     		ldr	r3, .L15
 297 0054 5B69     		ldr	r3, [r3, #20]
  51:Core/Src/main.c ****     ;                                   // wait for ADDR bit to set
 298              		.loc 1 51 10 discriminator 1 view .LVU106
 299 0056 13F0020F 		tst	r3, #2
 300 005a FAD0     		beq	.L11
  53:Core/Src/main.c **** 
 301              		.loc 1 53 3 is_stmt 1 view .LVU107
  53:Core/Src/main.c **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 9


 302              		.loc 1 53 22 is_stmt 0 view .LVU108
 303 005c 024B     		ldr	r3, .L15
 304 005e 5A69     		ldr	r2, [r3, #20]
  53:Core/Src/main.c **** 
 305              		.loc 1 53 34 view .LVU109
 306 0060 9B69     		ldr	r3, [r3, #24]
 307              	.LVL9:
 308              	.L12:
  56:Core/Src/main.c ****   {
 309              		.loc 1 56 3 is_stmt 1 discriminator 1 view .LVU110
  59:Core/Src/main.c ****   }
 310              		.loc 1 59 5 discriminator 1 view .LVU111
 311 0062 FFF7FEFF 		bl	heartbeat_poll
 312              	.LVL10:
  56:Core/Src/main.c ****   {
 313              		.loc 1 56 9 discriminator 1 view .LVU112
 314 0066 FCE7     		b	.L12
 315              	.L16:
 316              		.align	2
 317              	.L15:
 318 0068 00540040 		.word	1073763328
 319              		.cfi_endproc
 320              	.LFE65:
 322              		.section	.text.Error_Handler,"ax",%progbits
 323              		.align	1
 324              		.global	Error_Handler
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	Error_Handler:
 330              	.LFB67:
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /**
 137:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 138:Core/Src/main.c ****  * @retval None
 139:Core/Src/main.c ****  */
 140:Core/Src/main.c **** void Error_Handler(void)
 141:Core/Src/main.c **** {
 331              		.loc 1 141 1 view -0
 332              		.cfi_startproc
 333              		@ Volatile: function does not return.
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 142:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 143:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 144:Core/Src/main.c ****   __disable_irq();
 337              		.loc 1 144 3 view .LVU114
 338              	.LBB4:
 339              	.LBI4:
 340              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 10


   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 11


  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 12


 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 341              		.loc 2 140 27 view .LVU115
 342              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 343              		.loc 2 142 3 view .LVU116
 344              		.syntax unified
 345              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 346 0000 72B6     		cpsid i
 347              	@ 0 "" 2
 348              		.thumb
 349              		.syntax unified
 350              	.L18:
 351              	.LBE5:
 352              	.LBE4:
 145:Core/Src/main.c ****   while (1)
 353              		.loc 1 145 3 discriminator 1 view .LVU117
 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****   }
 354              		.loc 1 147 3 discriminator 1 view .LVU118
 145:Core/Src/main.c ****   while (1)
 355              		.loc 1 145 9 discriminator 1 view .LVU119
 356 0002 FEE7     		b	.L18
 357              		.cfi_endproc
 358              	.LFE67:
 360              		.text
 361              	.Letext0:
 362              		.file 3 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 363              		.file 4 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 364              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 365              		.file 6 "Core/Inc/mgr_heartbeat.h"
 366              		.file 7 "Core/Inc/hw_i2c.h"
 367              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 368              		.file 9 "Core/Inc/hw_systick.h"
ARM GAS  C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:19     .text.hw_system_clocks_init:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:25     .text.hw_system_clocks_init:0000000000000000 hw_system_clocks_init
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:215    .text.hw_system_clocks_init:00000000000000e8 $d
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:221    .text.main:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:227    .text.main:0000000000000000 main
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:318    .text.main:0000000000000068 $d
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:323    .text.Error_Handler:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\cc8Ctczc.s:329    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
SystemCoreClockUpdate
hw_systick_init
heartbeat_init
heartbeat_set_pattern_mode
heartbeat_set_poll_mode
heartbeat_set_period_ms
heartbeat_start
i2c_init
heartbeat_poll
