<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="relogio_module.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="relogio_module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="relogio_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="relogio_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="relogio_module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="relogio_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="relogio_module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="relogio_module.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="relogio_module.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="relogio_module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="relogio_module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="relogio_module.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="relogio_module.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="relogio_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="relogio_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="relogio_module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="relogio_module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="relogio_module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="relogio_module.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="relogio_module.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="relogio_module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="relogio_module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="relogio_module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="relogio_module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="relogio_module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="relogio_module_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="relogio_module_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="relogio_module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="relogio_module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="relogio_module_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="relogio_module_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="relogio_module_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="relogio_module_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="relogio_module_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="relogio_module_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="relogio_module_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="relogio_module_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="relogio_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1715048893" xil_pn:in_ck="2148649999949839252" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1715048893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aux_relogio_module.vhd"/>
      <outfile xil_pn:name="relogio_module.vhd"/>
      <outfile xil_pn:name="relogio_module_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715048893" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6554703809192970593" xil_pn:start_ts="1715048893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048893" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-729800348760476253" xil_pn:start_ts="1715048893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048893" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4747505476666565794" xil_pn:start_ts="1715048893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048893" xil_pn:in_ck="2148649999949839252" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1715048893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aux_relogio_module.vhd"/>
      <outfile xil_pn:name="relogio_module.vhd"/>
      <outfile xil_pn:name="relogio_module_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715048896" xil_pn:in_ck="2148649999949839252" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6839625026082964252" xil_pn:start_ts="1715048893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="relogio_module_tb_beh.prj"/>
      <outfile xil_pn:name="relogio_module_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1715048896" xil_pn:in_ck="8472802419512237210" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-292212426079745231" xil_pn:start_ts="1715048896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="relogio_module_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1715048849" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4377890401465656645" xil_pn:start_ts="1715048849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048849" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4747505476666565794" xil_pn:start_ts="1715048849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048849" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1715048849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048849" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7596197971751260551" xil_pn:start_ts="1715048849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048849" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1715048849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048849" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="166129359035501228" xil_pn:start_ts="1715048849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048856" xil_pn:in_ck="-1265334067977158503" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-390410247424353697" xil_pn:start_ts="1715048849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="relogio_module.lso"/>
      <outfile xil_pn:name="relogio_module.ngc"/>
      <outfile xil_pn:name="relogio_module.ngr"/>
      <outfile xil_pn:name="relogio_module.prj"/>
      <outfile xil_pn:name="relogio_module.stx"/>
      <outfile xil_pn:name="relogio_module.syr"/>
      <outfile xil_pn:name="relogio_module.xst"/>
      <outfile xil_pn:name="relogio_module_vhdl.prj"/>
      <outfile xil_pn:name="relogio_module_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1715048856" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2697066792549279602" xil_pn:start_ts="1715048856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715048860" xil_pn:in_ck="-9173009276794714238" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6518825925808600399" xil_pn:start_ts="1715048856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="relogio_module.bld"/>
      <outfile xil_pn:name="relogio_module.ngd"/>
      <outfile xil_pn:name="relogio_module_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1715048864" xil_pn:in_ck="-9173009276794714237" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1715048860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="relogio_module.pcf"/>
      <outfile xil_pn:name="relogio_module_map.map"/>
      <outfile xil_pn:name="relogio_module_map.mrp"/>
      <outfile xil_pn:name="relogio_module_map.ncd"/>
      <outfile xil_pn:name="relogio_module_map.ngm"/>
      <outfile xil_pn:name="relogio_module_map.xrpt"/>
      <outfile xil_pn:name="relogio_module_summary.xml"/>
      <outfile xil_pn:name="relogio_module_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1715048876" xil_pn:in_ck="4920836640398417948" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1715048864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="relogio_module.ncd"/>
      <outfile xil_pn:name="relogio_module.pad"/>
      <outfile xil_pn:name="relogio_module.par"/>
      <outfile xil_pn:name="relogio_module.ptwx"/>
      <outfile xil_pn:name="relogio_module.unroutes"/>
      <outfile xil_pn:name="relogio_module.xpi"/>
      <outfile xil_pn:name="relogio_module_pad.csv"/>
      <outfile xil_pn:name="relogio_module_pad.txt"/>
      <outfile xil_pn:name="relogio_module_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1715048876" xil_pn:in_ck="-9173009276794714369" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1715048873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="relogio_module.twr"/>
      <outfile xil_pn:name="relogio_module.twx"/>
    </transform>
  </transforms>

</generated_project>
