#! /home/ghp7482/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/ghp7482/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/ghp7482/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/ghp7482/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/ghp7482/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/ghp7482/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555722ea20 .scope module, "RAM32_1RW1R" "RAM32_1RW1R" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "EN0";
    .port_info 2 /INPUT 5 "A0";
    .port_info 3 /INPUT 8 "WE0";
    .port_info 4 /INPUT 64 "Di0";
    .port_info 5 /OUTPUT 64 "Do0";
    .port_info 6 /INPUT 1 "EN1";
    .port_info 7 /INPUT 5 "A1";
    .port_info 8 /OUTPUT 64 "Do1";
P_0x555557201f60 .param/l "BITS" 0 2 3, +C4<00000000000000000000000000000101>;
o0x7fba4584e018 .functor BUFZ 5, c4<zzzzz>; HiZ drive
v0x55555722dca0_0 .net "A0", 4 0, o0x7fba4584e018;  0 drivers
o0x7fba4584e048 .functor BUFZ 5, c4<zzzzz>; HiZ drive
v0x55555722d4d0_0 .net "A1", 4 0, o0x7fba4584e048;  0 drivers
o0x7fba4584e078 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555722cd00_0 .net "CLK", 0 0, o0x7fba4584e078;  0 drivers
o0x7fba4584e0a8 .functor BUFZ 64, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55555722c530_0 .net "Di0", 63 0, o0x7fba4584e0a8;  0 drivers
v0x555557202c90_0 .var "Do0", 63 0;
v0x555557202720_0 .var "Do1", 63 0;
o0x7fba4584e138 .functor BUFZ 1, c4<z>; HiZ drive
v0x555557202960_0 .net "EN0", 0 0, o0x7fba4584e138;  0 drivers
o0x7fba4584e168 .functor BUFZ 1, c4<z>; HiZ drive
v0x555557254c60_0 .net "EN1", 0 0, o0x7fba4584e168;  0 drivers
v0x555557254d20 .array "RAM", 0 31, 63 0;
o0x7fba4584e198 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x555557254de0_0 .net "WE0", 7 0, o0x7fba4584e198;  0 drivers
S_0x55555722ed30 .scope generate, "BYTE[0]" "BYTE[0]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x55555722ef10 .param/l "i" 1 2 31, +C4<00>;
E_0x55555723bd70 .event posedge, v0x55555722cd00_0;
S_0x55555722efb0 .scope generate, "BYTE[1]" "BYTE[1]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x55555722f190 .param/l "i" 1 2 31, +C4<01>;
S_0x55555722f230 .scope generate, "BYTE[2]" "BYTE[2]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x55555722f410 .param/l "i" 1 2 31, +C4<010>;
S_0x55555722f4d0 .scope generate, "BYTE[3]" "BYTE[3]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x55555722f6b0 .param/l "i" 1 2 31, +C4<011>;
S_0x55555722f790 .scope generate, "BYTE[4]" "BYTE[4]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x55555722f9c0 .param/l "i" 1 2 31, +C4<0100>;
S_0x55555722faa0 .scope generate, "BYTE[5]" "BYTE[5]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x55555722fc80 .param/l "i" 1 2 31, +C4<0101>;
S_0x55555722fd60 .scope generate, "BYTE[6]" "BYTE[6]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x55555722ff40 .param/l "i" 1 2 31, +C4<0110>;
S_0x555557230020 .scope generate, "BYTE[7]" "BYTE[7]" 2 31, 2 31 0, S_0x55555722ea20;
 .timescale 0 0;
P_0x555557230200 .param/l "i" 1 2 31, +C4<0111>;
    .scope S_0x55555722ed30;
T_0 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 0, 4;
T_0.2 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55555722efb0;
T_1 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 4, 5;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55555722f230;
T_2 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 4, 5;
T_2.2 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555722f4d0;
T_3 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 4, 5;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55555722f790;
T_4 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 4, 5;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55555722faa0;
T_5 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 40, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 4, 5;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55555722fd60;
T_6 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 48, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 4, 5;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555557230020;
T_7 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557202960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x555557254de0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55555722c530_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x55555722dca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 56, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557254d20, 4, 5;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55555722ea20;
T_8 ;
    %wait E_0x55555723bd70;
    %load/vec4 v0x555557254c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55555722d4d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555557254d20, 4;
    %assign/vec4 v0x555557202720_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/ghp7482/projects/LLM4Microwatt/verilog/rtl/deps/RAM32_1RW1R.v";
