Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 15:51:31 2024
| Host         : LAPTOP-O3BSDE06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (354)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (354)
--------------------------------
 There are 354 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.253        0.000                      0                  707        0.014        0.000                      0                  707       15.000        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          
sysclk                             {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.283        0.000                      0                  699        0.194        0.000                      0                  699       19.500        0.000                       0                   356  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                              15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.253        0.000                      0                  699        0.194        0.000                      0                  699       19.500        0.000                       0                   356  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.253        0.000                      0                  699        0.014        0.000                      0                  699  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.253        0.000                      0                  699        0.014        0.000                      0                  699  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0         38.243        0.000                      0                    8        0.377        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         38.243        0.000                      0                    8        0.196        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       38.243        0.000                      0                    8        0.196        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1       38.273        0.000                      0                    8        0.377        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.283ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.150    39.201    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.446    design_1_i/top_0/U0/display_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.283    

Slack (MET) :             33.283ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.150    39.201    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.446    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.283    

Slack (MET) :             33.283ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.150    39.201    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.446    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.283    

Slack (MET) :             33.283ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.150    39.201    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.446    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.283    

Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.776    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.776    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.776    design_1_i/top_0/U0/display_buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.776    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.364ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.776    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.364    

Slack (MET) :             33.364ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.150    39.205    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.776    design_1_i/top_0/U0/display_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/Q
                         net (fo=1, routed)           0.168    -0.157    design_1_i/top_0/U0/animation/screen_buffer[21]
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.112 r  design_1_i/top_0/U0/animation/display_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/top_0/U0/animation_n_42
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/C
                         clock pessimism              0.272    -0.427    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.121    -0.306    design_1_i/top_0/U0/display_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.261ns (74.549%)  route 0.089ns (25.451%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.236    design_1_i/top_0/U0/display_buffer_reg_n_0_[7]
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.191 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X108Y108       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.116 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    design_1_i/top_0/U0/scol[7]
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.134    -0.319    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/Q
                         net (fo=1, routed)           0.128    -0.197    design_1_i/top_0/U0/animation/Q[2]
    SLICE_X111Y111       LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  design_1_i/top_0/U0/animation/display_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/top_0/U0/animation_n_32
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.250    -0.450    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.092    -0.358    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.259ns (72.704%)  route 0.097ns (27.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X106Y113       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[46]/Q
                         net (fo=1, routed)           0.097    -0.231    design_1_i/top_0/U0/data2[6]
    SLICE_X108Y112       LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  design_1_i/top_0/U0/scol[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/top_0/U0/scol[6]_i_2_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I0_O)      0.073    -0.113 r  design_1_i/top_0/U0/scol_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    design_1_i/top_0/U0/scol[6]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.319    design_1_i/top_0/U0/scol_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[3]/Q
                         net (fo=2, routed)           0.159    -0.247    design_1_i/top_0/U0/row[3]
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.908    -0.784    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
                         clock pessimism              0.253    -0.531    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.070    -0.461    design_1_i/top_0/U0/srow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/Q
                         net (fo=2, routed)           0.165    -0.161    design_1_i/top_0/U0/animation/VUT_LOGO[4]
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                         clock pessimism              0.252    -0.451    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.076    -0.375    design_1_i/top_0/U0/animation/screen_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.529%)  route 0.162ns (53.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/Q
                         net (fo=2, routed)           0.162    -0.162    design_1_i/top_0/U0/animation/VUT_LOGO[63]
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/C
                         clock pessimism              0.252    -0.449    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072    -0.377    design_1_i/top_0/U0/animation/screen_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.235%)  route 0.116ns (31.765%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X109Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.212    design_1_i/top_0/U0/data4[4]
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[4]_i_3_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I1_O)      0.064    -0.103 r  design_1_i/top_0/U0/scol_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    design_1_i/top_0/U0/scol[4]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.319    design_1_i/top_0/U0/scol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.714    -0.468    design_1_i/top_0/U0/animation/clk
    SLICE_X110Y113       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/Q
                         net (fo=2, routed)           0.186    -0.141    design_1_i/top_0/U0/animation/VUT_LOGO[44]
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                         clock pessimism              0.272    -0.433    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.075    -0.358    design_1_i/top_0/U0/animation/screen_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.248ns (68.648%)  route 0.113ns (31.352%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[56]/Q
                         net (fo=1, routed)           0.113    -0.212    design_1_i/top_0/U0/data0[0]
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[0]_i_2_n_0
    SLICE_X111Y108       MUXF7 (Prop_muxf7_I0_O)      0.062    -0.105 r  design_1_i/top_0/U0/scol_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol[0]
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
                         clock pessimism              0.272    -0.427    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.105    -0.322    design_1_i/top_0/U0/scol_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.333ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.333    

Slack (MET) :             33.333ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/Q
                         net (fo=1, routed)           0.168    -0.157    design_1_i/top_0/U0/animation/screen_buffer[21]
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.112 r  design_1_i/top_0/U0/animation/display_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/top_0/U0/animation_n_42
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/C
                         clock pessimism              0.272    -0.427    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.121    -0.306    design_1_i/top_0/U0/display_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.261ns (74.549%)  route 0.089ns (25.451%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.236    design_1_i/top_0/U0/display_buffer_reg_n_0_[7]
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.191 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X108Y108       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.116 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    design_1_i/top_0/U0/scol[7]
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.134    -0.319    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/Q
                         net (fo=1, routed)           0.128    -0.197    design_1_i/top_0/U0/animation/Q[2]
    SLICE_X111Y111       LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  design_1_i/top_0/U0/animation/display_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/top_0/U0/animation_n_32
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.250    -0.450    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.092    -0.358    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.259ns (72.704%)  route 0.097ns (27.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X106Y113       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[46]/Q
                         net (fo=1, routed)           0.097    -0.231    design_1_i/top_0/U0/data2[6]
    SLICE_X108Y112       LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  design_1_i/top_0/U0/scol[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/top_0/U0/scol[6]_i_2_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I0_O)      0.073    -0.113 r  design_1_i/top_0/U0/scol_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    design_1_i/top_0/U0/scol[6]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.319    design_1_i/top_0/U0/scol_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[3]/Q
                         net (fo=2, routed)           0.159    -0.247    design_1_i/top_0/U0/row[3]
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.908    -0.784    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
                         clock pessimism              0.253    -0.531    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.070    -0.461    design_1_i/top_0/U0/srow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/Q
                         net (fo=2, routed)           0.165    -0.161    design_1_i/top_0/U0/animation/VUT_LOGO[4]
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                         clock pessimism              0.252    -0.451    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.076    -0.375    design_1_i/top_0/U0/animation/screen_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.529%)  route 0.162ns (53.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/Q
                         net (fo=2, routed)           0.162    -0.162    design_1_i/top_0/U0/animation/VUT_LOGO[63]
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/C
                         clock pessimism              0.252    -0.449    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072    -0.377    design_1_i/top_0/U0/animation/screen_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.235%)  route 0.116ns (31.765%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X109Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.212    design_1_i/top_0/U0/data4[4]
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[4]_i_3_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I1_O)      0.064    -0.103 r  design_1_i/top_0/U0/scol_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    design_1_i/top_0/U0/scol[4]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.319    design_1_i/top_0/U0/scol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.714    -0.468    design_1_i/top_0/U0/animation/clk
    SLICE_X110Y113       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/Q
                         net (fo=2, routed)           0.186    -0.141    design_1_i/top_0/U0/animation/VUT_LOGO[44]
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                         clock pessimism              0.272    -0.433    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.075    -0.358    design_1_i/top_0/U0/animation/screen_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.248ns (68.648%)  route 0.113ns (31.352%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[56]/Q
                         net (fo=1, routed)           0.113    -0.212    design_1_i/top_0/U0/data0[0]
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[0]_i_2_n_0
    SLICE_X111Y108       MUXF7 (Prop_muxf7_I0_O)      0.062    -0.105 r  design_1_i/top_0/U0/scol_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol[0]
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
                         clock pessimism              0.272    -0.427    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.105    -0.322    design_1_i/top_0/U0/scol_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y101   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.333ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.333    

Slack (MET) :             33.333ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/Q
                         net (fo=1, routed)           0.168    -0.157    design_1_i/top_0/U0/animation/screen_buffer[21]
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.112 r  design_1_i/top_0/U0/animation/display_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/top_0/U0/animation_n_42
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/C
                         clock pessimism              0.272    -0.427    
                         clock uncertainty            0.180    -0.247    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.121    -0.126    design_1_i/top_0/U0/display_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.261ns (74.549%)  route 0.089ns (25.451%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.236    design_1_i/top_0/U0/display_buffer_reg_n_0_[7]
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.191 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X108Y108       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.116 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    design_1_i/top_0/U0/scol[7]
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.134    -0.139    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/Q
                         net (fo=1, routed)           0.128    -0.197    design_1_i/top_0/U0/animation/Q[2]
    SLICE_X111Y111       LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  design_1_i/top_0/U0/animation/display_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/top_0/U0/animation_n_32
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.250    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.092    -0.178    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.259ns (72.704%)  route 0.097ns (27.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X106Y113       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[46]/Q
                         net (fo=1, routed)           0.097    -0.231    design_1_i/top_0/U0/data2[6]
    SLICE_X108Y112       LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  design_1_i/top_0/U0/scol[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/top_0/U0/scol[6]_i_2_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I0_O)      0.073    -0.113 r  design_1_i/top_0/U0/scol_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    design_1_i/top_0/U0/scol[6]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.139    design_1_i/top_0/U0/scol_reg[6]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[3]/Q
                         net (fo=2, routed)           0.159    -0.247    design_1_i/top_0/U0/row[3]
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.908    -0.784    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
                         clock pessimism              0.253    -0.531    
                         clock uncertainty            0.180    -0.350    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.070    -0.280    design_1_i/top_0/U0/srow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/Q
                         net (fo=2, routed)           0.165    -0.161    design_1_i/top_0/U0/animation/VUT_LOGO[4]
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                         clock pessimism              0.252    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.076    -0.195    design_1_i/top_0/U0/animation/screen_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.529%)  route 0.162ns (53.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/Q
                         net (fo=2, routed)           0.162    -0.162    design_1_i/top_0/U0/animation/VUT_LOGO[63]
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/C
                         clock pessimism              0.252    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072    -0.197    design_1_i/top_0/U0/animation/screen_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.235%)  route 0.116ns (31.765%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X109Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.212    design_1_i/top_0/U0/data4[4]
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[4]_i_3_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I1_O)      0.064    -0.103 r  design_1_i/top_0/U0/scol_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    design_1_i/top_0/U0/scol[4]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.139    design_1_i/top_0/U0/scol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.714    -0.468    design_1_i/top_0/U0/animation/clk
    SLICE_X110Y113       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/Q
                         net (fo=2, routed)           0.186    -0.141    design_1_i/top_0/U0/animation/VUT_LOGO[44]
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                         clock pessimism              0.272    -0.433    
                         clock uncertainty            0.180    -0.253    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.075    -0.178    design_1_i/top_0/U0/animation/screen_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.248ns (68.648%)  route 0.113ns (31.352%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[56]/Q
                         net (fo=1, routed)           0.113    -0.212    design_1_i/top_0/U0/data0[0]
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[0]_i_2_n_0
    SLICE_X111Y108       MUXF7 (Prop_muxf7_I0_O)      0.062    -0.105 r  design_1_i/top_0/U0/scol_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol[0]
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
                         clock pessimism              0.272    -0.427    
                         clock uncertainty            0.180    -0.247    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.105    -0.142    design_1_i/top_0/U0/scol_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[30]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.860ns (14.989%)  route 4.878ns (85.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.156     4.503 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.660     5.163    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/clk
    SLICE_X108Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.593    39.351    
                         clock uncertainty           -0.180    39.171    
    SLICE_X108Y113       FDSE (Setup_fdse_C_S)       -0.755    38.416    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[55]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.828ns (13.717%)  route 5.208ns (86.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.990     5.461    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y107       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.333ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.333    

Slack (MET) :             33.333ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.828ns (13.830%)  route 5.159ns (86.170%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.058    -0.575    design_1_i/top_0/U0/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/top_0/U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.119 r  design_1_i/top_0/U0/cnt_reg[14]/Q
                         net (fo=2, routed)           1.048     0.929    design_1_i/top_0/U0/cnt[14]
    SLICE_X111Y100       LUT6 (Prop_lut6_I1_O)        0.124     1.053 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=2, routed)           1.030     2.083    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.124     2.207 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.141     4.347    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X108Y111       LUT4 (Prop_lut4_I3_O)        0.124     4.471 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.941     5.412    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    38.762    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[49]/C
                         clock pessimism              0.593    39.355    
                         clock uncertainty           -0.180    39.175    
    SLICE_X106Y108       FDSE (Setup_fdse_C_S)       -0.429    38.746    design_1_i/top_0/U0/display_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 33.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[21]/Q
                         net (fo=1, routed)           0.168    -0.157    design_1_i/top_0/U0/animation/screen_buffer[21]
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.112 r  design_1_i/top_0/U0/animation/display_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/top_0/U0/animation_n_42
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[21]/C
                         clock pessimism              0.272    -0.427    
                         clock uncertainty            0.180    -0.247    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.121    -0.126    design_1_i/top_0/U0/display_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.261ns (74.549%)  route 0.089ns (25.451%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.236    design_1_i/top_0/U0/display_buffer_reg_n_0_[7]
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.191 r  design_1_i/top_0/U0/scol[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/top_0/U0/scol[7]_i_3_n_0
    SLICE_X108Y108       MUXF7 (Prop_muxf7_I1_O)      0.075    -0.116 r  design_1_i/top_0/U0/scol_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    design_1_i/top_0/U0/scol[7]
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.134    -0.139    design_1_i/top_0/U0/scol_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X113Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/Q
                         net (fo=1, routed)           0.128    -0.197    design_1_i/top_0/U0/animation/Q[2]
    SLICE_X111Y111       LUT4 (Prop_lut4_I3_O)        0.045    -0.152 r  design_1_i/top_0/U0/animation/display_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/top_0/U0/animation_n_32
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y111       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.250    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X111Y111       FDRE (Hold_fdre_C_D)         0.092    -0.178    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.259ns (72.704%)  route 0.097ns (27.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X106Y113       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[46]/Q
                         net (fo=1, routed)           0.097    -0.231    design_1_i/top_0/U0/data2[6]
    SLICE_X108Y112       LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  design_1_i/top_0/U0/scol[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/top_0/U0/scol[6]_i_2_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I0_O)      0.073    -0.113 r  design_1_i/top_0/U0/scol_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    design_1_i/top_0/U0/scol[6]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.139    design_1_i/top_0/U0/scol_reg[6]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[3]/Q
                         net (fo=2, routed)           0.159    -0.247    design_1_i/top_0/U0/row[3]
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.908    -0.784    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
                         clock pessimism              0.253    -0.531    
                         clock uncertainty            0.180    -0.350    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.070    -0.280    design_1_i/top_0/U0/srow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[4]/Q
                         net (fo=2, routed)           0.165    -0.161    design_1_i/top_0/U0/animation/VUT_LOGO[4]
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                         clock pessimism              0.252    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.076    -0.195    design_1_i/top_0/U0/animation/screen_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.529%)  route 0.162ns (53.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[63]/Q
                         net (fo=2, routed)           0.162    -0.162    design_1_i/top_0/U0/animation/VUT_LOGO[63]
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X106Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[63]/C
                         clock pessimism              0.252    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072    -0.197    design_1_i/top_0/U0/animation/screen_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.235%)  route 0.116ns (31.765%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.713    -0.469    design_1_i/top_0/U0/clk
    SLICE_X109Y113       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.328 r  design_1_i/top_0/U0/display_buffer_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.212    design_1_i/top_0/U0/data4[4]
    SLICE_X108Y112       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[4]_i_3_n_0
    SLICE_X108Y112       MUXF7 (Prop_muxf7_I1_O)      0.064    -0.103 r  design_1_i/top_0/U0/scol_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    design_1_i/top_0/U0/scol[4]
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134    -0.139    design_1_i/top_0/U0/scol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.714    -0.468    design_1_i/top_0/U0/animation/clk
    SLICE_X110Y113       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[44]/Q
                         net (fo=2, routed)           0.186    -0.141    design_1_i/top_0/U0/animation/VUT_LOGO[44]
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.987    -0.705    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y112       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                         clock pessimism              0.272    -0.433    
                         clock uncertainty            0.180    -0.253    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.075    -0.178    design_1_i/top_0/U0/animation/screen_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.248ns (68.648%)  route 0.113ns (31.352%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[56]/Q
                         net (fo=1, routed)           0.113    -0.212    design_1_i/top_0/U0/data0[0]
    SLICE_X111Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  design_1_i/top_0/U0/scol[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/scol[0]_i_2_n_0
    SLICE_X111Y108       MUXF7 (Prop_muxf7_I0_O)      0.062    -0.105 r  design_1_i/top_0/U0/scol_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/top_0/U0/scol[0]
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
                         clock pessimism              0.272    -0.427    
                         clock uncertainty            0.180    -0.247    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.105    -0.142    design_1_i/top_0/U0/scol_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.500ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.361    38.850    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.500    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.500ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.361    38.850    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.500    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.180    39.214    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.809    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.500ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.361    38.850    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.500    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    

Slack (MET) :             38.542ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.180    39.211    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.892    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.150    39.244    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.839    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.839    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.150    39.244    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.839    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.839    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.150    39.244    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.839    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.839    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.253%)  route 0.627ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.627     0.566    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.394    
                         clock uncertainty           -0.150    39.244    
    SLICE_X111Y113       FDCE (Recov_fdce_C_CLR)     -0.405    38.839    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.839    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.530ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.150    39.241    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.361    38.880    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.530    

Slack (MET) :             38.572ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.150    39.241    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.922    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.572    

Slack (MET) :             38.572ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.150    39.241    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.922    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.572    

Slack (MET) :             38.572ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.783%)  route 0.411ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 38.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.061 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.411     0.350    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.852    38.758    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.391    
                         clock uncertainty           -0.150    39.241    
    SLICE_X112Y117       FDCE (Recov_fdce_C_CLR)     -0.319    38.922    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 38.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.313%)  route 0.156ns (48.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.156    -0.147    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X112Y117       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.986    -0.706    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X112Y117       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.766%)  route 0.229ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X112Y111       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.302 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.229    -0.074    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X111Y113       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.453    
    SLICE_X111Y113       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.472    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 4.101ns (34.659%)  route 7.732ns (65.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.051    -0.582    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.064 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.732     7.669    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    11.252 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.252    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 4.056ns (34.469%)  route 7.712ns (65.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           7.712     7.588    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600    11.188 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.188    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.664ns  (logic 4.027ns (34.525%)  route 7.637ns (65.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.056    -0.577    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           7.637     7.516    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    11.087 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.087    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.620ns  (logic 3.976ns (34.218%)  route 7.644ns (65.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.644     7.332    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.853 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.853    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.403ns  (logic 4.146ns (39.855%)  route 6.257ns (60.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.051    -0.582    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.064 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           6.257     6.193    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628     9.822 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.822    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 4.139ns (40.010%)  route 6.206ns (59.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.206     6.145    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.766 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.766    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 4.009ns (39.427%)  route 6.160ns (60.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.160     5.848    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553     9.401 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.401    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 4.042ns (57.898%)  route 2.939ns (42.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           2.939     2.879    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.403 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.403    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 4.001ns (57.118%)  route 3.004ns (42.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.004     2.692    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         3.545     6.237 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.237    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 3.998ns (57.292%)  route 2.980ns (42.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.980     2.668    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         3.542     6.210 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.210    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.372ns (74.633%)  route 0.466ns (25.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.637    -0.546    design_1_i/top_0/U0/clk
    SLICE_X113Y97        FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.466     0.061    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.292 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.292    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.463ns (81.057%)  route 0.342ns (18.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.342     0.006    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.335     1.341 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.341    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.463ns (76.770%)  route 0.443ns (23.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.443     0.037    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.358 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.358    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.414ns (76.906%)  route 0.425ns (23.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.425     0.101    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.374 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.374    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.440ns (73.380%)  route 0.522ns (26.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.637    -0.546    design_1_i/top_0/U0/clk
    SLICE_X113Y97        FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.522     0.105    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.417 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.417    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.488ns (75.147%)  route 0.492ns (24.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X112Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.492     0.109    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.433 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.433    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.369ns (64.079%)  route 0.767ns (35.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           0.767     0.441    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         1.228     1.669 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.669    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.374ns (64.103%)  route 0.769ns (35.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           0.769     0.445    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     1.678 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.678    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.383ns (60.824%)  route 0.891ns (39.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.891     0.485    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         1.242     1.728 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.728    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.421ns (62.051%)  route 0.869ns (37.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.869     0.463    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.743 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.743    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 4.101ns (34.659%)  route 7.732ns (65.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.051    -0.582    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.064 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.732     7.669    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    11.252 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.252    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 4.056ns (34.469%)  route 7.712ns (65.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           7.712     7.588    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600    11.188 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.188    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.664ns  (logic 4.027ns (34.525%)  route 7.637ns (65.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.056    -0.577    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           7.637     7.516    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    11.087 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.087    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.620ns  (logic 3.976ns (34.218%)  route 7.644ns (65.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.644     7.332    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.853 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.853    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.403ns  (logic 4.146ns (39.855%)  route 6.257ns (60.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.051    -0.582    design_1_i/top_0/U0/clk
    SLICE_X108Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518    -0.064 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           6.257     6.193    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628     9.822 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.822    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 4.139ns (40.010%)  route 6.206ns (59.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.206     6.145    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.766 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.766    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 4.009ns (39.427%)  route 6.160ns (60.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.160     5.848    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553     9.401 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.401    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 4.042ns (57.898%)  route 2.939ns (42.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X108Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.061 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           2.939     2.879    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.403 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.403    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 4.001ns (57.118%)  route 3.004ns (42.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.004     2.692    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         3.545     6.237 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.237    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 3.998ns (57.292%)  route 2.980ns (42.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.980     2.668    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         3.542     6.210 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.210    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.372ns (74.633%)  route 0.466ns (25.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.637    -0.546    design_1_i/top_0/U0/clk
    SLICE_X113Y97        FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.466     0.061    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.292 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.292    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.463ns (81.057%)  route 0.342ns (18.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.342     0.006    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.335     1.341 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.341    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.463ns (76.770%)  route 0.443ns (23.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X113Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.443     0.037    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.358 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.358    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.414ns (76.906%)  route 0.425ns (23.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.425     0.101    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.374 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.374    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.440ns (73.380%)  route 0.522ns (26.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.637    -0.546    design_1_i/top_0/U0/clk
    SLICE_X113Y97        FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.522     0.105    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.417 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.417    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.488ns (75.147%)  route 0.492ns (24.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X112Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.492     0.109    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.433 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.433    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.369ns (64.079%)  route 0.767ns (35.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/clk
    SLICE_X111Y112       FDRE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           0.767     0.441    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         1.228     1.669 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.669    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.374ns (64.103%)  route 0.769ns (35.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X111Y108       FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           0.769     0.445    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     1.678 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.678    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.383ns (60.824%)  route 0.891ns (39.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.891     0.485    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         1.242     1.728 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.728    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.421ns (62.051%)  route 0.869ns (37.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.869     0.463    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.743 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.743    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





