module binary_to_seven_segment(
    input logic [3:0] binary_in,
    output logic [6:0] seven_seg_out
);

    always_comb begin
        case(binary_in)
            4'b0000: seven_seg_out = 7'b1000000; // 0
            4'b0001: seven_seg_out = 7'b1111001; // 1
            4'b0010: seven_seg_out = 7'b0100100; // 2
            4'b0011: seven_seg_out = 7'b0110000; // 3
            4'b0100: seven_seg_out = 7'b0011001; // 4
            4'b0101: seven_seg_out = 7'b0010010; // 5
            4'b0110: seven_seg_out = 7'b0000010; // 6
            4'b0111: seven_seg_out = 7'b1111000; // 7
            4'b1000: seven_seg_out = 7'b0000000; // 8
            4'b1001: seven_seg_out = 7'b0010000; // 9
            default: seven_seg_out = 7'b1111111; // Default case
        endcase
    end
endmodule
