
Register address		Bit			Description

0x02								0				EN: Reserved
0x02								1				RXDEN: Rx part of an FPGA enabled, when 1. Disabled when 0.
0x02								2				TXDEN: Tx part of an FPGA enabled, when 1. Disabled when 0.
0x02								3				RXEN: Enable LMS' RX part. Keep it always 1.
0x02								4				TXEN: Enable LMS' TX part. Keep it always 1.
0x02								5				RXSRC: Rx source: NCO when 0, LMS' ADC data when 1.

0x03								0				RESET: Reset an FPGA logic when 0, normal operation when 1.

