verilog work "ipcore_dir/sinus.v"
verilog work "slave.v"
verilog work "make_sig.v"
verilog work "ipcore_dir/mem.v"
verilog work "generate_sinus.v"
verilog work "controller.v"
verilog work "controller_test.v"
verilog work "D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v"
