###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID eecad12.eas.asu.edu)
#  Generated on:      Sun Nov 26 17:32:09 2023
#  Design:            GCN
#  Command:           report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                        14      53.188      16.423
Inverters                       0       0.000       0.000
Integrated Clock Gates          0       0.000       0.000
Non-Integrated Clock Gates      0       0.000       0.000
Clock Logic                     0       0.000       0.000
All                            14      53.188      16.423
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      730.020
Leaf      4156.272
Total     4886.292
--------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     16.422     19.010     35.432
Leaf     356.115    117.380    473.496
Total    372.538    136.390    508.928
--------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
1083     356.115     0.329       0.000      0.329    0.329
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                               Over Target
-----------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       4       30.8        11.9       18.4    46.5    {1 <= 20.0ps, 2 <= 40.0ps, 1 <= 60.0ps}         -
Leaf        100.0      11       49.1         6.7       39.5    59.8    {1 <= 40.0ps, 10 <= 60.0ps}                     -
-----------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx16f_ASAP7_75t_R    buffer      3        15.396
BUFx12f_ASAP7_75t_R    buffer      3        12.597
BUFx12_ASAP7_75t_R     buffer      1         3.732
BUFx10_ASAP7_75t_R     buffer      5        16.330
BUFx8_ASAP7_75t_R      buffer      1         2.799
BUFx6f_ASAP7_75t_R     buffer      1         2.333
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                                                                                                   (Ohms)                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk           1083         0        0       0           0           0        0       14      0        0         0          5       100    207.656    31715.6     53.188    136.390  372.538  clk
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                                                                                                          (Ohms)                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  1083         0        0       0           0           0        0       14      0        0         0          5        3.5      100    98.4545  207.656   3171.559     53.188    136.390  372.538
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-------------------------------------------------------------------------
Metric                               Minimum  Average   Maximum   Std.dev
-------------------------------------------------------------------------
Source-sink routed net length (um)    54.576    89.635   207.656   45.365
Source-sink manhattan distance (um)   55.080    82.824   206.964   41.867
Source-sink resistance (Ohm)         868.204  1408.440  3171.559  638.386
-------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 14
# Inverters           :  0
  Total               : 14
Minimum depth         :  2
Maximum depth         :  2
Buffering area (um^2) : 53.188

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0       1083         0        0       0           0           0
---------------------------------------------------------------------------
Total    0       1083         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       50.7          42.4           42.3          37.5       ignored          -      ignored          -
delayCorner_fast:hold.late        59.8          49.6           46.5          41.3       ignored          -      ignored          -
delayCorner_slow:setup.early      50.7          42.4           42.3          37.5       ignored          -      ignored          -
delayCorner_slow:setup.late       59.8          49.6           46.5          41.3       explicit      100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

