0.6
2018.2
Jun 14 2018
20:41:02
D:/RISC-V/RTL Design/Synthesis/syn.sim/sim_1/synth/timing/xsim/riscv_top_time_synth.v,1715343909,verilog,,,,RAM256X1S_HD25;RAM256X1S_HD26;RAM256X1S_HD27;RAM256X1S_UNIQ_BASE_;RAM32M_HD28;RAM32M_HD29;RAM32M_HD30;RAM32M_HD31;RAM32M_HD32;RAM32M_HD33;RAM32M_HD34;RAM32M_HD35;RAM32M_HD36;RAM32M_HD37;RAM32M_HD38;RAM32M_HD39;RAM32M_HD40;RAM32M_HD41;RAM32M_HD42;RAM32M_HD43;RAM32M_HD44;RAM32M_HD45;RAM32M_HD46;RAM32M_HD47;RAM32M_HD48;RAM32M_UNIQ_BASE_;clk_wiz_0;clk_wiz_0_clk_wiz;glbl;icache_fsm;riscv_alu;riscv_branch;riscv_button_debouncer;riscv_button_debouncer_delayed;riscv_button_debouncer_fsm;riscv_compressed_decoder;riscv_core;riscv_counter;riscv_counter__1;riscv_csrfile;riscv_cu;riscv_data_cache;riscv_datapath;riscv_dcache_amo;riscv_dcache_data;riscv_dcache_fsm;riscv_dcache_tag;riscv_debouncer_timer;riscv_divider;riscv_dram_counter;riscv_dram_data;riscv_dram_model;riscv_dstage;riscv_estage;riscv_extend;riscv_fstage;riscv_hazardunit;riscv_icache_inst;riscv_icu;riscv_instructions_cache;riscv_iram_counter;riscv_iram_data;riscv_iram_model;riscv_lsu;riscv_memext;riscv_misalignment_unit;riscv_mstage;riscv_multiplier;riscv_mux2;riscv_mux2__1;riscv_mux2__2;riscv_mux2__3;riscv_mux2__4;riscv_mux2__5;riscv_mux2__6;riscv_mux2__7;riscv_mux3;riscv_mux4;riscv_mux4__1;riscv_mux4__2;riscv_mux5;riscv_pc;riscv_pcadder;riscv_ppreg_de;riscv_ppreg_em;riscv_ppreg_fd;riscv_ppreg_mw;riscv_rf;riscv_rst_sync;riscv_timer_irq;riscv_top;riscv_tracer;riscv_trap_wb;riscv_wbstage;tag_array_i;uart_clk_div;uart_fifo_df_sync;uart_fifo_df_sync__1;uart_fifo_df_sync__parameterized0;uart_fifo_gray_conv;uart_fifo_gray_conv__1;uart_fifo_mem_ctrl;uart_fifo_rd;uart_fifo_top;uart_fifo_wr;uart_peripheral_top;uart_pulse_gen;uart_tx_fsm;uart_tx_mux;uart_tx_parity_calc;uart_tx_serializer;uart_tx_top,,,../../../../../syn.srcs/sources_1/ip/clk_wiz_0,,,,,
