
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,10}                          Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= A_MEM.Out=>A_DMMU1.In                                   Premise(F6)
	S9= A_DMMU1.Out=>A_DMMU2.In                                 Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_EX.Out=>A_MEM.In                                     Premise(F9)
	S12= A_DMMU2.Out=>A_WB.In                                   Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= FU.OutID2=>B_EX.In                                     Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= B_EX.Out=>CMPU.B                                       Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F33)
	S36= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= ConditionReg_WB.Out=>CU_WB.zero                        Premise(F41)
	S44= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F42)
	S45= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F43)
	S46= CMPU.zero=>ConditionReg_MEM.In                         Premise(F44)
	S47= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F45)
	S48= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F46)
	S49= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F47)
	S50= ICache.Hit=>FU.ICacheHit                               Premise(F48)
	S51= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F49)
	S52= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F50)
	S53= IR_EX.Out=>FU.IR_EX                                    Premise(F51)
	S54= IR_ID.Out=>FU.IR_ID                                    Premise(F52)
	S55= IR_MEM.Out=>FU.IR_MEM                                  Premise(F53)
	S56= IR_WB.Out=>FU.IR_WB                                    Premise(F54)
	S57= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F55)
	S58= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F56)
	S59= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F57)
	S60= GPR.Rdata1=>FU.InID1                                   Premise(F58)
	S61= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F59)
	S62= GPR.Rdata2=>FU.InID2                                   Premise(F60)
	S63= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F61)
	S64= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F62)
	S65= A_WB.Out=>FU.InWB                                      Premise(F63)
	S66= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F64)
	S67= IR_ID.Out25_21=>GPR.RReg1                              Premise(F65)
	S68= IR_ID.Out20_16=>GPR.RReg2                              Premise(F66)
	S69= A_WB.Out=>GPR.WData                                    Premise(F67)
	S70= IR_WB.Out15_11=>GPR.WReg                               Premise(F68)
	S71= IMMU.Addr=>IAddrReg.In                                 Premise(F69)
	S72= PC.Out=>ICache.IEA                                     Premise(F70)
	S73= ICache.IEA=addr                                        Path(S7,S72)
	S74= ICache.Hit=ICacheHit(addr)                             ICache-Search(S73)
	S75= ICache.Out={0,rS,rT,rD,0,10}                           ICache-Search(S73,S3)
	S76= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S74,S33)
	S77= FU.ICacheHit=ICacheHit(addr)                           Path(S74,S50)
	S78= ICache.Out=>ICacheReg.In                               Premise(F71)
	S79= ICacheReg.In={0,rS,rT,rD,0,10}                         Path(S75,S78)
	S80= PC.Out=>IMMU.IEA                                       Premise(F72)
	S81= IMMU.IEA=addr                                          Path(S7,S80)
	S82= CP0.ASID=>IMMU.PID                                     Premise(F73)
	S83= IMMU.PID=pid                                           Path(S6,S82)
	S84= IMMU.Addr={pid,addr}                                   IMMU-Search(S83,S81)
	S85= IAddrReg.In={pid,addr}                                 Path(S84,S71)
	S86= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S83,S81)
	S87= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S86,S34)
	S88= IR_MEM.Out=>IR_DMMU1.In                                Premise(F74)
	S89= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F75)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F76)
	S91= ICache.Out=>IR_ID.In                                   Premise(F77)
	S92= IR_ID.In={0,rS,rT,rD,0,10}                             Path(S75,S91)
	S93= ICache.Out=>IR_IMMU.In                                 Premise(F78)
	S94= IR_IMMU.In={0,rS,rT,rD,0,10}                           Path(S75,S93)
	S95= IR_EX.Out=>IR_MEM.In                                   Premise(F79)
	S96= IR_DMMU2.Out=>IR_WB.In                                 Premise(F80)
	S97= IR_MEM.Out=>IR_WB.In                                   Premise(F81)
	S98= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F82)
	S99= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F83)
	S100= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F84)
	S101= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F85)
	S102= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F86)
	S103= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F87)
	S104= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F88)
	S105= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F89)
	S106= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F90)
	S107= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F91)
	S108= IR_EX.Out31_26=>CU_EX.Op                              Premise(F92)
	S109= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F93)
	S110= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F94)
	S111= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F95)
	S112= IR_ID.Out31_26=>CU_ID.Op                              Premise(F96)
	S113= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F97)
	S114= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F98)
	S115= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F99)
	S116= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F100)
	S117= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F101)
	S118= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F102)
	S119= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F103)
	S120= IR_WB.Out31_26=>CU_WB.Op                              Premise(F104)
	S121= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F105)
	S122= CtrlA_MEM=0                                           Premise(F106)
	S123= CtrlA_DMMU1=0                                         Premise(F107)
	S124= CtrlA_DMMU2=0                                         Premise(F108)
	S125= CtrlA_EX=0                                            Premise(F109)
	S126= CtrlA_WB=0                                            Premise(F110)
	S127= CtrlB_EX=0                                            Premise(F111)
	S128= CtrlB_MEM=0                                           Premise(F112)
	S129= CtrlB_WB=0                                            Premise(F113)
	S130= CtrlICache=0                                          Premise(F114)
	S131= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S3,S130)
	S132= CtrlIMMU=0                                            Premise(F115)
	S133= CtrlConditionReg_WB=0                                 Premise(F116)
	S134= CtrlConditionReg_MEM=0                                Premise(F117)
	S135= CtrlConditionReg_DMMU1=0                              Premise(F118)
	S136= CtrlConditionReg_DMMU2=0                              Premise(F119)
	S137= CtrlIR_DMMU1=0                                        Premise(F120)
	S138= CtrlIR_DMMU2=0                                        Premise(F121)
	S139= CtrlIR_EX=0                                           Premise(F122)
	S140= CtrlIR_ID=1                                           Premise(F123)
	S141= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Write(S92,S140)
	S142= CtrlIR_IMMU=0                                         Premise(F124)
	S143= CtrlIR_MEM=0                                          Premise(F125)
	S144= CtrlIR_WB=0                                           Premise(F126)
	S145= CtrlGPR=0                                             Premise(F127)
	S146= GPR[rS]=a                                             GPR-Hold(S4,S145)
	S147= GPR[rT]=b                                             GPR-Hold(S5,S145)
	S148= CtrlIAddrReg=0                                        Premise(F128)
	S149= CtrlPC=0                                              Premise(F129)
	S150= CtrlPCInc=1                                           Premise(F130)
	S151= PC[Out]=addr+4                                        PC-Inc(S1,S149,S150)
	S152= PC[CIA]=addr                                          PC-Inc(S1,S149,S150)
	S153= CtrlIMem=0                                            Premise(F131)
	S154= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S2,S153)
	S155= CtrlICacheReg=0                                       Premise(F132)
	S156= CtrlASIDIn=0                                          Premise(F133)
	S157= CtrlCP0=0                                             Premise(F134)
	S158= CP0[ASID]=pid                                         CP0-Hold(S0,S157)
	S159= CtrlEPCIn=0                                           Premise(F135)
	S160= CtrlExCodeIn=0                                        Premise(F136)
	S161= CtrlIRMux=0                                           Premise(F137)

ID	S162= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S141)
	S163= IR_ID.Out31_26=0                                      IR-Out(S141)
	S164= IR_ID.Out25_21=rS                                     IR-Out(S141)
	S165= IR_ID.Out20_16=rT                                     IR-Out(S141)
	S166= IR_ID.Out15_11=rD                                     IR-Out(S141)
	S167= IR_ID.Out10_6=0                                       IR-Out(S141)
	S168= IR_ID.Out5_0=10                                       IR-Out(S141)
	S169= PC.Out=addr+4                                         PC-Out(S151)
	S170= PC.CIA=addr                                           PC-Out(S152)
	S171= PC.CIA31_28=addr[31:28]                               PC-Out(S152)
	S172= CP0.ASID=pid                                          CP0-Read-ASID(S158)
	S173= A_MEM.Out=>A_DMMU1.In                                 Premise(F270)
	S174= A_DMMU1.Out=>A_DMMU2.In                               Premise(F271)
	S175= FU.OutID1=>A_EX.In                                    Premise(F272)
	S176= A_EX.Out=>A_MEM.In                                    Premise(F273)
	S177= A_DMMU2.Out=>A_WB.In                                  Premise(F274)
	S178= A_MEM.Out=>A_WB.In                                    Premise(F275)
	S179= FU.OutID2=>B_EX.In                                    Premise(F276)
	S180= B_MEM.Out=>B_WB.In                                    Premise(F277)
	S181= B_EX.Out=>CMPU.B                                      Premise(F278)
	S182= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F279)
	S183= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F280)
	S184= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F281)
	S185= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F282)
	S186= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F283)
	S187= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F284)
	S188= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F285)
	S189= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F286)
	S190= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F287)
	S191= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F288)
	S192= FU.Bub_ID=>CU_ID.Bub                                  Premise(F289)
	S193= FU.Halt_ID=>CU_ID.Halt                                Premise(F290)
	S194= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F291)
	S195= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F292)
	S196= FU.Bub_IF=>CU_IF.Bub                                  Premise(F293)
	S197= FU.Halt_IF=>CU_IF.Halt                                Premise(F294)
	S198= ICache.Hit=>CU_IF.ICacheHit                           Premise(F295)
	S199= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F296)
	S200= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F297)
	S201= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F298)
	S202= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F299)
	S203= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F300)
	S204= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F301)
	S205= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F302)
	S206= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F303)
	S207= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F304)
	S208= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F305)
	S209= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F306)
	S210= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F307)
	S211= CMPU.zero=>ConditionReg_MEM.In                        Premise(F308)
	S212= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F309)
	S213= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F310)
	S214= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F311)
	S215= ICache.Hit=>FU.ICacheHit                              Premise(F312)
	S216= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F313)
	S217= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F314)
	S218= IR_EX.Out=>FU.IR_EX                                   Premise(F315)
	S219= IR_ID.Out=>FU.IR_ID                                   Premise(F316)
	S220= FU.IR_ID={0,rS,rT,rD,0,10}                            Path(S162,S219)
	S221= IR_MEM.Out=>FU.IR_MEM                                 Premise(F317)
	S222= IR_WB.Out=>FU.IR_WB                                   Premise(F318)
	S223= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F319)
	S224= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F320)
	S225= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F321)
	S226= GPR.Rdata1=>FU.InID1                                  Premise(F322)
	S227= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F323)
	S228= FU.InID1_RReg=rS                                      Path(S164,S227)
	S229= GPR.Rdata2=>FU.InID2                                  Premise(F324)
	S230= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F325)
	S231= FU.InID2_RReg=rT                                      Path(S165,S230)
	S232= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F326)
	S233= A_WB.Out=>FU.InWB                                     Premise(F327)
	S234= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F328)
	S235= IR_ID.Out25_21=>GPR.RReg1                             Premise(F329)
	S236= GPR.RReg1=rS                                          Path(S164,S235)
	S237= GPR.Rdata1=a                                          GPR-Read(S236,S146)
	S238= FU.InID1=a                                            Path(S237,S226)
	S239= FU.OutID1=FU(a)                                       FU-Forward(S238)
	S240= A_EX.In=FU(a)                                         Path(S239,S175)
	S241= IR_ID.Out20_16=>GPR.RReg2                             Premise(F330)
	S242= GPR.RReg2=rT                                          Path(S165,S241)
	S243= GPR.Rdata2=b                                          GPR-Read(S242,S147)
	S244= FU.InID2=b                                            Path(S243,S229)
	S245= FU.OutID2=FU(b)                                       FU-Forward(S244)
	S246= B_EX.In=FU(b)                                         Path(S245,S179)
	S247= A_WB.Out=>GPR.WData                                   Premise(F331)
	S248= IR_WB.Out15_11=>GPR.WReg                              Premise(F332)
	S249= IMMU.Addr=>IAddrReg.In                                Premise(F333)
	S250= PC.Out=>ICache.IEA                                    Premise(F334)
	S251= ICache.IEA=addr+4                                     Path(S169,S250)
	S252= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S251)
	S253= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S252,S198)
	S254= FU.ICacheHit=ICacheHit(addr+4)                        Path(S252,S215)
	S255= ICache.Out=>ICacheReg.In                              Premise(F335)
	S256= PC.Out=>IMMU.IEA                                      Premise(F336)
	S257= IMMU.IEA=addr+4                                       Path(S169,S256)
	S258= CP0.ASID=>IMMU.PID                                    Premise(F337)
	S259= IMMU.PID=pid                                          Path(S172,S258)
	S260= IMMU.Addr={pid,addr+4}                                IMMU-Search(S259,S257)
	S261= IAddrReg.In={pid,addr+4}                              Path(S260,S249)
	S262= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S259,S257)
	S263= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S262,S199)
	S264= IR_MEM.Out=>IR_DMMU1.In                               Premise(F338)
	S265= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F339)
	S266= IR_ID.Out=>IR_EX.In                                   Premise(F340)
	S267= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S162,S266)
	S268= ICache.Out=>IR_ID.In                                  Premise(F341)
	S269= ICache.Out=>IR_IMMU.In                                Premise(F342)
	S270= IR_EX.Out=>IR_MEM.In                                  Premise(F343)
	S271= IR_DMMU2.Out=>IR_WB.In                                Premise(F344)
	S272= IR_MEM.Out=>IR_WB.In                                  Premise(F345)
	S273= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F346)
	S274= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F347)
	S275= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F348)
	S276= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F349)
	S277= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F350)
	S278= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F351)
	S279= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F352)
	S280= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F353)
	S281= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F354)
	S282= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F355)
	S283= IR_EX.Out31_26=>CU_EX.Op                              Premise(F356)
	S284= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F357)
	S285= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F358)
	S286= CU_ID.IRFunc1=rT                                      Path(S165,S285)
	S287= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F359)
	S288= CU_ID.IRFunc2=rS                                      Path(S164,S287)
	S289= IR_ID.Out31_26=>CU_ID.Op                              Premise(F360)
	S290= CU_ID.Op=0                                            Path(S163,S289)
	S291= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F361)
	S292= CU_ID.IRFunc=10                                       Path(S168,S291)
	S293= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F362)
	S294= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F363)
	S295= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F364)
	S296= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F365)
	S297= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F366)
	S298= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F367)
	S299= IR_WB.Out31_26=>CU_WB.Op                              Premise(F368)
	S300= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F369)
	S301= CtrlA_MEM=0                                           Premise(F370)
	S302= CtrlA_DMMU1=0                                         Premise(F371)
	S303= CtrlA_DMMU2=0                                         Premise(F372)
	S304= CtrlA_EX=1                                            Premise(F373)
	S305= [A_EX]=FU(a)                                          A_EX-Write(S240,S304)
	S306= CtrlA_WB=0                                            Premise(F374)
	S307= CtrlB_EX=1                                            Premise(F375)
	S308= [B_EX]=FU(b)                                          B_EX-Write(S246,S307)
	S309= CtrlB_MEM=0                                           Premise(F376)
	S310= CtrlB_WB=0                                            Premise(F377)
	S311= CtrlICache=0                                          Premise(F378)
	S312= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S131,S311)
	S313= CtrlIMMU=0                                            Premise(F379)
	S314= CtrlConditionReg_WB=0                                 Premise(F380)
	S315= CtrlConditionReg_MEM=0                                Premise(F381)
	S316= CtrlConditionReg_DMMU1=0                              Premise(F382)
	S317= CtrlConditionReg_DMMU2=0                              Premise(F383)
	S318= CtrlIR_DMMU1=0                                        Premise(F384)
	S319= CtrlIR_DMMU2=0                                        Premise(F385)
	S320= CtrlIR_EX=1                                           Premise(F386)
	S321= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Write(S267,S320)
	S322= CtrlIR_ID=0                                           Premise(F387)
	S323= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S141,S322)
	S324= CtrlIR_IMMU=0                                         Premise(F388)
	S325= CtrlIR_MEM=0                                          Premise(F389)
	S326= CtrlIR_WB=0                                           Premise(F390)
	S327= CtrlGPR=0                                             Premise(F391)
	S328= GPR[rS]=a                                             GPR-Hold(S146,S327)
	S329= GPR[rT]=b                                             GPR-Hold(S147,S327)
	S330= CtrlIAddrReg=0                                        Premise(F392)
	S331= CtrlPC=0                                              Premise(F393)
	S332= CtrlPCInc=0                                           Premise(F394)
	S333= PC[CIA]=addr                                          PC-Hold(S152,S332)
	S334= PC[Out]=addr+4                                        PC-Hold(S151,S331,S332)
	S335= CtrlIMem=0                                            Premise(F395)
	S336= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S154,S335)
	S337= CtrlICacheReg=0                                       Premise(F396)
	S338= CtrlASIDIn=0                                          Premise(F397)
	S339= CtrlCP0=0                                             Premise(F398)
	S340= CP0[ASID]=pid                                         CP0-Hold(S158,S339)
	S341= CtrlEPCIn=0                                           Premise(F399)
	S342= CtrlExCodeIn=0                                        Premise(F400)
	S343= CtrlIRMux=0                                           Premise(F401)

EX	S344= A_EX.Out=FU(a)                                        A_EX-Out(S305)
	S345= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S305)
	S346= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S305)
	S347= B_EX.Out=FU(b)                                        B_EX-Out(S308)
	S348= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S308)
	S349= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S308)
	S350= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S321)
	S351= IR_EX.Out31_26=0                                      IR_EX-Out(S321)
	S352= IR_EX.Out25_21=rS                                     IR_EX-Out(S321)
	S353= IR_EX.Out20_16=rT                                     IR_EX-Out(S321)
	S354= IR_EX.Out15_11=rD                                     IR_EX-Out(S321)
	S355= IR_EX.Out10_6=0                                       IR_EX-Out(S321)
	S356= IR_EX.Out5_0=10                                       IR_EX-Out(S321)
	S357= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S323)
	S358= IR_ID.Out31_26=0                                      IR-Out(S323)
	S359= IR_ID.Out25_21=rS                                     IR-Out(S323)
	S360= IR_ID.Out20_16=rT                                     IR-Out(S323)
	S361= IR_ID.Out15_11=rD                                     IR-Out(S323)
	S362= IR_ID.Out10_6=0                                       IR-Out(S323)
	S363= IR_ID.Out5_0=10                                       IR-Out(S323)
	S364= PC.CIA=addr                                           PC-Out(S333)
	S365= PC.CIA31_28=addr[31:28]                               PC-Out(S333)
	S366= PC.Out=addr+4                                         PC-Out(S334)
	S367= CP0.ASID=pid                                          CP0-Read-ASID(S340)
	S368= A_MEM.Out=>A_DMMU1.In                                 Premise(F402)
	S369= A_DMMU1.Out=>A_DMMU2.In                               Premise(F403)
	S370= FU.OutID1=>A_EX.In                                    Premise(F404)
	S371= A_EX.Out=>A_MEM.In                                    Premise(F405)
	S372= A_MEM.In=FU(a)                                        Path(S344,S371)
	S373= A_DMMU2.Out=>A_WB.In                                  Premise(F406)
	S374= A_MEM.Out=>A_WB.In                                    Premise(F407)
	S375= FU.OutID2=>B_EX.In                                    Premise(F408)
	S376= B_MEM.Out=>B_WB.In                                    Premise(F409)
	S377= CMPU.A=32'b0                                          Premise(F410)
	S378= B_EX.Out=>CMPU.B                                      Premise(F411)
	S379= CMPU.B=FU(b)                                          Path(S347,S378)
	S380= CMPU.Func=6'b000011                                   Premise(F412)
	S381= CMPU.Out=CompareS(32'b0,FU(b))                        CMPU-CMPS(S377,S379)
	S382= CMPU.zero=CompareS(32'b0,FU(b))                       CMPU-CMPS(S377,S379)
	S383= CMPU.gt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S377,S379)
	S384= CMPU.lt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S377,S379)
	S385= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F413)
	S386= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F414)
	S387= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F415)
	S388= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F416)
	S389= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F417)
	S390= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F418)
	S391= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F419)
	S392= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F420)
	S393= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F421)
	S394= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F422)
	S395= FU.Bub_ID=>CU_ID.Bub                                  Premise(F423)
	S396= FU.Halt_ID=>CU_ID.Halt                                Premise(F424)
	S397= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F425)
	S398= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F426)
	S399= FU.Bub_IF=>CU_IF.Bub                                  Premise(F427)
	S400= FU.Halt_IF=>CU_IF.Halt                                Premise(F428)
	S401= ICache.Hit=>CU_IF.ICacheHit                           Premise(F429)
	S402= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F430)
	S403= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F431)
	S404= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F432)
	S405= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F433)
	S406= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F434)
	S407= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F435)
	S408= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F436)
	S409= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F437)
	S410= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F438)
	S411= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F439)
	S412= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F440)
	S413= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F441)
	S414= CMPU.zero=>ConditionReg_MEM.In                        Premise(F442)
	S415= ConditionReg_MEM.In=CompareS(32'b0,FU(b))             Path(S382,S414)
	S416= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F443)
	S417= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F444)
	S418= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F445)
	S419= ICache.Hit=>FU.ICacheHit                              Premise(F446)
	S420= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F447)
	S421= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F448)
	S422= IR_EX.Out=>FU.IR_EX                                   Premise(F449)
	S423= FU.IR_EX={0,rS,rT,rD,0,10}                            Path(S350,S422)
	S424= IR_ID.Out=>FU.IR_ID                                   Premise(F450)
	S425= FU.IR_ID={0,rS,rT,rD,0,10}                            Path(S357,S424)
	S426= IR_MEM.Out=>FU.IR_MEM                                 Premise(F451)
	S427= IR_WB.Out=>FU.IR_WB                                   Premise(F452)
	S428= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F453)
	S429= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F454)
	S430= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F455)
	S431= FU.InEX_WReg=rD                                       Path(S354,S430)
	S432= GPR.Rdata1=>FU.InID1                                  Premise(F456)
	S433= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F457)
	S434= FU.InID1_RReg=rS                                      Path(S359,S433)
	S435= GPR.Rdata2=>FU.InID2                                  Premise(F458)
	S436= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F459)
	S437= FU.InID2_RReg=rT                                      Path(S360,S436)
	S438= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F460)
	S439= A_WB.Out=>FU.InWB                                     Premise(F461)
	S440= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F462)
	S441= IR_ID.Out25_21=>GPR.RReg1                             Premise(F463)
	S442= GPR.RReg1=rS                                          Path(S359,S441)
	S443= GPR.Rdata1=a                                          GPR-Read(S442,S328)
	S444= FU.InID1=a                                            Path(S443,S432)
	S445= FU.OutID1=FU(a)                                       FU-Forward(S444)
	S446= A_EX.In=FU(a)                                         Path(S445,S370)
	S447= IR_ID.Out20_16=>GPR.RReg2                             Premise(F464)
	S448= GPR.RReg2=rT                                          Path(S360,S447)
	S449= GPR.Rdata2=b                                          GPR-Read(S448,S329)
	S450= FU.InID2=b                                            Path(S449,S435)
	S451= FU.OutID2=FU(b)                                       FU-Forward(S450)
	S452= B_EX.In=FU(b)                                         Path(S451,S375)
	S453= A_WB.Out=>GPR.WData                                   Premise(F465)
	S454= IR_WB.Out15_11=>GPR.WReg                              Premise(F466)
	S455= IMMU.Addr=>IAddrReg.In                                Premise(F467)
	S456= PC.Out=>ICache.IEA                                    Premise(F468)
	S457= ICache.IEA=addr+4                                     Path(S366,S456)
	S458= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S457)
	S459= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S458,S401)
	S460= FU.ICacheHit=ICacheHit(addr+4)                        Path(S458,S419)
	S461= ICache.Out=>ICacheReg.In                              Premise(F469)
	S462= PC.Out=>IMMU.IEA                                      Premise(F470)
	S463= IMMU.IEA=addr+4                                       Path(S366,S462)
	S464= CP0.ASID=>IMMU.PID                                    Premise(F471)
	S465= IMMU.PID=pid                                          Path(S367,S464)
	S466= IMMU.Addr={pid,addr+4}                                IMMU-Search(S465,S463)
	S467= IAddrReg.In={pid,addr+4}                              Path(S466,S455)
	S468= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S465,S463)
	S469= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S468,S402)
	S470= IR_MEM.Out=>IR_DMMU1.In                               Premise(F472)
	S471= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F473)
	S472= IR_ID.Out=>IR_EX.In                                   Premise(F474)
	S473= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S357,S472)
	S474= ICache.Out=>IR_ID.In                                  Premise(F475)
	S475= ICache.Out=>IR_IMMU.In                                Premise(F476)
	S476= IR_EX.Out=>IR_MEM.In                                  Premise(F477)
	S477= IR_MEM.In={0,rS,rT,rD,0,10}                           Path(S350,S476)
	S478= IR_DMMU2.Out=>IR_WB.In                                Premise(F478)
	S479= IR_MEM.Out=>IR_WB.In                                  Premise(F479)
	S480= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F480)
	S481= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F481)
	S482= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F482)
	S483= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F483)
	S484= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F484)
	S485= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F485)
	S486= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F486)
	S487= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F487)
	S488= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F488)
	S489= CU_EX.IRFunc1=rT                                      Path(S353,S488)
	S490= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F489)
	S491= CU_EX.IRFunc2=rS                                      Path(S352,S490)
	S492= IR_EX.Out31_26=>CU_EX.Op                              Premise(F490)
	S493= CU_EX.Op=0                                            Path(S351,S492)
	S494= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F491)
	S495= CU_EX.IRFunc=10                                       Path(S356,S494)
	S496= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F492)
	S497= CU_ID.IRFunc1=rT                                      Path(S360,S496)
	S498= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F493)
	S499= CU_ID.IRFunc2=rS                                      Path(S359,S498)
	S500= IR_ID.Out31_26=>CU_ID.Op                              Premise(F494)
	S501= CU_ID.Op=0                                            Path(S358,S500)
	S502= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F495)
	S503= CU_ID.IRFunc=10                                       Path(S363,S502)
	S504= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F496)
	S505= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F497)
	S506= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F498)
	S507= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F499)
	S508= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F500)
	S509= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F501)
	S510= IR_WB.Out31_26=>CU_WB.Op                              Premise(F502)
	S511= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F503)
	S512= CtrlA_MEM=1                                           Premise(F504)
	S513= [A_MEM]=FU(a)                                         A_MEM-Write(S372,S512)
	S514= CtrlA_DMMU1=0                                         Premise(F505)
	S515= CtrlA_DMMU2=0                                         Premise(F506)
	S516= CtrlA_EX=0                                            Premise(F507)
	S517= [A_EX]=FU(a)                                          A_EX-Hold(S305,S516)
	S518= CtrlA_WB=0                                            Premise(F508)
	S519= CtrlB_EX=0                                            Premise(F509)
	S520= [B_EX]=FU(b)                                          B_EX-Hold(S308,S519)
	S521= CtrlB_MEM=0                                           Premise(F510)
	S522= CtrlB_WB=0                                            Premise(F511)
	S523= CtrlICache=0                                          Premise(F512)
	S524= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S312,S523)
	S525= CtrlIMMU=0                                            Premise(F513)
	S526= CtrlConditionReg_WB=0                                 Premise(F514)
	S527= CtrlConditionReg_MEM=1                                Premise(F515)
	S528= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Write(S415,S527)
	S529= CtrlConditionReg_DMMU1=0                              Premise(F516)
	S530= CtrlConditionReg_DMMU2=0                              Premise(F517)
	S531= CtrlIR_DMMU1=0                                        Premise(F518)
	S532= CtrlIR_DMMU2=0                                        Premise(F519)
	S533= CtrlIR_EX=0                                           Premise(F520)
	S534= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S321,S533)
	S535= CtrlIR_ID=0                                           Premise(F521)
	S536= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S323,S535)
	S537= CtrlIR_IMMU=0                                         Premise(F522)
	S538= CtrlIR_MEM=1                                          Premise(F523)
	S539= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Write(S477,S538)
	S540= CtrlIR_WB=0                                           Premise(F524)
	S541= CtrlGPR=0                                             Premise(F525)
	S542= GPR[rS]=a                                             GPR-Hold(S328,S541)
	S543= GPR[rT]=b                                             GPR-Hold(S329,S541)
	S544= CtrlIAddrReg=0                                        Premise(F526)
	S545= CtrlPC=0                                              Premise(F527)
	S546= CtrlPCInc=0                                           Premise(F528)
	S547= PC[CIA]=addr                                          PC-Hold(S333,S546)
	S548= PC[Out]=addr+4                                        PC-Hold(S334,S545,S546)
	S549= CtrlIMem=0                                            Premise(F529)
	S550= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S336,S549)
	S551= CtrlICacheReg=0                                       Premise(F530)
	S552= CtrlASIDIn=0                                          Premise(F531)
	S553= CtrlCP0=0                                             Premise(F532)
	S554= CP0[ASID]=pid                                         CP0-Hold(S340,S553)
	S555= CtrlEPCIn=0                                           Premise(F533)
	S556= CtrlExCodeIn=0                                        Premise(F534)
	S557= CtrlIRMux=0                                           Premise(F535)

MEM	S558= A_MEM.Out=FU(a)                                       A_MEM-Out(S513)
	S559= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S513)
	S560= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S513)
	S561= A_EX.Out=FU(a)                                        A_EX-Out(S517)
	S562= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S517)
	S563= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S517)
	S564= B_EX.Out=FU(b)                                        B_EX-Out(S520)
	S565= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S520)
	S566= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S520)
	S567= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S528)
	S568= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S528)
	S569= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S528)
	S570= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S534)
	S571= IR_EX.Out31_26=0                                      IR_EX-Out(S534)
	S572= IR_EX.Out25_21=rS                                     IR_EX-Out(S534)
	S573= IR_EX.Out20_16=rT                                     IR_EX-Out(S534)
	S574= IR_EX.Out15_11=rD                                     IR_EX-Out(S534)
	S575= IR_EX.Out10_6=0                                       IR_EX-Out(S534)
	S576= IR_EX.Out5_0=10                                       IR_EX-Out(S534)
	S577= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S536)
	S578= IR_ID.Out31_26=0                                      IR-Out(S536)
	S579= IR_ID.Out25_21=rS                                     IR-Out(S536)
	S580= IR_ID.Out20_16=rT                                     IR-Out(S536)
	S581= IR_ID.Out15_11=rD                                     IR-Out(S536)
	S582= IR_ID.Out10_6=0                                       IR-Out(S536)
	S583= IR_ID.Out5_0=10                                       IR-Out(S536)
	S584= IR_MEM.Out={0,rS,rT,rD,0,10}                          IR_MEM-Out(S539)
	S585= IR_MEM.Out31_26=0                                     IR_MEM-Out(S539)
	S586= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S539)
	S587= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S539)
	S588= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S539)
	S589= IR_MEM.Out10_6=0                                      IR_MEM-Out(S539)
	S590= IR_MEM.Out5_0=10                                      IR_MEM-Out(S539)
	S591= PC.CIA=addr                                           PC-Out(S547)
	S592= PC.CIA31_28=addr[31:28]                               PC-Out(S547)
	S593= PC.Out=addr+4                                         PC-Out(S548)
	S594= CP0.ASID=pid                                          CP0-Read-ASID(S554)
	S595= A_MEM.Out=>A_DMMU1.In                                 Premise(F536)
	S596= A_DMMU1.In=FU(a)                                      Path(S558,S595)
	S597= A_DMMU1.Out=>A_DMMU2.In                               Premise(F537)
	S598= FU.OutID1=>A_EX.In                                    Premise(F538)
	S599= A_EX.Out=>A_MEM.In                                    Premise(F539)
	S600= A_MEM.In=FU(a)                                        Path(S561,S599)
	S601= A_DMMU2.Out=>A_WB.In                                  Premise(F540)
	S602= A_MEM.Out=>A_WB.In                                    Premise(F541)
	S603= A_WB.In=FU(a)                                         Path(S558,S602)
	S604= FU.OutID2=>B_EX.In                                    Premise(F542)
	S605= B_MEM.Out=>B_WB.In                                    Premise(F543)
	S606= B_EX.Out=>CMPU.B                                      Premise(F544)
	S607= CMPU.B=FU(b)                                          Path(S564,S606)
	S608= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F545)
	S609= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F546)
	S610= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F547)
	S611= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F548)
	S612= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F549)
	S613= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F550)
	S614= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F551)
	S615= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F552)
	S616= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F553)
	S617= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F554)
	S618= FU.Bub_ID=>CU_ID.Bub                                  Premise(F555)
	S619= FU.Halt_ID=>CU_ID.Halt                                Premise(F556)
	S620= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F557)
	S621= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F558)
	S622= FU.Bub_IF=>CU_IF.Bub                                  Premise(F559)
	S623= FU.Halt_IF=>CU_IF.Halt                                Premise(F560)
	S624= ICache.Hit=>CU_IF.ICacheHit                           Premise(F561)
	S625= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F562)
	S626= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F563)
	S627= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F564)
	S628= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F565)
	S629= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F566)
	S630= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F567)
	S631= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F568)
	S632= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F569)
	S633= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F570)
	S634= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F571)
	S635= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F572)
	S636= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))           Path(S567,S635)
	S637= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F573)
	S638= CMPU.zero=>ConditionReg_MEM.In                        Premise(F574)
	S639= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F575)
	S640= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F576)
	S641= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S567,S640)
	S642= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F577)
	S643= ICache.Hit=>FU.ICacheHit                              Premise(F578)
	S644= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F579)
	S645= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F580)
	S646= IR_EX.Out=>FU.IR_EX                                   Premise(F581)
	S647= FU.IR_EX={0,rS,rT,rD,0,10}                            Path(S570,S646)
	S648= IR_ID.Out=>FU.IR_ID                                   Premise(F582)
	S649= FU.IR_ID={0,rS,rT,rD,0,10}                            Path(S577,S648)
	S650= IR_MEM.Out=>FU.IR_MEM                                 Premise(F583)
	S651= FU.IR_MEM={0,rS,rT,rD,0,10}                           Path(S584,S650)
	S652= IR_WB.Out=>FU.IR_WB                                   Premise(F584)
	S653= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F585)
	S654= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F586)
	S655= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F587)
	S656= FU.InEX_WReg=rD                                       Path(S574,S655)
	S657= GPR.Rdata1=>FU.InID1                                  Premise(F588)
	S658= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F589)
	S659= FU.InID1_RReg=rS                                      Path(S579,S658)
	S660= GPR.Rdata2=>FU.InID2                                  Premise(F590)
	S661= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F591)
	S662= FU.InID2_RReg=rT                                      Path(S580,S661)
	S663= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F592)
	S664= FU.InMEM_WReg=rD                                      Path(S588,S663)
	S665= A_WB.Out=>FU.InWB                                     Premise(F593)
	S666= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F594)
	S667= IR_ID.Out25_21=>GPR.RReg1                             Premise(F595)
	S668= GPR.RReg1=rS                                          Path(S579,S667)
	S669= GPR.Rdata1=a                                          GPR-Read(S668,S542)
	S670= FU.InID1=a                                            Path(S669,S657)
	S671= FU.OutID1=FU(a)                                       FU-Forward(S670)
	S672= A_EX.In=FU(a)                                         Path(S671,S598)
	S673= IR_ID.Out20_16=>GPR.RReg2                             Premise(F596)
	S674= GPR.RReg2=rT                                          Path(S580,S673)
	S675= GPR.Rdata2=b                                          GPR-Read(S674,S543)
	S676= FU.InID2=b                                            Path(S675,S660)
	S677= FU.OutID2=FU(b)                                       FU-Forward(S676)
	S678= B_EX.In=FU(b)                                         Path(S677,S604)
	S679= A_WB.Out=>GPR.WData                                   Premise(F597)
	S680= IR_WB.Out15_11=>GPR.WReg                              Premise(F598)
	S681= IMMU.Addr=>IAddrReg.In                                Premise(F599)
	S682= PC.Out=>ICache.IEA                                    Premise(F600)
	S683= ICache.IEA=addr+4                                     Path(S593,S682)
	S684= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S683)
	S685= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S684,S624)
	S686= FU.ICacheHit=ICacheHit(addr+4)                        Path(S684,S643)
	S687= ICache.Out=>ICacheReg.In                              Premise(F601)
	S688= PC.Out=>IMMU.IEA                                      Premise(F602)
	S689= IMMU.IEA=addr+4                                       Path(S593,S688)
	S690= CP0.ASID=>IMMU.PID                                    Premise(F603)
	S691= IMMU.PID=pid                                          Path(S594,S690)
	S692= IMMU.Addr={pid,addr+4}                                IMMU-Search(S691,S689)
	S693= IAddrReg.In={pid,addr+4}                              Path(S692,S681)
	S694= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S691,S689)
	S695= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S694,S625)
	S696= IR_MEM.Out=>IR_DMMU1.In                               Premise(F604)
	S697= IR_DMMU1.In={0,rS,rT,rD,0,10}                         Path(S584,S696)
	S698= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F605)
	S699= IR_ID.Out=>IR_EX.In                                   Premise(F606)
	S700= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S577,S699)
	S701= ICache.Out=>IR_ID.In                                  Premise(F607)
	S702= ICache.Out=>IR_IMMU.In                                Premise(F608)
	S703= IR_EX.Out=>IR_MEM.In                                  Premise(F609)
	S704= IR_MEM.In={0,rS,rT,rD,0,10}                           Path(S570,S703)
	S705= IR_DMMU2.Out=>IR_WB.In                                Premise(F610)
	S706= IR_MEM.Out=>IR_WB.In                                  Premise(F611)
	S707= IR_WB.In={0,rS,rT,rD,0,10}                            Path(S584,S706)
	S708= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F612)
	S709= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F613)
	S710= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F614)
	S711= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F615)
	S712= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F616)
	S713= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F617)
	S714= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F618)
	S715= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F619)
	S716= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F620)
	S717= CU_EX.IRFunc1=rT                                      Path(S573,S716)
	S718= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F621)
	S719= CU_EX.IRFunc2=rS                                      Path(S572,S718)
	S720= IR_EX.Out31_26=>CU_EX.Op                              Premise(F622)
	S721= CU_EX.Op=0                                            Path(S571,S720)
	S722= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F623)
	S723= CU_EX.IRFunc=10                                       Path(S576,S722)
	S724= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F624)
	S725= CU_ID.IRFunc1=rT                                      Path(S580,S724)
	S726= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F625)
	S727= CU_ID.IRFunc2=rS                                      Path(S579,S726)
	S728= IR_ID.Out31_26=>CU_ID.Op                              Premise(F626)
	S729= CU_ID.Op=0                                            Path(S578,S728)
	S730= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F627)
	S731= CU_ID.IRFunc=10                                       Path(S583,S730)
	S732= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F628)
	S733= CU_MEM.IRFunc1=rT                                     Path(S587,S732)
	S734= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F629)
	S735= CU_MEM.IRFunc2=rS                                     Path(S586,S734)
	S736= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F630)
	S737= CU_MEM.Op=0                                           Path(S585,S736)
	S738= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F631)
	S739= CU_MEM.IRFunc=10                                      Path(S590,S738)
	S740= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F632)
	S741= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F633)
	S742= IR_WB.Out31_26=>CU_WB.Op                              Premise(F634)
	S743= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F635)
	S744= CtrlA_MEM=0                                           Premise(F636)
	S745= [A_MEM]=FU(a)                                         A_MEM-Hold(S513,S744)
	S746= CtrlA_DMMU1=1                                         Premise(F637)
	S747= [A_DMMU1]=FU(a)                                       A_DMMU1-Write(S596,S746)
	S748= CtrlA_DMMU2=0                                         Premise(F638)
	S749= CtrlA_EX=0                                            Premise(F639)
	S750= [A_EX]=FU(a)                                          A_EX-Hold(S517,S749)
	S751= CtrlA_WB=1                                            Premise(F640)
	S752= [A_WB]=FU(a)                                          A_WB-Write(S603,S751)
	S753= CtrlB_EX=0                                            Premise(F641)
	S754= [B_EX]=FU(b)                                          B_EX-Hold(S520,S753)
	S755= CtrlB_MEM=0                                           Premise(F642)
	S756= CtrlB_WB=1                                            Premise(F643)
	S757= CtrlICache=0                                          Premise(F644)
	S758= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S524,S757)
	S759= CtrlIMMU=0                                            Premise(F645)
	S760= CtrlConditionReg_WB=1                                 Premise(F646)
	S761= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Write(S641,S760)
	S762= CtrlConditionReg_MEM=0                                Premise(F647)
	S763= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S528,S762)
	S764= CtrlConditionReg_DMMU1=1                              Premise(F648)
	S765= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))            ConditionReg_DMMU1-Write(S636,S764)
	S766= CtrlConditionReg_DMMU2=0                              Premise(F649)
	S767= CtrlIR_DMMU1=1                                        Premise(F650)
	S768= [IR_DMMU1]={0,rS,rT,rD,0,10}                          IR_DMMU1-Write(S697,S767)
	S769= CtrlIR_DMMU2=0                                        Premise(F651)
	S770= CtrlIR_EX=0                                           Premise(F652)
	S771= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S534,S770)
	S772= CtrlIR_ID=0                                           Premise(F653)
	S773= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S536,S772)
	S774= CtrlIR_IMMU=0                                         Premise(F654)
	S775= CtrlIR_MEM=0                                          Premise(F655)
	S776= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Hold(S539,S775)
	S777= CtrlIR_WB=1                                           Premise(F656)
	S778= [IR_WB]={0,rS,rT,rD,0,10}                             IR_WB-Write(S707,S777)
	S779= CtrlGPR=0                                             Premise(F657)
	S780= GPR[rS]=a                                             GPR-Hold(S542,S779)
	S781= GPR[rT]=b                                             GPR-Hold(S543,S779)
	S782= CtrlIAddrReg=0                                        Premise(F658)
	S783= CtrlPC=0                                              Premise(F659)
	S784= CtrlPCInc=0                                           Premise(F660)
	S785= PC[CIA]=addr                                          PC-Hold(S547,S784)
	S786= PC[Out]=addr+4                                        PC-Hold(S548,S783,S784)
	S787= CtrlIMem=0                                            Premise(F661)
	S788= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S550,S787)
	S789= CtrlICacheReg=0                                       Premise(F662)
	S790= CtrlASIDIn=0                                          Premise(F663)
	S791= CtrlCP0=0                                             Premise(F664)
	S792= CP0[ASID]=pid                                         CP0-Hold(S554,S791)
	S793= CtrlEPCIn=0                                           Premise(F665)
	S794= CtrlExCodeIn=0                                        Premise(F666)
	S795= CtrlIRMux=0                                           Premise(F667)

DMMU1	S796= A_MEM.Out=FU(a)                                       A_MEM-Out(S745)
	S797= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S745)
	S798= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S745)
	S799= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S747)
	S800= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S747)
	S801= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S747)
	S802= A_EX.Out=FU(a)                                        A_EX-Out(S750)
	S803= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S750)
	S804= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S750)
	S805= A_WB.Out=FU(a)                                        A_WB-Out(S752)
	S806= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S752)
	S807= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S752)
	S808= B_EX.Out=FU(b)                                        B_EX-Out(S754)
	S809= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S754)
	S810= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S754)
	S811= ConditionReg_WB.Out=CompareS(32'b0,FU(b))             ConditionReg_WB-Out(S761)
	S812= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]   ConditionReg_WB-Out(S761)
	S813= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]   ConditionReg_WB-Out(S761)
	S814= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S763)
	S815= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S763)
	S816= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S763)
	S817= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))          ConditionReg_DMMU1-Out(S765)
	S818= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S765)
	S819= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S765)
	S820= IR_DMMU1.Out={0,rS,rT,rD,0,10}                        IR_DMMU1-Out(S768)
	S821= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S768)
	S822= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S768)
	S823= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S768)
	S824= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S768)
	S825= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S768)
	S826= IR_DMMU1.Out5_0=10                                    IR_DMMU1-Out(S768)
	S827= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S771)
	S828= IR_EX.Out31_26=0                                      IR_EX-Out(S771)
	S829= IR_EX.Out25_21=rS                                     IR_EX-Out(S771)
	S830= IR_EX.Out20_16=rT                                     IR_EX-Out(S771)
	S831= IR_EX.Out15_11=rD                                     IR_EX-Out(S771)
	S832= IR_EX.Out10_6=0                                       IR_EX-Out(S771)
	S833= IR_EX.Out5_0=10                                       IR_EX-Out(S771)
	S834= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S773)
	S835= IR_ID.Out31_26=0                                      IR-Out(S773)
	S836= IR_ID.Out25_21=rS                                     IR-Out(S773)
	S837= IR_ID.Out20_16=rT                                     IR-Out(S773)
	S838= IR_ID.Out15_11=rD                                     IR-Out(S773)
	S839= IR_ID.Out10_6=0                                       IR-Out(S773)
	S840= IR_ID.Out5_0=10                                       IR-Out(S773)
	S841= IR_MEM.Out={0,rS,rT,rD,0,10}                          IR_MEM-Out(S776)
	S842= IR_MEM.Out31_26=0                                     IR_MEM-Out(S776)
	S843= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S776)
	S844= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S776)
	S845= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S776)
	S846= IR_MEM.Out10_6=0                                      IR_MEM-Out(S776)
	S847= IR_MEM.Out5_0=10                                      IR_MEM-Out(S776)
	S848= IR_WB.Out={0,rS,rT,rD,0,10}                           IR-Out(S778)
	S849= IR_WB.Out31_26=0                                      IR-Out(S778)
	S850= IR_WB.Out25_21=rS                                     IR-Out(S778)
	S851= IR_WB.Out20_16=rT                                     IR-Out(S778)
	S852= IR_WB.Out15_11=rD                                     IR-Out(S778)
	S853= IR_WB.Out10_6=0                                       IR-Out(S778)
	S854= IR_WB.Out5_0=10                                       IR-Out(S778)
	S855= PC.CIA=addr                                           PC-Out(S785)
	S856= PC.CIA31_28=addr[31:28]                               PC-Out(S785)
	S857= PC.Out=addr+4                                         PC-Out(S786)
	S858= CP0.ASID=pid                                          CP0-Read-ASID(S792)
	S859= A_MEM.Out=>A_DMMU1.In                                 Premise(F668)
	S860= A_DMMU1.In=FU(a)                                      Path(S796,S859)
	S861= A_DMMU1.Out=>A_DMMU2.In                               Premise(F669)
	S862= A_DMMU2.In=FU(a)                                      Path(S799,S861)
	S863= FU.OutID1=>A_EX.In                                    Premise(F670)
	S864= A_EX.Out=>A_MEM.In                                    Premise(F671)
	S865= A_MEM.In=FU(a)                                        Path(S802,S864)
	S866= A_DMMU2.Out=>A_WB.In                                  Premise(F672)
	S867= A_MEM.Out=>A_WB.In                                    Premise(F673)
	S868= A_WB.In=FU(a)                                         Path(S796,S867)
	S869= FU.OutID2=>B_EX.In                                    Premise(F674)
	S870= B_MEM.Out=>B_WB.In                                    Premise(F675)
	S871= B_EX.Out=>CMPU.B                                      Premise(F676)
	S872= CMPU.B=FU(b)                                          Path(S808,S871)
	S873= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F677)
	S874= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F678)
	S875= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F679)
	S876= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F680)
	S877= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F681)
	S878= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F682)
	S879= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F683)
	S880= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F684)
	S881= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F685)
	S882= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F686)
	S883= FU.Bub_ID=>CU_ID.Bub                                  Premise(F687)
	S884= FU.Halt_ID=>CU_ID.Halt                                Premise(F688)
	S885= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F689)
	S886= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F690)
	S887= FU.Bub_IF=>CU_IF.Bub                                  Premise(F691)
	S888= FU.Halt_IF=>CU_IF.Halt                                Premise(F692)
	S889= ICache.Hit=>CU_IF.ICacheHit                           Premise(F693)
	S890= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F694)
	S891= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F695)
	S892= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F696)
	S893= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F697)
	S894= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F698)
	S895= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F699)
	S896= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F700)
	S897= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F701)
	S898= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F702)
	S899= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F703)
	S900= CU_WB.zero=CompareS(32'b0,FU(b))                      Path(S811,S899)
	S901= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F704)
	S902= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))           Path(S814,S901)
	S903= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F705)
	S904= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))           Path(S817,S903)
	S905= CMPU.zero=>ConditionReg_MEM.In                        Premise(F706)
	S906= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F707)
	S907= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F708)
	S908= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S814,S907)
	S909= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F709)
	S910= ICache.Hit=>FU.ICacheHit                              Premise(F710)
	S911= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F711)
	S912= FU.IR_DMMU1={0,rS,rT,rD,0,10}                         Path(S820,S911)
	S913= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F712)
	S914= IR_EX.Out=>FU.IR_EX                                   Premise(F713)
	S915= FU.IR_EX={0,rS,rT,rD,0,10}                            Path(S827,S914)
	S916= IR_ID.Out=>FU.IR_ID                                   Premise(F714)
	S917= FU.IR_ID={0,rS,rT,rD,0,10}                            Path(S834,S916)
	S918= IR_MEM.Out=>FU.IR_MEM                                 Premise(F715)
	S919= FU.IR_MEM={0,rS,rT,rD,0,10}                           Path(S841,S918)
	S920= IR_WB.Out=>FU.IR_WB                                   Premise(F716)
	S921= FU.IR_WB={0,rS,rT,rD,0,10}                            Path(S848,S920)
	S922= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F717)
	S923= FU.InDMMU1_WReg=rD                                    Path(S824,S922)
	S924= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F718)
	S925= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F719)
	S926= FU.InEX_WReg=rD                                       Path(S831,S925)
	S927= GPR.Rdata1=>FU.InID1                                  Premise(F720)
	S928= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F721)
	S929= FU.InID1_RReg=rS                                      Path(S836,S928)
	S930= GPR.Rdata2=>FU.InID2                                  Premise(F722)
	S931= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F723)
	S932= FU.InID2_RReg=rT                                      Path(S837,S931)
	S933= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F724)
	S934= FU.InMEM_WReg=rD                                      Path(S845,S933)
	S935= A_WB.Out=>FU.InWB                                     Premise(F725)
	S936= FU.InWB=FU(a)                                         Path(S805,S935)
	S937= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F726)
	S938= FU.InWB_WReg=rD                                       Path(S852,S937)
	S939= IR_ID.Out25_21=>GPR.RReg1                             Premise(F727)
	S940= GPR.RReg1=rS                                          Path(S836,S939)
	S941= GPR.Rdata1=a                                          GPR-Read(S940,S780)
	S942= FU.InID1=a                                            Path(S941,S927)
	S943= FU.OutID1=FU(a)                                       FU-Forward(S942)
	S944= A_EX.In=FU(a)                                         Path(S943,S863)
	S945= IR_ID.Out20_16=>GPR.RReg2                             Premise(F728)
	S946= GPR.RReg2=rT                                          Path(S837,S945)
	S947= GPR.Rdata2=b                                          GPR-Read(S946,S781)
	S948= FU.InID2=b                                            Path(S947,S930)
	S949= FU.OutID2=FU(b)                                       FU-Forward(S948)
	S950= B_EX.In=FU(b)                                         Path(S949,S869)
	S951= A_WB.Out=>GPR.WData                                   Premise(F729)
	S952= GPR.WData=FU(a)                                       Path(S805,S951)
	S953= IR_WB.Out15_11=>GPR.WReg                              Premise(F730)
	S954= GPR.WReg=rD                                           Path(S852,S953)
	S955= IMMU.Addr=>IAddrReg.In                                Premise(F731)
	S956= PC.Out=>ICache.IEA                                    Premise(F732)
	S957= ICache.IEA=addr+4                                     Path(S857,S956)
	S958= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S957)
	S959= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S958,S889)
	S960= FU.ICacheHit=ICacheHit(addr+4)                        Path(S958,S910)
	S961= ICache.Out=>ICacheReg.In                              Premise(F733)
	S962= PC.Out=>IMMU.IEA                                      Premise(F734)
	S963= IMMU.IEA=addr+4                                       Path(S857,S962)
	S964= CP0.ASID=>IMMU.PID                                    Premise(F735)
	S965= IMMU.PID=pid                                          Path(S858,S964)
	S966= IMMU.Addr={pid,addr+4}                                IMMU-Search(S965,S963)
	S967= IAddrReg.In={pid,addr+4}                              Path(S966,S955)
	S968= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S965,S963)
	S969= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S968,S890)
	S970= IR_MEM.Out=>IR_DMMU1.In                               Premise(F736)
	S971= IR_DMMU1.In={0,rS,rT,rD,0,10}                         Path(S841,S970)
	S972= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F737)
	S973= IR_DMMU2.In={0,rS,rT,rD,0,10}                         Path(S820,S972)
	S974= IR_ID.Out=>IR_EX.In                                   Premise(F738)
	S975= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S834,S974)
	S976= ICache.Out=>IR_ID.In                                  Premise(F739)
	S977= ICache.Out=>IR_IMMU.In                                Premise(F740)
	S978= IR_EX.Out=>IR_MEM.In                                  Premise(F741)
	S979= IR_MEM.In={0,rS,rT,rD,0,10}                           Path(S827,S978)
	S980= IR_DMMU2.Out=>IR_WB.In                                Premise(F742)
	S981= IR_MEM.Out=>IR_WB.In                                  Premise(F743)
	S982= IR_WB.In={0,rS,rT,rD,0,10}                            Path(S841,S981)
	S983= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F744)
	S984= CU_DMMU1.IRFunc1=rT                                   Path(S823,S983)
	S985= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F745)
	S986= CU_DMMU1.IRFunc2=rS                                   Path(S822,S985)
	S987= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F746)
	S988= CU_DMMU1.Op=0                                         Path(S821,S987)
	S989= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F747)
	S990= CU_DMMU1.IRFunc=10                                    Path(S826,S989)
	S991= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F748)
	S992= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F749)
	S993= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F750)
	S994= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F751)
	S995= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F752)
	S996= CU_EX.IRFunc1=rT                                      Path(S830,S995)
	S997= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F753)
	S998= CU_EX.IRFunc2=rS                                      Path(S829,S997)
	S999= IR_EX.Out31_26=>CU_EX.Op                              Premise(F754)
	S1000= CU_EX.Op=0                                           Path(S828,S999)
	S1001= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F755)
	S1002= CU_EX.IRFunc=10                                      Path(S833,S1001)
	S1003= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F756)
	S1004= CU_ID.IRFunc1=rT                                     Path(S837,S1003)
	S1005= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F757)
	S1006= CU_ID.IRFunc2=rS                                     Path(S836,S1005)
	S1007= IR_ID.Out31_26=>CU_ID.Op                             Premise(F758)
	S1008= CU_ID.Op=0                                           Path(S835,S1007)
	S1009= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F759)
	S1010= CU_ID.IRFunc=10                                      Path(S840,S1009)
	S1011= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F760)
	S1012= CU_MEM.IRFunc1=rT                                    Path(S844,S1011)
	S1013= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F761)
	S1014= CU_MEM.IRFunc2=rS                                    Path(S843,S1013)
	S1015= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F762)
	S1016= CU_MEM.Op=0                                          Path(S842,S1015)
	S1017= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F763)
	S1018= CU_MEM.IRFunc=10                                     Path(S847,S1017)
	S1019= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F764)
	S1020= CU_WB.IRFunc1=rT                                     Path(S851,S1019)
	S1021= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F765)
	S1022= CU_WB.IRFunc2=rS                                     Path(S850,S1021)
	S1023= IR_WB.Out31_26=>CU_WB.Op                             Premise(F766)
	S1024= CU_WB.Op=0                                           Path(S849,S1023)
	S1025= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F767)
	S1026= CU_WB.IRFunc=10                                      Path(S854,S1025)
	S1027= CtrlA_MEM=0                                          Premise(F768)
	S1028= [A_MEM]=FU(a)                                        A_MEM-Hold(S745,S1027)
	S1029= CtrlA_DMMU1=0                                        Premise(F769)
	S1030= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S747,S1029)
	S1031= CtrlA_DMMU2=1                                        Premise(F770)
	S1032= [A_DMMU2]=FU(a)                                      A_DMMU2-Write(S862,S1031)
	S1033= CtrlA_EX=0                                           Premise(F771)
	S1034= [A_EX]=FU(a)                                         A_EX-Hold(S750,S1033)
	S1035= CtrlA_WB=0                                           Premise(F772)
	S1036= [A_WB]=FU(a)                                         A_WB-Hold(S752,S1035)
	S1037= CtrlB_EX=0                                           Premise(F773)
	S1038= [B_EX]=FU(b)                                         B_EX-Hold(S754,S1037)
	S1039= CtrlB_MEM=0                                          Premise(F774)
	S1040= CtrlB_WB=0                                           Premise(F775)
	S1041= CtrlICache=0                                         Premise(F776)
	S1042= ICache[addr]={0,rS,rT,rD,0,10}                       ICache-Hold(S758,S1041)
	S1043= CtrlIMMU=0                                           Premise(F777)
	S1044= CtrlConditionReg_WB=0                                Premise(F778)
	S1045= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Hold(S761,S1044)
	S1046= CtrlConditionReg_MEM=0                               Premise(F779)
	S1047= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S763,S1046)
	S1048= CtrlConditionReg_DMMU1=0                             Premise(F780)
	S1049= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S765,S1048)
	S1050= CtrlConditionReg_DMMU2=1                             Premise(F781)
	S1051= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Write(S904,S1050)
	S1052= CtrlIR_DMMU1=0                                       Premise(F782)
	S1053= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S768,S1052)
	S1054= CtrlIR_DMMU2=1                                       Premise(F783)
	S1055= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Write(S973,S1054)
	S1056= CtrlIR_EX=0                                          Premise(F784)
	S1057= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S771,S1056)
	S1058= CtrlIR_ID=0                                          Premise(F785)
	S1059= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S773,S1058)
	S1060= CtrlIR_IMMU=0                                        Premise(F786)
	S1061= CtrlIR_MEM=0                                         Premise(F787)
	S1062= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S776,S1061)
	S1063= CtrlIR_WB=0                                          Premise(F788)
	S1064= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Hold(S778,S1063)
	S1065= CtrlGPR=0                                            Premise(F789)
	S1066= GPR[rS]=a                                            GPR-Hold(S780,S1065)
	S1067= GPR[rT]=b                                            GPR-Hold(S781,S1065)
	S1068= CtrlIAddrReg=0                                       Premise(F790)
	S1069= CtrlPC=0                                             Premise(F791)
	S1070= CtrlPCInc=0                                          Premise(F792)
	S1071= PC[CIA]=addr                                         PC-Hold(S785,S1070)
	S1072= PC[Out]=addr+4                                       PC-Hold(S786,S1069,S1070)
	S1073= CtrlIMem=0                                           Premise(F793)
	S1074= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S788,S1073)
	S1075= CtrlICacheReg=0                                      Premise(F794)
	S1076= CtrlASIDIn=0                                         Premise(F795)
	S1077= CtrlCP0=0                                            Premise(F796)
	S1078= CP0[ASID]=pid                                        CP0-Hold(S792,S1077)
	S1079= CtrlEPCIn=0                                          Premise(F797)
	S1080= CtrlExCodeIn=0                                       Premise(F798)
	S1081= CtrlIRMux=0                                          Premise(F799)

DMMU2	S1082= A_MEM.Out=FU(a)                                      A_MEM-Out(S1028)
	S1083= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S1028)
	S1084= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S1028)
	S1085= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1030)
	S1086= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1030)
	S1087= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1030)
	S1088= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S1032)
	S1089= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S1032)
	S1090= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S1032)
	S1091= A_EX.Out=FU(a)                                       A_EX-Out(S1034)
	S1092= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1034)
	S1093= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1034)
	S1094= A_WB.Out=FU(a)                                       A_WB-Out(S1036)
	S1095= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1036)
	S1096= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1036)
	S1097= B_EX.Out=FU(b)                                       B_EX-Out(S1038)
	S1098= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1038)
	S1099= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1038)
	S1100= ConditionReg_WB.Out=CompareS(32'b0,FU(b))            ConditionReg_WB-Out(S1045)
	S1101= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_WB-Out(S1045)
	S1102= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_WB-Out(S1045)
	S1103= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))           ConditionReg_MEM-Out(S1047)
	S1104= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0] ConditionReg_MEM-Out(S1047)
	S1105= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0] ConditionReg_MEM-Out(S1047)
	S1106= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU1-Out(S1049)
	S1107= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S1049)
	S1108= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S1049)
	S1109= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU2-Out(S1051)
	S1110= ConditionReg_DMMU2.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU2-Out(S1051)
	S1111= ConditionReg_DMMU2.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU2-Out(S1051)
	S1112= IR_DMMU1.Out={0,rS,rT,rD,0,10}                       IR_DMMU1-Out(S1053)
	S1113= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1053)
	S1114= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1053)
	S1115= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1053)
	S1116= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1053)
	S1117= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1053)
	S1118= IR_DMMU1.Out5_0=10                                   IR_DMMU1-Out(S1053)
	S1119= IR_DMMU2.Out={0,rS,rT,rD,0,10}                       IR_DMMU2-Out(S1055)
	S1120= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1055)
	S1121= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1055)
	S1122= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1055)
	S1123= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1055)
	S1124= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1055)
	S1125= IR_DMMU2.Out5_0=10                                   IR_DMMU2-Out(S1055)
	S1126= IR_EX.Out={0,rS,rT,rD,0,10}                          IR_EX-Out(S1057)
	S1127= IR_EX.Out31_26=0                                     IR_EX-Out(S1057)
	S1128= IR_EX.Out25_21=rS                                    IR_EX-Out(S1057)
	S1129= IR_EX.Out20_16=rT                                    IR_EX-Out(S1057)
	S1130= IR_EX.Out15_11=rD                                    IR_EX-Out(S1057)
	S1131= IR_EX.Out10_6=0                                      IR_EX-Out(S1057)
	S1132= IR_EX.Out5_0=10                                      IR_EX-Out(S1057)
	S1133= IR_ID.Out={0,rS,rT,rD,0,10}                          IR-Out(S1059)
	S1134= IR_ID.Out31_26=0                                     IR-Out(S1059)
	S1135= IR_ID.Out25_21=rS                                    IR-Out(S1059)
	S1136= IR_ID.Out20_16=rT                                    IR-Out(S1059)
	S1137= IR_ID.Out15_11=rD                                    IR-Out(S1059)
	S1138= IR_ID.Out10_6=0                                      IR-Out(S1059)
	S1139= IR_ID.Out5_0=10                                      IR-Out(S1059)
	S1140= IR_MEM.Out={0,rS,rT,rD,0,10}                         IR_MEM-Out(S1062)
	S1141= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1062)
	S1142= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1062)
	S1143= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1062)
	S1144= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1062)
	S1145= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1062)
	S1146= IR_MEM.Out5_0=10                                     IR_MEM-Out(S1062)
	S1147= IR_WB.Out={0,rS,rT,rD,0,10}                          IR-Out(S1064)
	S1148= IR_WB.Out31_26=0                                     IR-Out(S1064)
	S1149= IR_WB.Out25_21=rS                                    IR-Out(S1064)
	S1150= IR_WB.Out20_16=rT                                    IR-Out(S1064)
	S1151= IR_WB.Out15_11=rD                                    IR-Out(S1064)
	S1152= IR_WB.Out10_6=0                                      IR-Out(S1064)
	S1153= IR_WB.Out5_0=10                                      IR-Out(S1064)
	S1154= PC.CIA=addr                                          PC-Out(S1071)
	S1155= PC.CIA31_28=addr[31:28]                              PC-Out(S1071)
	S1156= PC.Out=addr+4                                        PC-Out(S1072)
	S1157= CP0.ASID=pid                                         CP0-Read-ASID(S1078)
	S1158= A_MEM.Out=>A_DMMU1.In                                Premise(F800)
	S1159= A_DMMU1.In=FU(a)                                     Path(S1082,S1158)
	S1160= A_DMMU1.Out=>A_DMMU2.In                              Premise(F801)
	S1161= A_DMMU2.In=FU(a)                                     Path(S1085,S1160)
	S1162= FU.OutID1=>A_EX.In                                   Premise(F802)
	S1163= A_EX.Out=>A_MEM.In                                   Premise(F803)
	S1164= A_MEM.In=FU(a)                                       Path(S1091,S1163)
	S1165= A_DMMU2.Out=>A_WB.In                                 Premise(F804)
	S1166= A_WB.In=FU(a)                                        Path(S1088,S1165)
	S1167= A_MEM.Out=>A_WB.In                                   Premise(F805)
	S1168= FU.OutID2=>B_EX.In                                   Premise(F806)
	S1169= B_MEM.Out=>B_WB.In                                   Premise(F807)
	S1170= B_EX.Out=>CMPU.B                                     Premise(F808)
	S1171= CMPU.B=FU(b)                                         Path(S1097,S1170)
	S1172= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F809)
	S1173= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F810)
	S1174= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F811)
	S1175= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F812)
	S1176= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F813)
	S1177= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F814)
	S1178= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F815)
	S1179= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F816)
	S1180= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F817)
	S1181= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F818)
	S1182= FU.Bub_ID=>CU_ID.Bub                                 Premise(F819)
	S1183= FU.Halt_ID=>CU_ID.Halt                               Premise(F820)
	S1184= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F821)
	S1185= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F822)
	S1186= FU.Bub_IF=>CU_IF.Bub                                 Premise(F823)
	S1187= FU.Halt_IF=>CU_IF.Halt                               Premise(F824)
	S1188= ICache.Hit=>CU_IF.ICacheHit                          Premise(F825)
	S1189= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F826)
	S1190= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F827)
	S1191= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F828)
	S1192= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F829)
	S1193= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F830)
	S1194= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F831)
	S1195= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F832)
	S1196= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F833)
	S1197= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F834)
	S1198= ConditionReg_WB.Out=>CU_WB.zero                      Premise(F835)
	S1199= CU_WB.zero=CompareS(32'b0,FU(b))                     Path(S1100,S1198)
	S1200= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F836)
	S1201= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))          Path(S1103,S1200)
	S1202= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F837)
	S1203= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))          Path(S1106,S1202)
	S1204= CMPU.zero=>ConditionReg_MEM.In                       Premise(F838)
	S1205= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F839)
	S1206= ConditionReg_WB.In=CompareS(32'b0,FU(b))             Path(S1109,S1205)
	S1207= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F840)
	S1208= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F841)
	S1209= ICache.Hit=>FU.ICacheHit                             Premise(F842)
	S1210= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F843)
	S1211= FU.IR_DMMU1={0,rS,rT,rD,0,10}                        Path(S1112,S1210)
	S1212= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F844)
	S1213= FU.IR_DMMU2={0,rS,rT,rD,0,10}                        Path(S1119,S1212)
	S1214= IR_EX.Out=>FU.IR_EX                                  Premise(F845)
	S1215= FU.IR_EX={0,rS,rT,rD,0,10}                           Path(S1126,S1214)
	S1216= IR_ID.Out=>FU.IR_ID                                  Premise(F846)
	S1217= FU.IR_ID={0,rS,rT,rD,0,10}                           Path(S1133,S1216)
	S1218= IR_MEM.Out=>FU.IR_MEM                                Premise(F847)
	S1219= FU.IR_MEM={0,rS,rT,rD,0,10}                          Path(S1140,S1218)
	S1220= IR_WB.Out=>FU.IR_WB                                  Premise(F848)
	S1221= FU.IR_WB={0,rS,rT,rD,0,10}                           Path(S1147,S1220)
	S1222= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F849)
	S1223= FU.InDMMU1_WReg=rD                                   Path(S1116,S1222)
	S1224= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F850)
	S1225= FU.InDMMU2_WReg=rD                                   Path(S1123,S1224)
	S1226= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F851)
	S1227= FU.InEX_WReg=rD                                      Path(S1130,S1226)
	S1228= GPR.Rdata1=>FU.InID1                                 Premise(F852)
	S1229= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F853)
	S1230= FU.InID1_RReg=rS                                     Path(S1135,S1229)
	S1231= GPR.Rdata2=>FU.InID2                                 Premise(F854)
	S1232= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F855)
	S1233= FU.InID2_RReg=rT                                     Path(S1136,S1232)
	S1234= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F856)
	S1235= FU.InMEM_WReg=rD                                     Path(S1144,S1234)
	S1236= A_WB.Out=>FU.InWB                                    Premise(F857)
	S1237= FU.InWB=FU(a)                                        Path(S1094,S1236)
	S1238= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F858)
	S1239= FU.InWB_WReg=rD                                      Path(S1151,S1238)
	S1240= IR_ID.Out25_21=>GPR.RReg1                            Premise(F859)
	S1241= GPR.RReg1=rS                                         Path(S1135,S1240)
	S1242= GPR.Rdata1=a                                         GPR-Read(S1241,S1066)
	S1243= FU.InID1=a                                           Path(S1242,S1228)
	S1244= FU.OutID1=FU(a)                                      FU-Forward(S1243)
	S1245= A_EX.In=FU(a)                                        Path(S1244,S1162)
	S1246= IR_ID.Out20_16=>GPR.RReg2                            Premise(F860)
	S1247= GPR.RReg2=rT                                         Path(S1136,S1246)
	S1248= GPR.Rdata2=b                                         GPR-Read(S1247,S1067)
	S1249= FU.InID2=b                                           Path(S1248,S1231)
	S1250= FU.OutID2=FU(b)                                      FU-Forward(S1249)
	S1251= B_EX.In=FU(b)                                        Path(S1250,S1168)
	S1252= A_WB.Out=>GPR.WData                                  Premise(F861)
	S1253= GPR.WData=FU(a)                                      Path(S1094,S1252)
	S1254= IR_WB.Out15_11=>GPR.WReg                             Premise(F862)
	S1255= GPR.WReg=rD                                          Path(S1151,S1254)
	S1256= IMMU.Addr=>IAddrReg.In                               Premise(F863)
	S1257= PC.Out=>ICache.IEA                                   Premise(F864)
	S1258= ICache.IEA=addr+4                                    Path(S1156,S1257)
	S1259= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1258)
	S1260= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1259,S1188)
	S1261= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1259,S1209)
	S1262= ICache.Out=>ICacheReg.In                             Premise(F865)
	S1263= PC.Out=>IMMU.IEA                                     Premise(F866)
	S1264= IMMU.IEA=addr+4                                      Path(S1156,S1263)
	S1265= CP0.ASID=>IMMU.PID                                   Premise(F867)
	S1266= IMMU.PID=pid                                         Path(S1157,S1265)
	S1267= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1266,S1264)
	S1268= IAddrReg.In={pid,addr+4}                             Path(S1267,S1256)
	S1269= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1266,S1264)
	S1270= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1269,S1189)
	S1271= IR_MEM.Out=>IR_DMMU1.In                              Premise(F868)
	S1272= IR_DMMU1.In={0,rS,rT,rD,0,10}                        Path(S1140,S1271)
	S1273= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F869)
	S1274= IR_DMMU2.In={0,rS,rT,rD,0,10}                        Path(S1112,S1273)
	S1275= IR_ID.Out=>IR_EX.In                                  Premise(F870)
	S1276= IR_EX.In={0,rS,rT,rD,0,10}                           Path(S1133,S1275)
	S1277= ICache.Out=>IR_ID.In                                 Premise(F871)
	S1278= ICache.Out=>IR_IMMU.In                               Premise(F872)
	S1279= IR_EX.Out=>IR_MEM.In                                 Premise(F873)
	S1280= IR_MEM.In={0,rS,rT,rD,0,10}                          Path(S1126,S1279)
	S1281= IR_DMMU2.Out=>IR_WB.In                               Premise(F874)
	S1282= IR_WB.In={0,rS,rT,rD,0,10}                           Path(S1119,S1281)
	S1283= IR_MEM.Out=>IR_WB.In                                 Premise(F875)
	S1284= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F876)
	S1285= CU_DMMU1.IRFunc1=rT                                  Path(S1115,S1284)
	S1286= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F877)
	S1287= CU_DMMU1.IRFunc2=rS                                  Path(S1114,S1286)
	S1288= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F878)
	S1289= CU_DMMU1.Op=0                                        Path(S1113,S1288)
	S1290= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F879)
	S1291= CU_DMMU1.IRFunc=10                                   Path(S1118,S1290)
	S1292= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F880)
	S1293= CU_DMMU2.IRFunc1=rT                                  Path(S1122,S1292)
	S1294= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F881)
	S1295= CU_DMMU2.IRFunc2=rS                                  Path(S1121,S1294)
	S1296= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F882)
	S1297= CU_DMMU2.Op=0                                        Path(S1120,S1296)
	S1298= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F883)
	S1299= CU_DMMU2.IRFunc=10                                   Path(S1125,S1298)
	S1300= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F884)
	S1301= CU_EX.IRFunc1=rT                                     Path(S1129,S1300)
	S1302= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F885)
	S1303= CU_EX.IRFunc2=rS                                     Path(S1128,S1302)
	S1304= IR_EX.Out31_26=>CU_EX.Op                             Premise(F886)
	S1305= CU_EX.Op=0                                           Path(S1127,S1304)
	S1306= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F887)
	S1307= CU_EX.IRFunc=10                                      Path(S1132,S1306)
	S1308= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F888)
	S1309= CU_ID.IRFunc1=rT                                     Path(S1136,S1308)
	S1310= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F889)
	S1311= CU_ID.IRFunc2=rS                                     Path(S1135,S1310)
	S1312= IR_ID.Out31_26=>CU_ID.Op                             Premise(F890)
	S1313= CU_ID.Op=0                                           Path(S1134,S1312)
	S1314= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F891)
	S1315= CU_ID.IRFunc=10                                      Path(S1139,S1314)
	S1316= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F892)
	S1317= CU_MEM.IRFunc1=rT                                    Path(S1143,S1316)
	S1318= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F893)
	S1319= CU_MEM.IRFunc2=rS                                    Path(S1142,S1318)
	S1320= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F894)
	S1321= CU_MEM.Op=0                                          Path(S1141,S1320)
	S1322= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F895)
	S1323= CU_MEM.IRFunc=10                                     Path(S1146,S1322)
	S1324= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F896)
	S1325= CU_WB.IRFunc1=rT                                     Path(S1150,S1324)
	S1326= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F897)
	S1327= CU_WB.IRFunc2=rS                                     Path(S1149,S1326)
	S1328= IR_WB.Out31_26=>CU_WB.Op                             Premise(F898)
	S1329= CU_WB.Op=0                                           Path(S1148,S1328)
	S1330= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F899)
	S1331= CU_WB.IRFunc=10                                      Path(S1153,S1330)
	S1332= CtrlA_MEM=0                                          Premise(F900)
	S1333= [A_MEM]=FU(a)                                        A_MEM-Hold(S1028,S1332)
	S1334= CtrlA_DMMU1=0                                        Premise(F901)
	S1335= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1030,S1334)
	S1336= CtrlA_DMMU2=0                                        Premise(F902)
	S1337= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1032,S1336)
	S1338= CtrlA_EX=0                                           Premise(F903)
	S1339= [A_EX]=FU(a)                                         A_EX-Hold(S1034,S1338)
	S1340= CtrlA_WB=1                                           Premise(F904)
	S1341= [A_WB]=FU(a)                                         A_WB-Write(S1166,S1340)
	S1342= CtrlB_EX=0                                           Premise(F905)
	S1343= [B_EX]=FU(b)                                         B_EX-Hold(S1038,S1342)
	S1344= CtrlB_MEM=0                                          Premise(F906)
	S1345= CtrlB_WB=0                                           Premise(F907)
	S1346= CtrlICache=0                                         Premise(F908)
	S1347= ICache[addr]={0,rS,rT,rD,0,10}                       ICache-Hold(S1042,S1346)
	S1348= CtrlIMMU=0                                           Premise(F909)
	S1349= CtrlConditionReg_WB=1                                Premise(F910)
	S1350= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Write(S1206,S1349)
	S1351= CtrlConditionReg_MEM=0                               Premise(F911)
	S1352= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S1047,S1351)
	S1353= CtrlConditionReg_DMMU1=0                             Premise(F912)
	S1354= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S1049,S1353)
	S1355= CtrlConditionReg_DMMU2=0                             Premise(F913)
	S1356= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Hold(S1051,S1355)
	S1357= CtrlIR_DMMU1=0                                       Premise(F914)
	S1358= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S1053,S1357)
	S1359= CtrlIR_DMMU2=0                                       Premise(F915)
	S1360= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Hold(S1055,S1359)
	S1361= CtrlIR_EX=0                                          Premise(F916)
	S1362= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S1057,S1361)
	S1363= CtrlIR_ID=0                                          Premise(F917)
	S1364= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S1059,S1363)
	S1365= CtrlIR_IMMU=0                                        Premise(F918)
	S1366= CtrlIR_MEM=0                                         Premise(F919)
	S1367= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S1062,S1366)
	S1368= CtrlIR_WB=1                                          Premise(F920)
	S1369= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Write(S1282,S1368)
	S1370= CtrlGPR=0                                            Premise(F921)
	S1371= GPR[rS]=a                                            GPR-Hold(S1066,S1370)
	S1372= GPR[rT]=b                                            GPR-Hold(S1067,S1370)
	S1373= CtrlIAddrReg=0                                       Premise(F922)
	S1374= CtrlPC=0                                             Premise(F923)
	S1375= CtrlPCInc=0                                          Premise(F924)
	S1376= PC[CIA]=addr                                         PC-Hold(S1071,S1375)
	S1377= PC[Out]=addr+4                                       PC-Hold(S1072,S1374,S1375)
	S1378= CtrlIMem=0                                           Premise(F925)
	S1379= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S1074,S1378)
	S1380= CtrlICacheReg=0                                      Premise(F926)
	S1381= CtrlASIDIn=0                                         Premise(F927)
	S1382= CtrlCP0=0                                            Premise(F928)
	S1383= CP0[ASID]=pid                                        CP0-Hold(S1078,S1382)
	S1384= CtrlEPCIn=0                                          Premise(F929)
	S1385= CtrlExCodeIn=0                                       Premise(F930)
	S1386= CtrlIRMux=0                                          Premise(F931)

WB	S1387= A_MEM.Out=FU(a)                                      A_MEM-Out(S1333)
	S1388= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S1333)
	S1389= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S1333)
	S1390= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1335)
	S1391= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1335)
	S1392= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1335)
	S1393= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S1337)
	S1394= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S1337)
	S1395= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S1337)
	S1396= A_EX.Out=FU(a)                                       A_EX-Out(S1339)
	S1397= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1339)
	S1398= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1339)
	S1399= A_WB.Out=FU(a)                                       A_WB-Out(S1341)
	S1400= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1341)
	S1401= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1341)
	S1402= B_EX.Out=FU(b)                                       B_EX-Out(S1343)
	S1403= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1343)
	S1404= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1343)
	S1405= ConditionReg_WB.Out=CompareS(32'b0,FU(b))            ConditionReg_WB-Out(S1350)
	S1406= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_WB-Out(S1350)
	S1407= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_WB-Out(S1350)
	S1408= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))           ConditionReg_MEM-Out(S1352)
	S1409= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0] ConditionReg_MEM-Out(S1352)
	S1410= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0] ConditionReg_MEM-Out(S1352)
	S1411= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU1-Out(S1354)
	S1412= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S1354)
	S1413= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S1354)
	S1414= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU2-Out(S1356)
	S1415= ConditionReg_DMMU2.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU2-Out(S1356)
	S1416= ConditionReg_DMMU2.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU2-Out(S1356)
	S1417= IR_DMMU1.Out={0,rS,rT,rD,0,10}                       IR_DMMU1-Out(S1358)
	S1418= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1358)
	S1419= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1358)
	S1420= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1358)
	S1421= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1358)
	S1422= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1358)
	S1423= IR_DMMU1.Out5_0=10                                   IR_DMMU1-Out(S1358)
	S1424= IR_DMMU2.Out={0,rS,rT,rD,0,10}                       IR_DMMU2-Out(S1360)
	S1425= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1360)
	S1426= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1360)
	S1427= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1360)
	S1428= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1360)
	S1429= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1360)
	S1430= IR_DMMU2.Out5_0=10                                   IR_DMMU2-Out(S1360)
	S1431= IR_EX.Out={0,rS,rT,rD,0,10}                          IR_EX-Out(S1362)
	S1432= IR_EX.Out31_26=0                                     IR_EX-Out(S1362)
	S1433= IR_EX.Out25_21=rS                                    IR_EX-Out(S1362)
	S1434= IR_EX.Out20_16=rT                                    IR_EX-Out(S1362)
	S1435= IR_EX.Out15_11=rD                                    IR_EX-Out(S1362)
	S1436= IR_EX.Out10_6=0                                      IR_EX-Out(S1362)
	S1437= IR_EX.Out5_0=10                                      IR_EX-Out(S1362)
	S1438= IR_ID.Out={0,rS,rT,rD,0,10}                          IR-Out(S1364)
	S1439= IR_ID.Out31_26=0                                     IR-Out(S1364)
	S1440= IR_ID.Out25_21=rS                                    IR-Out(S1364)
	S1441= IR_ID.Out20_16=rT                                    IR-Out(S1364)
	S1442= IR_ID.Out15_11=rD                                    IR-Out(S1364)
	S1443= IR_ID.Out10_6=0                                      IR-Out(S1364)
	S1444= IR_ID.Out5_0=10                                      IR-Out(S1364)
	S1445= IR_MEM.Out={0,rS,rT,rD,0,10}                         IR_MEM-Out(S1367)
	S1446= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1367)
	S1447= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1367)
	S1448= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1367)
	S1449= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1367)
	S1450= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1367)
	S1451= IR_MEM.Out5_0=10                                     IR_MEM-Out(S1367)
	S1452= IR_WB.Out={0,rS,rT,rD,0,10}                          IR-Out(S1369)
	S1453= IR_WB.Out31_26=0                                     IR-Out(S1369)
	S1454= IR_WB.Out25_21=rS                                    IR-Out(S1369)
	S1455= IR_WB.Out20_16=rT                                    IR-Out(S1369)
	S1456= IR_WB.Out15_11=rD                                    IR-Out(S1369)
	S1457= IR_WB.Out10_6=0                                      IR-Out(S1369)
	S1458= IR_WB.Out5_0=10                                      IR-Out(S1369)
	S1459= PC.CIA=addr                                          PC-Out(S1376)
	S1460= PC.CIA31_28=addr[31:28]                              PC-Out(S1376)
	S1461= PC.Out=addr+4                                        PC-Out(S1377)
	S1462= CP0.ASID=pid                                         CP0-Read-ASID(S1383)
	S1463= A_MEM.Out=>A_DMMU1.In                                Premise(F932)
	S1464= A_DMMU1.In=FU(a)                                     Path(S1387,S1463)
	S1465= A_DMMU1.Out=>A_DMMU2.In                              Premise(F933)
	S1466= A_DMMU2.In=FU(a)                                     Path(S1390,S1465)
	S1467= FU.OutID1=>A_EX.In                                   Premise(F934)
	S1468= A_EX.Out=>A_MEM.In                                   Premise(F935)
	S1469= A_MEM.In=FU(a)                                       Path(S1396,S1468)
	S1470= A_DMMU2.Out=>A_WB.In                                 Premise(F936)
	S1471= A_WB.In=FU(a)                                        Path(S1393,S1470)
	S1472= A_MEM.Out=>A_WB.In                                   Premise(F937)
	S1473= FU.OutID2=>B_EX.In                                   Premise(F938)
	S1474= B_MEM.Out=>B_WB.In                                   Premise(F939)
	S1475= B_EX.Out=>CMPU.B                                     Premise(F940)
	S1476= CMPU.B=FU(b)                                         Path(S1402,S1475)
	S1477= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F941)
	S1478= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F942)
	S1479= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F943)
	S1480= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F944)
	S1481= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F945)
	S1482= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F946)
	S1483= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F947)
	S1484= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F948)
	S1485= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F949)
	S1486= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F950)
	S1487= FU.Bub_ID=>CU_ID.Bub                                 Premise(F951)
	S1488= FU.Halt_ID=>CU_ID.Halt                               Premise(F952)
	S1489= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F953)
	S1490= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F954)
	S1491= FU.Bub_IF=>CU_IF.Bub                                 Premise(F955)
	S1492= FU.Halt_IF=>CU_IF.Halt                               Premise(F956)
	S1493= ICache.Hit=>CU_IF.ICacheHit                          Premise(F957)
	S1494= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F958)
	S1495= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F959)
	S1496= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F960)
	S1497= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F961)
	S1498= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F962)
	S1499= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F963)
	S1500= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F964)
	S1501= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F965)
	S1502= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F966)
	S1503= ConditionReg_WB.Out=>CU_WB.zero                      Premise(F967)
	S1504= CU_WB.zero=CompareS(32'b0,FU(b))                     Path(S1405,S1503)
	S1505= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F968)
	S1506= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))          Path(S1408,S1505)
	S1507= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F969)
	S1508= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))          Path(S1411,S1507)
	S1509= CMPU.zero=>ConditionReg_MEM.In                       Premise(F970)
	S1510= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F971)
	S1511= ConditionReg_WB.In=CompareS(32'b0,FU(b))             Path(S1414,S1510)
	S1512= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F972)
	S1513= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F973)
	S1514= ICache.Hit=>FU.ICacheHit                             Premise(F974)
	S1515= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F975)
	S1516= FU.IR_DMMU1={0,rS,rT,rD,0,10}                        Path(S1417,S1515)
	S1517= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F976)
	S1518= FU.IR_DMMU2={0,rS,rT,rD,0,10}                        Path(S1424,S1517)
	S1519= IR_EX.Out=>FU.IR_EX                                  Premise(F977)
	S1520= FU.IR_EX={0,rS,rT,rD,0,10}                           Path(S1431,S1519)
	S1521= IR_ID.Out=>FU.IR_ID                                  Premise(F978)
	S1522= FU.IR_ID={0,rS,rT,rD,0,10}                           Path(S1438,S1521)
	S1523= IR_MEM.Out=>FU.IR_MEM                                Premise(F979)
	S1524= FU.IR_MEM={0,rS,rT,rD,0,10}                          Path(S1445,S1523)
	S1525= IR_WB.Out=>FU.IR_WB                                  Premise(F980)
	S1526= FU.IR_WB={0,rS,rT,rD,0,10}                           Path(S1452,S1525)
	S1527= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F981)
	S1528= FU.InDMMU1_WReg=rD                                   Path(S1421,S1527)
	S1529= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F982)
	S1530= FU.InDMMU2_WReg=rD                                   Path(S1428,S1529)
	S1531= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F983)
	S1532= FU.InEX_WReg=rD                                      Path(S1435,S1531)
	S1533= GPR.Rdata1=>FU.InID1                                 Premise(F984)
	S1534= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F985)
	S1535= FU.InID1_RReg=rS                                     Path(S1440,S1534)
	S1536= GPR.Rdata2=>FU.InID2                                 Premise(F986)
	S1537= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F987)
	S1538= FU.InID2_RReg=rT                                     Path(S1441,S1537)
	S1539= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F988)
	S1540= FU.InMEM_WReg=rD                                     Path(S1449,S1539)
	S1541= A_WB.Out=>FU.InWB                                    Premise(F989)
	S1542= FU.InWB=FU(a)                                        Path(S1399,S1541)
	S1543= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F990)
	S1544= FU.InWB_WReg=rD                                      Path(S1456,S1543)
	S1545= IR_ID.Out25_21=>GPR.RReg1                            Premise(F991)
	S1546= GPR.RReg1=rS                                         Path(S1440,S1545)
	S1547= GPR.Rdata1=a                                         GPR-Read(S1546,S1371)
	S1548= FU.InID1=a                                           Path(S1547,S1533)
	S1549= FU.OutID1=FU(a)                                      FU-Forward(S1548)
	S1550= A_EX.In=FU(a)                                        Path(S1549,S1467)
	S1551= IR_ID.Out20_16=>GPR.RReg2                            Premise(F992)
	S1552= GPR.RReg2=rT                                         Path(S1441,S1551)
	S1553= GPR.Rdata2=b                                         GPR-Read(S1552,S1372)
	S1554= FU.InID2=b                                           Path(S1553,S1536)
	S1555= FU.OutID2=FU(b)                                      FU-Forward(S1554)
	S1556= B_EX.In=FU(b)                                        Path(S1555,S1473)
	S1557= A_WB.Out=>GPR.WData                                  Premise(F993)
	S1558= GPR.WData=FU(a)                                      Path(S1399,S1557)
	S1559= IR_WB.Out15_11=>GPR.WReg                             Premise(F994)
	S1560= GPR.WReg=rD                                          Path(S1456,S1559)
	S1561= IMMU.Addr=>IAddrReg.In                               Premise(F995)
	S1562= PC.Out=>ICache.IEA                                   Premise(F996)
	S1563= ICache.IEA=addr+4                                    Path(S1461,S1562)
	S1564= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1563)
	S1565= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1564,S1493)
	S1566= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1564,S1514)
	S1567= ICache.Out=>ICacheReg.In                             Premise(F997)
	S1568= PC.Out=>IMMU.IEA                                     Premise(F998)
	S1569= IMMU.IEA=addr+4                                      Path(S1461,S1568)
	S1570= CP0.ASID=>IMMU.PID                                   Premise(F999)
	S1571= IMMU.PID=pid                                         Path(S1462,S1570)
	S1572= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1571,S1569)
	S1573= IAddrReg.In={pid,addr+4}                             Path(S1572,S1561)
	S1574= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1571,S1569)
	S1575= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1574,S1494)
	S1576= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1000)
	S1577= IR_DMMU1.In={0,rS,rT,rD,0,10}                        Path(S1445,S1576)
	S1578= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1001)
	S1579= IR_DMMU2.In={0,rS,rT,rD,0,10}                        Path(S1417,S1578)
	S1580= IR_ID.Out=>IR_EX.In                                  Premise(F1002)
	S1581= IR_EX.In={0,rS,rT,rD,0,10}                           Path(S1438,S1580)
	S1582= ICache.Out=>IR_ID.In                                 Premise(F1003)
	S1583= ICache.Out=>IR_IMMU.In                               Premise(F1004)
	S1584= IR_EX.Out=>IR_MEM.In                                 Premise(F1005)
	S1585= IR_MEM.In={0,rS,rT,rD,0,10}                          Path(S1431,S1584)
	S1586= IR_DMMU2.Out=>IR_WB.In                               Premise(F1006)
	S1587= IR_WB.In={0,rS,rT,rD,0,10}                           Path(S1424,S1586)
	S1588= IR_MEM.Out=>IR_WB.In                                 Premise(F1007)
	S1589= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1008)
	S1590= CU_DMMU1.IRFunc1=rT                                  Path(S1420,S1589)
	S1591= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1009)
	S1592= CU_DMMU1.IRFunc2=rS                                  Path(S1419,S1591)
	S1593= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1010)
	S1594= CU_DMMU1.Op=0                                        Path(S1418,S1593)
	S1595= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1011)
	S1596= CU_DMMU1.IRFunc=10                                   Path(S1423,S1595)
	S1597= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1012)
	S1598= CU_DMMU2.IRFunc1=rT                                  Path(S1427,S1597)
	S1599= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1013)
	S1600= CU_DMMU2.IRFunc2=rS                                  Path(S1426,S1599)
	S1601= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1014)
	S1602= CU_DMMU2.Op=0                                        Path(S1425,S1601)
	S1603= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1015)
	S1604= CU_DMMU2.IRFunc=10                                   Path(S1430,S1603)
	S1605= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1016)
	S1606= CU_EX.IRFunc1=rT                                     Path(S1434,S1605)
	S1607= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1017)
	S1608= CU_EX.IRFunc2=rS                                     Path(S1433,S1607)
	S1609= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1018)
	S1610= CU_EX.Op=0                                           Path(S1432,S1609)
	S1611= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1019)
	S1612= CU_EX.IRFunc=10                                      Path(S1437,S1611)
	S1613= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1020)
	S1614= CU_ID.IRFunc1=rT                                     Path(S1441,S1613)
	S1615= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1021)
	S1616= CU_ID.IRFunc2=rS                                     Path(S1440,S1615)
	S1617= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1022)
	S1618= CU_ID.Op=0                                           Path(S1439,S1617)
	S1619= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1023)
	S1620= CU_ID.IRFunc=10                                      Path(S1444,S1619)
	S1621= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1024)
	S1622= CU_MEM.IRFunc1=rT                                    Path(S1448,S1621)
	S1623= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1025)
	S1624= CU_MEM.IRFunc2=rS                                    Path(S1447,S1623)
	S1625= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1026)
	S1626= CU_MEM.Op=0                                          Path(S1446,S1625)
	S1627= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1027)
	S1628= CU_MEM.IRFunc=10                                     Path(S1451,S1627)
	S1629= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1028)
	S1630= CU_WB.IRFunc1=rT                                     Path(S1455,S1629)
	S1631= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1029)
	S1632= CU_WB.IRFunc2=rS                                     Path(S1454,S1631)
	S1633= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1030)
	S1634= CU_WB.Op=0                                           Path(S1453,S1633)
	S1635= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1031)
	S1636= CU_WB.IRFunc=10                                      Path(S1458,S1635)
	S1637= CtrlA_MEM=0                                          Premise(F1032)
	S1638= [A_MEM]=FU(a)                                        A_MEM-Hold(S1333,S1637)
	S1639= CtrlA_DMMU1=0                                        Premise(F1033)
	S1640= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1335,S1639)
	S1641= CtrlA_DMMU2=0                                        Premise(F1034)
	S1642= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1337,S1641)
	S1643= CtrlA_EX=0                                           Premise(F1035)
	S1644= [A_EX]=FU(a)                                         A_EX-Hold(S1339,S1643)
	S1645= CtrlA_WB=0                                           Premise(F1036)
	S1646= [A_WB]=FU(a)                                         A_WB-Hold(S1341,S1645)
	S1647= CtrlB_EX=0                                           Premise(F1037)
	S1648= [B_EX]=FU(b)                                         B_EX-Hold(S1343,S1647)
	S1649= CtrlB_MEM=0                                          Premise(F1038)
	S1650= CtrlB_WB=0                                           Premise(F1039)
	S1651= CtrlICache=0                                         Premise(F1040)
	S1652= ICache[addr]={0,rS,rT,rD,0,10}                       ICache-Hold(S1347,S1651)
	S1653= CtrlIMMU=0                                           Premise(F1041)
	S1654= CtrlConditionReg_WB=0                                Premise(F1042)
	S1655= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Hold(S1350,S1654)
	S1656= CtrlConditionReg_MEM=0                               Premise(F1043)
	S1657= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S1352,S1656)
	S1658= CtrlConditionReg_DMMU1=0                             Premise(F1044)
	S1659= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S1354,S1658)
	S1660= CtrlConditionReg_DMMU2=0                             Premise(F1045)
	S1661= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Hold(S1356,S1660)
	S1662= CtrlIR_DMMU1=0                                       Premise(F1046)
	S1663= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S1358,S1662)
	S1664= CtrlIR_DMMU2=0                                       Premise(F1047)
	S1665= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Hold(S1360,S1664)
	S1666= CtrlIR_EX=0                                          Premise(F1048)
	S1667= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S1362,S1666)
	S1668= CtrlIR_ID=0                                          Premise(F1049)
	S1669= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S1364,S1668)
	S1670= CtrlIR_IMMU=0                                        Premise(F1050)
	S1671= CtrlIR_MEM=0                                         Premise(F1051)
	S1672= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S1367,S1671)
	S1673= CtrlIR_WB=0                                          Premise(F1052)
	S1674= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Hold(S1369,S1673)
	S1675= CtrlGPR=1                                            Premise(F1053)
	S1676= GPR[rD]=FU(a)                                        GPR-Write(S1560,S1558,S1675)
	S1677= CtrlIAddrReg=0                                       Premise(F1054)
	S1678= CtrlPC=0                                             Premise(F1055)
	S1679= CtrlPCInc=0                                          Premise(F1056)
	S1680= PC[CIA]=addr                                         PC-Hold(S1376,S1679)
	S1681= PC[Out]=addr+4                                       PC-Hold(S1377,S1678,S1679)
	S1682= CtrlIMem=0                                           Premise(F1057)
	S1683= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S1379,S1682)
	S1684= CtrlICacheReg=0                                      Premise(F1058)
	S1685= CtrlASIDIn=0                                         Premise(F1059)
	S1686= CtrlCP0=0                                            Premise(F1060)
	S1687= CP0[ASID]=pid                                        CP0-Hold(S1383,S1686)
	S1688= CtrlEPCIn=0                                          Premise(F1061)
	S1689= CtrlExCodeIn=0                                       Premise(F1062)
	S1690= CtrlIRMux=0                                          Premise(F1063)

POST	S1638= [A_MEM]=FU(a)                                        A_MEM-Hold(S1333,S1637)
	S1640= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1335,S1639)
	S1642= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1337,S1641)
	S1644= [A_EX]=FU(a)                                         A_EX-Hold(S1339,S1643)
	S1646= [A_WB]=FU(a)                                         A_WB-Hold(S1341,S1645)
	S1648= [B_EX]=FU(b)                                         B_EX-Hold(S1343,S1647)
	S1652= ICache[addr]={0,rS,rT,rD,0,10}                       ICache-Hold(S1347,S1651)
	S1655= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Hold(S1350,S1654)
	S1657= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S1352,S1656)
	S1659= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S1354,S1658)
	S1661= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Hold(S1356,S1660)
	S1663= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S1358,S1662)
	S1665= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Hold(S1360,S1664)
	S1667= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S1362,S1666)
	S1669= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S1364,S1668)
	S1672= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S1367,S1671)
	S1674= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Hold(S1369,S1673)
	S1676= GPR[rD]=FU(a)                                        GPR-Write(S1560,S1558,S1675)
	S1680= PC[CIA]=addr                                         PC-Hold(S1376,S1679)
	S1681= PC[Out]=addr+4                                       PC-Hold(S1377,S1678,S1679)
	S1683= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S1379,S1682)
	S1687= CP0[ASID]=pid                                        CP0-Hold(S1383,S1686)

