// Seed: 808996770
module module_0;
  tri0 id_1 = 1;
  assign id_1 = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = $display(1);
  integer id_13 = 1;
  timeprecision 1ps;
  initial id_5 = {1};
  always foreach (id_14) id_11 <= 1;
  id_15(
      1, "", 1'b0
  );
  assign id_3 = 1 == 1;
  wire id_16;
  assign id_13 = id_14;
  wire id_17;
  module_0();
endmodule
