Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Verilog/Serial_Adder/test_completo_isim_beh.exe -prj D:/Verilog/Serial_Adder/test_completo_beh.prj work.test_completo work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog/Serial_Adder/Shift_register2.v" into library work
Analyzing Verilog file "D:/Verilog/Serial_Adder/Shifter.v" into library work
Analyzing Verilog file "D:/Verilog/Serial_Adder/FSM.v" into library work
Analyzing Verilog file "D:/Verilog/Serial_Adder/Display_12bits.v" into library work
Analyzing Verilog file "D:/Verilog/Serial_Adder/counter.v" into library work
Analyzing Verilog file "D:/Verilog/Serial_Adder/DataPath.v" into library work
Analyzing Verilog file "D:/Verilog/Serial_Adder/test_completo.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Verilog/Serial_Adder/test_completo.v" Line 41: Port HEX_3 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Verilog/Serial_Adder/DataPath.v" Line 95: Port STATE is not connected to this instance
Completed static elaboration
Compiling module Shift_register
Compiling module Shift_register2
Compiling module FSM
Compiling module counter
Compiling module Display_12bits
Compiling module DataPath
Compiling module test_completo
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/Verilog/Serial_Adder/test_completo_isim_beh.exe
Fuse Memory Usage: 28688 KB
Fuse CPU Usage: 608 ms
