// Seed: 2170876166
module module_0 #(
    parameter id_1 = 32'd78,
    parameter id_2 = 32'd88
);
  defparam id_1.id_2 = id_2;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    inout wor id_2,
    input wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6
    , id_33,
    output tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    output supply0 id_13,
    input tri id_14,
    input wor id_15,
    input wire id_16,
    input supply0 id_17,
    output wand id_18,
    output tri0 id_19,
    output tri1 id_20,
    input logic id_21,
    output wire id_22,
    input supply1 id_23,
    input supply1 id_24,
    input wor id_25
    , id_34,
    input tri id_26
    , id_35,
    input uwire id_27,
    input wand id_28,
    input tri id_29,
    input supply0 id_30,
    output logic id_31
);
  assign id_20 = id_16;
  wire id_36;
  module_0();
  wire id_37;
  initial begin
    cover (1);
    id_31 <= id_21;
  end
endmodule
