// Seed: 2511259065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  module_2();
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2;
  wire id_1;
  wire id_3, id_4, id_5;
  module_3(); id_6(
      .id_0(id_3), .id_1(id_1)
  );
endmodule
module module_3;
  tri id_1 = 1;
  assign id_1 = 1;
  wire id_3;
endmodule
