arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	3.81	vpr	66.11 MiB		-1	-1	0.26	21888	3	0.09	-1	-1	36764	-1	-1	68	99	1	0	success	v8.0.0-10480-gb00638420	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.5.0-41-generic x86_64	2024-07-09T01:24:04	amir-virtual-machine	/home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts	67692	99	130	344	474	1	223	298	12	12	144	clb	auto	27.3 MiB	0.12	585	71938	22630	36940	12368	66.1 MiB	0.14	0.00	1.6034	-105.161	-1.6034	1.6034	0.29	0.00139437	0.00135258	0.0351572	0.0316889	50	1281	9	5.66058e+06	4.21279e+06	406292.	2821.48	1.38	0.208431	0.191734	13526	77840	-1	1197	13	384	639	38731	12079	1.94763	1.94763	-135.636	-1.94763	-0.246888	-0.0618635	520805.	3616.70	0.14	0.03	0.06	-1	-1	0.14	0.0186428	0.0176628	0.01175	0.2358	0.07065	0.6936	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	11.53	vpr	69.39 MiB		-1	-1	0.37	26692	15	0.34	-1	-1	38048	-1	-1	36	162	0	5	success	v8.0.0-10480-gb00638420	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.5.0-41-generic x86_64	2024-07-09T01:24:04	amir-virtual-machine	/home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts	71060	162	96	1009	950	1	702	299	16	16	256	mult_36	auto	31.3 MiB	0.25	5482	83216	24145	51990	7081	69.4 MiB	0.33	0.01	19.9021	-1505.63	-19.9021	19.9021	0.55	0.00116941	0.00106566	0.107758	0.0971761	48	12516	28	1.21132e+07	3.92018e+06	756778.	2956.16	6.27	0.595579	0.54881	25228	149258	-1	9859	18	3192	6328	1764441	435058	22.1605	22.1605	-1742.59	-22.1605	0	0	968034.	3781.38	0.29	0.35	0.10	-1	-1	0.29	0.0780723	0.07404	0.007937	0.3531	0.01667	0.6303	
