-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul_partition is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    dim : IN STD_LOGIC_VECTOR (31 downto 0);
    rep_count : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of matmul_partition is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul_partition_matmul_partition,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=815,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=9183,HLS_SYN_LUT=7450,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (38 downto 0) := "000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (38 downto 0) := "000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (38 downto 0) := "000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (38 downto 0) := "000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (38 downto 0) := "000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (38 downto 0) := "000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (38 downto 0) := "000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (38 downto 0) := "000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (38 downto 0) := "000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (38 downto 0) := "001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (38 downto 0) := "010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (38 downto 0) := "100000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in1 : STD_LOGIC_VECTOR (63 downto 0);
    signal in2 : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln46_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal dim_read_reg_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_1_fu_373_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln24_1_reg_518 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_367_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_523 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal out_r_read_reg_532 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal in2_read_reg_537 : STD_LOGIC_VECTOR (63 downto 0);
    signal in1_read_reg_542 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln46_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rep_count_read_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_fu_382_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln24_reg_557 : STD_LOGIC_VECTOR (30 downto 0);
    signal wide_trip_count49_fu_386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal wide_trip_count49_reg_562 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_390_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln_reg_568 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_578 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln46_fu_419_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln46_reg_584 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal smax_fu_438_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax_reg_595 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal smax2_fu_450_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax2_reg_600 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln5_reg_605 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_359_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal bound_reg_621 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_fu_363_p2 : STD_LOGIC_VECTOR (93 downto 0);
    signal bound6_reg_637 : STD_LOGIC_VECTOR (93 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal empty_28_fu_485_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_28_reg_642 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal A_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_1_ce0 : STD_LOGIC;
    signal A_1_we0 : STD_LOGIC;
    signal A_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_2_ce0 : STD_LOGIC;
    signal A_2_we0 : STD_LOGIC;
    signal A_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_3_ce0 : STD_LOGIC;
    signal A_3_we0 : STD_LOGIC;
    signal A_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_4_ce0 : STD_LOGIC;
    signal A_4_we0 : STD_LOGIC;
    signal A_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_5_ce0 : STD_LOGIC;
    signal A_5_we0 : STD_LOGIC;
    signal A_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_6_ce0 : STD_LOGIC;
    signal A_6_we0 : STD_LOGIC;
    signal A_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_7_ce0 : STD_LOGIC;
    signal A_7_we0 : STD_LOGIC;
    signal A_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_8_ce0 : STD_LOGIC;
    signal A_8_we0 : STD_LOGIC;
    signal A_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_9_ce0 : STD_LOGIC;
    signal A_9_we0 : STD_LOGIC;
    signal A_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_10_ce0 : STD_LOGIC;
    signal A_10_we0 : STD_LOGIC;
    signal A_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_11_ce0 : STD_LOGIC;
    signal A_11_we0 : STD_LOGIC;
    signal A_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_12_ce0 : STD_LOGIC;
    signal A_12_we0 : STD_LOGIC;
    signal A_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_13_ce0 : STD_LOGIC;
    signal A_13_we0 : STD_LOGIC;
    signal A_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_14_ce0 : STD_LOGIC;
    signal A_14_we0 : STD_LOGIC;
    signal A_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_15_ce0 : STD_LOGIC;
    signal A_15_we0 : STD_LOGIC;
    signal A_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_ce0 : STD_LOGIC;
    signal B_we0 : STD_LOGIC;
    signal B_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_1_ce0 : STD_LOGIC;
    signal B_1_we0 : STD_LOGIC;
    signal B_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_2_ce0 : STD_LOGIC;
    signal B_2_we0 : STD_LOGIC;
    signal B_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_3_ce0 : STD_LOGIC;
    signal B_3_we0 : STD_LOGIC;
    signal B_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_4_ce0 : STD_LOGIC;
    signal B_4_we0 : STD_LOGIC;
    signal B_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_5_ce0 : STD_LOGIC;
    signal B_5_we0 : STD_LOGIC;
    signal B_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_6_ce0 : STD_LOGIC;
    signal B_6_we0 : STD_LOGIC;
    signal B_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_7_ce0 : STD_LOGIC;
    signal B_7_we0 : STD_LOGIC;
    signal B_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_8_ce0 : STD_LOGIC;
    signal B_8_we0 : STD_LOGIC;
    signal B_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_9_ce0 : STD_LOGIC;
    signal B_9_we0 : STD_LOGIC;
    signal B_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_10_ce0 : STD_LOGIC;
    signal B_10_we0 : STD_LOGIC;
    signal B_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_11_ce0 : STD_LOGIC;
    signal B_11_we0 : STD_LOGIC;
    signal B_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_12_ce0 : STD_LOGIC;
    signal B_12_we0 : STD_LOGIC;
    signal B_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_13_ce0 : STD_LOGIC;
    signal B_13_we0 : STD_LOGIC;
    signal B_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_14_ce0 : STD_LOGIC;
    signal B_14_we0 : STD_LOGIC;
    signal B_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_15_ce0 : STD_LOGIC;
    signal B_15_we0 : STD_LOGIC;
    signal B_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal C_ce0 : STD_LOGIC;
    signal C_we0 : STD_LOGIC;
    signal C_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_ap_start : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_ap_done : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_ap_idle : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_ap_ready : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_15_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_15_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_14_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_14_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_13_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_13_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_12_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_12_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_11_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_11_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_10_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_10_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_9_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_9_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_8_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_8_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_7_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_7_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_6_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_6_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_5_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_5_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_4_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_4_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_3_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_3_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_2_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_2_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_1_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_1_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_ap_start : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_ap_done : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_ap_idle : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_ap_ready : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_15_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_15_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_14_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_14_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_13_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_13_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_12_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_12_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_11_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_11_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_10_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_10_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_9_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_9_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_8_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_8_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_7_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_7_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_6_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_6_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_5_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_5_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_4_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_4_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_3_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_3_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_2_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_2_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_1_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_1_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readB_fu_284_B_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_idle : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_ready : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_ce0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_we0 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_ce : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_ap_start : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_ap_done : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_ap_idle : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_ap_ready : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_C_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_matmul_partition_Pipeline_writeC_fu_349_C_ce0 : STD_LOGIC;
    signal gmem_0_AWVALID : STD_LOGIC;
    signal gmem_0_AWREADY : STD_LOGIC;
    signal gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_WVALID : STD_LOGIC;
    signal gmem_0_WREADY : STD_LOGIC;
    signal gmem_0_ARVALID : STD_LOGIC;
    signal gmem_0_ARREADY : STD_LOGIC;
    signal gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RVALID : STD_LOGIC;
    signal gmem_0_RREADY : STD_LOGIC;
    signal gmem_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_0_BVALID : STD_LOGIC;
    signal gmem_0_BREADY : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_NS_fsm_state22 : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state31 : STD_LOGIC;
    signal grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal sext_ln46_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln57_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln91_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state4_io : BOOLEAN;
    signal zext_ln91_fu_502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_359_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_363_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_363_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_367_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln24_1_fu_373_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_26_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_27_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_fu_482_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_367_ce : STD_LOGIC;
    signal ap_block_state23_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal grp_fu_359_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_359_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_363_p00 : STD_LOGIC_VECTOR (93 downto 0);
    signal grp_fu_363_p10 : STD_LOGIC_VECTOR (93 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component matmul_partition_matmul_partition_Pipeline_readA IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (30 downto 0);
        sext_ln46 : IN STD_LOGIC_VECTOR (61 downto 0);
        A_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_15_ce0 : OUT STD_LOGIC;
        A_15_we0 : OUT STD_LOGIC;
        A_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_14_ce0 : OUT STD_LOGIC;
        A_14_we0 : OUT STD_LOGIC;
        A_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_13_ce0 : OUT STD_LOGIC;
        A_13_we0 : OUT STD_LOGIC;
        A_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_12_ce0 : OUT STD_LOGIC;
        A_12_we0 : OUT STD_LOGIC;
        A_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_11_ce0 : OUT STD_LOGIC;
        A_11_we0 : OUT STD_LOGIC;
        A_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_10_ce0 : OUT STD_LOGIC;
        A_10_we0 : OUT STD_LOGIC;
        A_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_9_ce0 : OUT STD_LOGIC;
        A_9_we0 : OUT STD_LOGIC;
        A_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_8_ce0 : OUT STD_LOGIC;
        A_8_we0 : OUT STD_LOGIC;
        A_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_7_ce0 : OUT STD_LOGIC;
        A_7_we0 : OUT STD_LOGIC;
        A_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_6_ce0 : OUT STD_LOGIC;
        A_6_we0 : OUT STD_LOGIC;
        A_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_5_ce0 : OUT STD_LOGIC;
        A_5_we0 : OUT STD_LOGIC;
        A_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_4_ce0 : OUT STD_LOGIC;
        A_4_we0 : OUT STD_LOGIC;
        A_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_we0 : OUT STD_LOGIC;
        A_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_we0 : OUT STD_LOGIC;
        A_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_we0 : OUT STD_LOGIC;
        A_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dim : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_partition_matmul_partition_Pipeline_readB IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (30 downto 0);
        sext_ln57 : IN STD_LOGIC_VECTOR (61 downto 0);
        B_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_15_ce0 : OUT STD_LOGIC;
        B_15_we0 : OUT STD_LOGIC;
        B_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_14_ce0 : OUT STD_LOGIC;
        B_14_we0 : OUT STD_LOGIC;
        B_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_13_ce0 : OUT STD_LOGIC;
        B_13_we0 : OUT STD_LOGIC;
        B_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_12_ce0 : OUT STD_LOGIC;
        B_12_we0 : OUT STD_LOGIC;
        B_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_11_ce0 : OUT STD_LOGIC;
        B_11_we0 : OUT STD_LOGIC;
        B_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_10_ce0 : OUT STD_LOGIC;
        B_10_we0 : OUT STD_LOGIC;
        B_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_9_ce0 : OUT STD_LOGIC;
        B_9_we0 : OUT STD_LOGIC;
        B_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_8_ce0 : OUT STD_LOGIC;
        B_8_we0 : OUT STD_LOGIC;
        B_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_7_ce0 : OUT STD_LOGIC;
        B_7_we0 : OUT STD_LOGIC;
        B_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_6_ce0 : OUT STD_LOGIC;
        B_6_we0 : OUT STD_LOGIC;
        B_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_5_ce0 : OUT STD_LOGIC;
        B_5_we0 : OUT STD_LOGIC;
        B_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_4_ce0 : OUT STD_LOGIC;
        B_4_we0 : OUT STD_LOGIC;
        B_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_3_ce0 : OUT STD_LOGIC;
        B_3_we0 : OUT STD_LOGIC;
        B_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_2_ce0 : OUT STD_LOGIC;
        B_2_we0 : OUT STD_LOGIC;
        B_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_1_ce0 : OUT STD_LOGIC;
        B_1_we0 : OUT STD_LOGIC;
        B_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_we0 : OUT STD_LOGIC;
        B_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dim : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dim : IN STD_LOGIC_VECTOR (31 downto 0);
        bound6 : IN STD_LOGIC_VECTOR (93 downto 0);
        bound : IN STD_LOGIC_VECTOR (62 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_4_ce0 : OUT STD_LOGIC;
        A_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_5_ce0 : OUT STD_LOGIC;
        A_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_6_ce0 : OUT STD_LOGIC;
        A_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_7_ce0 : OUT STD_LOGIC;
        A_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_8_ce0 : OUT STD_LOGIC;
        A_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_9_ce0 : OUT STD_LOGIC;
        A_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_10_ce0 : OUT STD_LOGIC;
        A_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_11_ce0 : OUT STD_LOGIC;
        A_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_12_ce0 : OUT STD_LOGIC;
        A_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_13_ce0 : OUT STD_LOGIC;
        A_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_14_ce0 : OUT STD_LOGIC;
        A_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_15_ce0 : OUT STD_LOGIC;
        A_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_1_ce0 : OUT STD_LOGIC;
        B_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_2_ce0 : OUT STD_LOGIC;
        B_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_3_ce0 : OUT STD_LOGIC;
        B_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_4_ce0 : OUT STD_LOGIC;
        B_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_5_ce0 : OUT STD_LOGIC;
        B_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_6_ce0 : OUT STD_LOGIC;
        B_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_7_ce0 : OUT STD_LOGIC;
        B_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_8_ce0 : OUT STD_LOGIC;
        B_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_9_ce0 : OUT STD_LOGIC;
        B_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_10_ce0 : OUT STD_LOGIC;
        B_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_11_ce0 : OUT STD_LOGIC;
        B_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_12_ce0 : OUT STD_LOGIC;
        B_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_13_ce0 : OUT STD_LOGIC;
        B_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_14_ce0 : OUT STD_LOGIC;
        B_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_15_ce0 : OUT STD_LOGIC;
        B_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_we0 : OUT STD_LOGIC;
        C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_ce : OUT STD_LOGIC );
    end component;


    component matmul_partition_matmul_partition_Pipeline_writeC IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        mul : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln91 : IN STD_LOGIC_VECTOR (61 downto 0);
        dim : IN STD_LOGIC_VECTOR (31 downto 0);
        C_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_partition_mul_31ns_32ns_63_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component matmul_partition_mul_31ns_63ns_94_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (62 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (93 downto 0) );
    end component;


    component matmul_partition_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_partition_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_partition_C_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_partition_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        in2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component matmul_partition_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    A_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_d0,
        q0 => A_q0);

    A_1_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_1_address0,
        ce0 => A_1_ce0,
        we0 => A_1_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_1_d0,
        q0 => A_1_q0);

    A_2_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_2_address0,
        ce0 => A_2_ce0,
        we0 => A_2_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_2_d0,
        q0 => A_2_q0);

    A_3_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_3_address0,
        ce0 => A_3_ce0,
        we0 => A_3_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_3_d0,
        q0 => A_3_q0);

    A_4_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_4_address0,
        ce0 => A_4_ce0,
        we0 => A_4_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_4_d0,
        q0 => A_4_q0);

    A_5_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_5_address0,
        ce0 => A_5_ce0,
        we0 => A_5_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_5_d0,
        q0 => A_5_q0);

    A_6_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_6_address0,
        ce0 => A_6_ce0,
        we0 => A_6_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_6_d0,
        q0 => A_6_q0);

    A_7_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_7_address0,
        ce0 => A_7_ce0,
        we0 => A_7_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_7_d0,
        q0 => A_7_q0);

    A_8_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_8_address0,
        ce0 => A_8_ce0,
        we0 => A_8_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_8_d0,
        q0 => A_8_q0);

    A_9_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_9_address0,
        ce0 => A_9_ce0,
        we0 => A_9_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_9_d0,
        q0 => A_9_q0);

    A_10_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_10_address0,
        ce0 => A_10_ce0,
        we0 => A_10_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_10_d0,
        q0 => A_10_q0);

    A_11_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_11_address0,
        ce0 => A_11_ce0,
        we0 => A_11_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_11_d0,
        q0 => A_11_q0);

    A_12_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_12_address0,
        ce0 => A_12_ce0,
        we0 => A_12_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_12_d0,
        q0 => A_12_q0);

    A_13_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_13_address0,
        ce0 => A_13_ce0,
        we0 => A_13_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_13_d0,
        q0 => A_13_q0);

    A_14_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_14_address0,
        ce0 => A_14_ce0,
        we0 => A_14_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_14_d0,
        q0 => A_14_q0);

    A_15_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_15_address0,
        ce0 => A_15_ce0,
        we0 => A_15_we0,
        d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_15_d0,
        q0 => A_15_q0);

    B_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_address0,
        ce0 => B_ce0,
        we0 => B_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_d0,
        q0 => B_q0);

    B_1_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_1_address0,
        ce0 => B_1_ce0,
        we0 => B_1_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_1_d0,
        q0 => B_1_q0);

    B_2_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_2_address0,
        ce0 => B_2_ce0,
        we0 => B_2_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_2_d0,
        q0 => B_2_q0);

    B_3_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_3_address0,
        ce0 => B_3_ce0,
        we0 => B_3_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_3_d0,
        q0 => B_3_q0);

    B_4_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_4_address0,
        ce0 => B_4_ce0,
        we0 => B_4_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_4_d0,
        q0 => B_4_q0);

    B_5_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_5_address0,
        ce0 => B_5_ce0,
        we0 => B_5_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_5_d0,
        q0 => B_5_q0);

    B_6_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_6_address0,
        ce0 => B_6_ce0,
        we0 => B_6_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_6_d0,
        q0 => B_6_q0);

    B_7_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_7_address0,
        ce0 => B_7_ce0,
        we0 => B_7_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_7_d0,
        q0 => B_7_q0);

    B_8_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_8_address0,
        ce0 => B_8_ce0,
        we0 => B_8_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_8_d0,
        q0 => B_8_q0);

    B_9_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_9_address0,
        ce0 => B_9_ce0,
        we0 => B_9_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_9_d0,
        q0 => B_9_q0);

    B_10_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_10_address0,
        ce0 => B_10_ce0,
        we0 => B_10_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_10_d0,
        q0 => B_10_q0);

    B_11_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_11_address0,
        ce0 => B_11_ce0,
        we0 => B_11_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_11_d0,
        q0 => B_11_q0);

    B_12_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_12_address0,
        ce0 => B_12_ce0,
        we0 => B_12_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_12_d0,
        q0 => B_12_q0);

    B_13_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_13_address0,
        ce0 => B_13_ce0,
        we0 => B_13_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_13_d0,
        q0 => B_13_q0);

    B_14_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_14_address0,
        ce0 => B_14_ce0,
        we0 => B_14_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_14_d0,
        q0 => B_14_q0);

    B_15_U : component matmul_partition_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_15_address0,
        ce0 => B_15_ce0,
        we0 => B_15_we0,
        d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_15_d0,
        q0 => B_15_q0);

    C_U : component matmul_partition_C_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => C_address0,
        ce0 => C_ce0,
        we0 => C_we0,
        d0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_d0,
        q0 => C_q0);

    grp_matmul_partition_Pipeline_readA_fu_259 : component matmul_partition_matmul_partition_Pipeline_readA
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_partition_Pipeline_readA_fu_259_ap_start,
        ap_done => grp_matmul_partition_Pipeline_readA_fu_259_ap_done,
        ap_idle => grp_matmul_partition_Pipeline_readA_fu_259_ap_idle,
        ap_ready => grp_matmul_partition_Pipeline_readA_fu_259_ap_ready,
        m_axi_gmem_0_AWVALID => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_0_AWADDR => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => ap_const_logic_0,
        m_axi_gmem_0_WDATA => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => gmem_0_RVALID,
        m_axi_gmem_0_RREADY => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => gmem_0_RDATA,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => ap_const_logic_0,
        m_axi_gmem_0_BREADY => grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        empty => trunc_ln46_reg_584,
        sext_ln46 => trunc_ln_reg_568,
        A_15_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_15_address0,
        A_15_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_15_ce0,
        A_15_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_15_we0,
        A_15_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_15_d0,
        A_14_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_14_address0,
        A_14_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_14_ce0,
        A_14_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_14_we0,
        A_14_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_14_d0,
        A_13_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_13_address0,
        A_13_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_13_ce0,
        A_13_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_13_we0,
        A_13_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_13_d0,
        A_12_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_12_address0,
        A_12_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_12_ce0,
        A_12_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_12_we0,
        A_12_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_12_d0,
        A_11_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_11_address0,
        A_11_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_11_ce0,
        A_11_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_11_we0,
        A_11_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_11_d0,
        A_10_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_10_address0,
        A_10_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_10_ce0,
        A_10_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_10_we0,
        A_10_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_10_d0,
        A_9_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_9_address0,
        A_9_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_9_ce0,
        A_9_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_9_we0,
        A_9_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_9_d0,
        A_8_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_8_address0,
        A_8_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_8_ce0,
        A_8_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_8_we0,
        A_8_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_8_d0,
        A_7_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_7_address0,
        A_7_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_7_ce0,
        A_7_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_7_we0,
        A_7_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_7_d0,
        A_6_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_6_address0,
        A_6_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_6_ce0,
        A_6_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_6_we0,
        A_6_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_6_d0,
        A_5_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_5_address0,
        A_5_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_5_ce0,
        A_5_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_5_we0,
        A_5_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_5_d0,
        A_4_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_4_address0,
        A_4_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_4_ce0,
        A_4_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_4_we0,
        A_4_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_4_d0,
        A_3_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_3_address0,
        A_3_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_3_ce0,
        A_3_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_3_we0,
        A_3_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_3_d0,
        A_2_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_2_address0,
        A_2_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_2_ce0,
        A_2_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_2_we0,
        A_2_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_2_d0,
        A_1_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_1_address0,
        A_1_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_1_ce0,
        A_1_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_1_we0,
        A_1_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_1_d0,
        A_address0 => grp_matmul_partition_Pipeline_readA_fu_259_A_address0,
        A_ce0 => grp_matmul_partition_Pipeline_readA_fu_259_A_ce0,
        A_we0 => grp_matmul_partition_Pipeline_readA_fu_259_A_we0,
        A_d0 => grp_matmul_partition_Pipeline_readA_fu_259_A_d0,
        dim => dim_read_reg_506);

    grp_matmul_partition_Pipeline_readB_fu_284 : component matmul_partition_matmul_partition_Pipeline_readB
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_partition_Pipeline_readB_fu_284_ap_start,
        ap_done => grp_matmul_partition_Pipeline_readB_fu_284_ap_done,
        ap_idle => grp_matmul_partition_Pipeline_readB_fu_284_ap_idle,
        ap_ready => grp_matmul_partition_Pipeline_readB_fu_284_ap_ready,
        m_axi_gmem_0_AWVALID => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => ap_const_logic_0,
        m_axi_gmem_0_AWADDR => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => ap_const_logic_0,
        m_axi_gmem_0_WDATA => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => gmem_0_RVALID,
        m_axi_gmem_0_RREADY => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => gmem_0_RDATA,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => ap_const_logic_0,
        m_axi_gmem_0_BREADY => grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        empty => trunc_ln46_reg_584,
        sext_ln57 => trunc_ln1_reg_578,
        B_15_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_15_address0,
        B_15_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_15_ce0,
        B_15_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_15_we0,
        B_15_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_15_d0,
        B_14_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_14_address0,
        B_14_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_14_ce0,
        B_14_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_14_we0,
        B_14_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_14_d0,
        B_13_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_13_address0,
        B_13_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_13_ce0,
        B_13_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_13_we0,
        B_13_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_13_d0,
        B_12_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_12_address0,
        B_12_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_12_ce0,
        B_12_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_12_we0,
        B_12_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_12_d0,
        B_11_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_11_address0,
        B_11_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_11_ce0,
        B_11_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_11_we0,
        B_11_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_11_d0,
        B_10_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_10_address0,
        B_10_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_10_ce0,
        B_10_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_10_we0,
        B_10_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_10_d0,
        B_9_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_9_address0,
        B_9_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_9_ce0,
        B_9_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_9_we0,
        B_9_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_9_d0,
        B_8_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_8_address0,
        B_8_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_8_ce0,
        B_8_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_8_we0,
        B_8_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_8_d0,
        B_7_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_7_address0,
        B_7_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_7_ce0,
        B_7_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_7_we0,
        B_7_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_7_d0,
        B_6_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_6_address0,
        B_6_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_6_ce0,
        B_6_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_6_we0,
        B_6_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_6_d0,
        B_5_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_5_address0,
        B_5_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_5_ce0,
        B_5_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_5_we0,
        B_5_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_5_d0,
        B_4_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_4_address0,
        B_4_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_4_ce0,
        B_4_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_4_we0,
        B_4_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_4_d0,
        B_3_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_3_address0,
        B_3_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_3_ce0,
        B_3_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_3_we0,
        B_3_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_3_d0,
        B_2_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_2_address0,
        B_2_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_2_ce0,
        B_2_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_2_we0,
        B_2_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_2_d0,
        B_1_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_1_address0,
        B_1_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_1_ce0,
        B_1_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_1_we0,
        B_1_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_1_d0,
        B_address0 => grp_matmul_partition_Pipeline_readB_fu_284_B_address0,
        B_ce0 => grp_matmul_partition_Pipeline_readB_fu_284_B_ce0,
        B_we0 => grp_matmul_partition_Pipeline_readB_fu_284_B_we0,
        B_d0 => grp_matmul_partition_Pipeline_readB_fu_284_B_d0,
        dim => dim_read_reg_506);

    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309 : component matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start,
        ap_done => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done,
        ap_idle => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_idle,
        ap_ready => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_ready,
        dim => dim_read_reg_506,
        bound6 => bound6_reg_637,
        bound => bound_reg_621,
        A_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_address0,
        A_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_ce0,
        A_q0 => A_q0,
        A_1_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_address0,
        A_1_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_ce0,
        A_1_q0 => A_1_q0,
        A_2_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_address0,
        A_2_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_ce0,
        A_2_q0 => A_2_q0,
        A_3_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_address0,
        A_3_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_ce0,
        A_3_q0 => A_3_q0,
        A_4_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_address0,
        A_4_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_ce0,
        A_4_q0 => A_4_q0,
        A_5_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_address0,
        A_5_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_ce0,
        A_5_q0 => A_5_q0,
        A_6_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_address0,
        A_6_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_ce0,
        A_6_q0 => A_6_q0,
        A_7_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_address0,
        A_7_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_ce0,
        A_7_q0 => A_7_q0,
        A_8_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_address0,
        A_8_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_ce0,
        A_8_q0 => A_8_q0,
        A_9_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_address0,
        A_9_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_ce0,
        A_9_q0 => A_9_q0,
        A_10_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_address0,
        A_10_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_ce0,
        A_10_q0 => A_10_q0,
        A_11_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_address0,
        A_11_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_ce0,
        A_11_q0 => A_11_q0,
        A_12_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_address0,
        A_12_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_ce0,
        A_12_q0 => A_12_q0,
        A_13_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_address0,
        A_13_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_ce0,
        A_13_q0 => A_13_q0,
        A_14_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_address0,
        A_14_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_ce0,
        A_14_q0 => A_14_q0,
        A_15_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_address0,
        A_15_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_ce0,
        A_15_q0 => A_15_q0,
        B_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_address0,
        B_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_ce0,
        B_q0 => B_q0,
        B_1_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_address0,
        B_1_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_ce0,
        B_1_q0 => B_1_q0,
        B_2_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_address0,
        B_2_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0,
        B_2_q0 => B_2_q0,
        B_3_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_address0,
        B_3_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_ce0,
        B_3_q0 => B_3_q0,
        B_4_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_address0,
        B_4_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_ce0,
        B_4_q0 => B_4_q0,
        B_5_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_address0,
        B_5_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_ce0,
        B_5_q0 => B_5_q0,
        B_6_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_address0,
        B_6_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_ce0,
        B_6_q0 => B_6_q0,
        B_7_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_address0,
        B_7_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_ce0,
        B_7_q0 => B_7_q0,
        B_8_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_address0,
        B_8_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_ce0,
        B_8_q0 => B_8_q0,
        B_9_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_address0,
        B_9_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_ce0,
        B_9_q0 => B_9_q0,
        B_10_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_address0,
        B_10_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_ce0,
        B_10_q0 => B_10_q0,
        B_11_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_address0,
        B_11_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_ce0,
        B_11_q0 => B_11_q0,
        B_12_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_address0,
        B_12_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_ce0,
        B_12_q0 => B_12_q0,
        B_13_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_address0,
        B_13_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_ce0,
        B_13_q0 => B_13_q0,
        B_14_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_address0,
        B_14_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_ce0,
        B_14_q0 => B_14_q0,
        B_15_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_address0,
        B_15_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_ce0,
        B_15_q0 => B_15_q0,
        C_address0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_address0,
        C_ce0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_ce0,
        C_we0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_we0,
        C_d0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_d0,
        grp_fu_367_p_din0 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din0,
        grp_fu_367_p_din1 => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din1,
        grp_fu_367_p_dout0 => grp_fu_367_p2,
        grp_fu_367_p_ce => grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_ce);

    grp_matmul_partition_Pipeline_writeC_fu_349 : component matmul_partition_matmul_partition_Pipeline_writeC
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_partition_Pipeline_writeC_fu_349_ap_start,
        ap_done => grp_matmul_partition_Pipeline_writeC_fu_349_ap_done,
        ap_idle => grp_matmul_partition_Pipeline_writeC_fu_349_ap_idle,
        ap_ready => grp_matmul_partition_Pipeline_writeC_fu_349_ap_ready,
        m_axi_gmem_0_AWVALID => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => gmem_0_WREADY,
        m_axi_gmem_0_WDATA => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => ap_const_logic_0,
        m_axi_gmem_0_ARADDR => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => ap_const_logic_0,
        m_axi_gmem_0_RREADY => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => ap_const_lv32_0,
        m_axi_gmem_0_RLAST => ap_const_logic_0,
        m_axi_gmem_0_RID => ap_const_lv1_0,
        m_axi_gmem_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_0_RUSER => ap_const_lv1_0,
        m_axi_gmem_0_RRESP => ap_const_lv2_0,
        m_axi_gmem_0_BVALID => gmem_0_BVALID,
        m_axi_gmem_0_BREADY => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => ap_const_lv2_0,
        m_axi_gmem_0_BID => ap_const_lv1_0,
        m_axi_gmem_0_BUSER => ap_const_lv1_0,
        mul => mul_reg_523,
        sext_ln91 => trunc_ln5_reg_605,
        dim => dim_read_reg_506,
        C_address0 => grp_matmul_partition_Pipeline_writeC_fu_349_C_address0,
        C_ce0 => grp_matmul_partition_Pipeline_writeC_fu_349_C_ce0,
        C_q0 => C_q0);

    control_s_axi_U : component matmul_partition_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in1 => in1,
        in2 => in2,
        out_r => out_r);

    gmem_m_axi_U : component matmul_partition_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem_0_ARVALID,
        I_CH0_ARREADY => gmem_0_ARREADY,
        I_CH0_ARADDR => gmem_0_ARADDR,
        I_CH0_ARLEN => gmem_0_ARLEN,
        I_CH0_RVALID => gmem_0_RVALID,
        I_CH0_RREADY => gmem_0_RREADY,
        I_CH0_RDATA => gmem_0_RDATA,
        I_CH0_RFIFONUM => gmem_0_RFIFONUM,
        I_CH0_AWVALID => gmem_0_AWVALID,
        I_CH0_AWREADY => gmem_0_AWREADY,
        I_CH0_AWADDR => gmem_0_AWADDR,
        I_CH0_AWLEN => gmem_0_AWLEN,
        I_CH0_WVALID => gmem_0_WVALID,
        I_CH0_WREADY => gmem_0_WREADY,
        I_CH0_WDATA => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WDATA,
        I_CH0_WSTRB => grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WSTRB,
        I_CH0_BVALID => gmem_0_BVALID,
        I_CH0_BREADY => gmem_0_BREADY);

    mul_31ns_32ns_63_2_1_U127 : component matmul_partition_mul_31ns_32ns_63_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_359_p0,
        din1 => grp_fu_359_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_359_p2);

    mul_31ns_63ns_94_5_1_U128 : component matmul_partition_mul_31ns_63ns_94_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 31,
        din1_WIDTH => 63,
        dout_WIDTH => 94)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_363_p0,
        din1 => grp_fu_363_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_363_p2);

    mul_32s_32s_32_2_1_U129 : component matmul_partition_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_367_p0,
        din1 => grp_fu_367_p1,
        ce => grp_fu_367_ce,
        dout => grp_fu_367_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (ap_const_logic_1 = ap_NS_fsm_state31))) then 
                    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_partition_Pipeline_readA_fu_259_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state22) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                    grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_partition_Pipeline_readB_fu_284_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_partition_Pipeline_writeC_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                bound6_reg_637 <= grp_fu_363_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                bound_reg_621 <= grp_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                dim_read_reg_506 <= dim;
                trunc_ln24_1_reg_518 <= trunc_ln24_1_fu_373_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                empty_28_reg_642 <= empty_28_fu_485_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln46_reg_547 <= icmp_ln46_fu_377_p2;
                in1_read_reg_542 <= in1;
                in2_read_reg_537 <= in2;
                out_r_read_reg_532 <= out_r;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                mul_reg_523 <= grp_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                rep_count_read_reg_552 <= rep_count;
                trunc_ln1_reg_578 <= in2_read_reg_537(63 downto 2);
                trunc_ln24_reg_557 <= trunc_ln24_fu_382_p1;
                trunc_ln_reg_568 <= in1_read_reg_542(63 downto 2);
                    wide_trip_count49_reg_562(31 downto 0) <= wide_trip_count49_fu_386_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                smax2_reg_600 <= smax2_fu_450_p3;
                smax_reg_595 <= smax_fu_438_p3;
                trunc_ln5_reg_605 <= out_r_read_reg_532(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                trunc_ln46_reg_584 <= trunc_ln46_fu_419_p1;
            end if;
        end if;
    end process;
    wide_trip_count49_reg_562(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln46_reg_547, ap_CS_fsm_state14, ap_CS_fsm_state32, ap_CS_fsm_state39, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readA_fu_259_ap_done, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done, grp_matmul_partition_Pipeline_writeC_fu_349_ap_done, gmem_0_AWREADY, gmem_0_ARREADY, gmem_0_BVALID, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_block_state4_io, ap_block_state23_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io) and (icmp_ln46_reg_547 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_matmul_partition_Pipeline_readA_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (gmem_0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_boolean_0 = ap_block_state23_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if ((not(((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done = ap_const_logic_0) or (gmem_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_matmul_partition_Pipeline_writeC_fu_349_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (gmem_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    A_10_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_10_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_10_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_10_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_10_address0;
        else 
            A_10_address0 <= "XXXX";
        end if; 
    end process;


    A_10_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_10_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_10_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_10_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_10_ce0;
        else 
            A_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_10_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_10_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_10_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_10_we0;
        else 
            A_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_11_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_11_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_11_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_11_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_11_address0;
        else 
            A_11_address0 <= "XXXX";
        end if; 
    end process;


    A_11_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_11_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_11_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_11_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_11_ce0;
        else 
            A_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_11_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_11_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_11_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_11_we0;
        else 
            A_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_12_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_12_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_12_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_12_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_12_address0;
        else 
            A_12_address0 <= "XXXX";
        end if; 
    end process;


    A_12_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_12_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_12_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_12_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_12_ce0;
        else 
            A_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_12_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_12_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_12_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_12_we0;
        else 
            A_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_13_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_13_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_13_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_13_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_13_address0;
        else 
            A_13_address0 <= "XXXX";
        end if; 
    end process;


    A_13_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_13_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_13_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_13_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_13_ce0;
        else 
            A_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_13_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_13_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_13_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_13_we0;
        else 
            A_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_14_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_14_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_14_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_14_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_14_address0;
        else 
            A_14_address0 <= "XXXX";
        end if; 
    end process;


    A_14_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_14_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_14_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_14_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_14_ce0;
        else 
            A_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_14_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_14_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_14_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_14_we0;
        else 
            A_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_15_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_15_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_15_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_15_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_15_address0;
        else 
            A_15_address0 <= "XXXX";
        end if; 
    end process;


    A_15_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_15_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_15_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_15_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_15_ce0;
        else 
            A_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_15_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_15_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_15_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_15_we0;
        else 
            A_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_1_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_1_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_1_address0;
        else 
            A_1_address0 <= "XXXX";
        end if; 
    end process;


    A_1_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_1_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_1_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_1_ce0;
        else 
            A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_1_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_1_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_1_we0;
        else 
            A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_2_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_2_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_2_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_2_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_2_address0;
        else 
            A_2_address0 <= "XXXX";
        end if; 
    end process;


    A_2_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_2_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_2_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_2_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_2_ce0;
        else 
            A_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_2_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_2_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_2_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_2_we0;
        else 
            A_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_3_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_3_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_3_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_3_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_3_address0;
        else 
            A_3_address0 <= "XXXX";
        end if; 
    end process;


    A_3_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_3_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_3_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_3_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_3_ce0;
        else 
            A_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_3_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_3_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_3_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_3_we0;
        else 
            A_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_4_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_4_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_4_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_4_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_4_address0;
        else 
            A_4_address0 <= "XXXX";
        end if; 
    end process;


    A_4_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_4_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_4_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_4_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_4_ce0;
        else 
            A_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_4_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_4_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_4_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_4_we0;
        else 
            A_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_5_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_5_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_5_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_5_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_5_address0;
        else 
            A_5_address0 <= "XXXX";
        end if; 
    end process;


    A_5_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_5_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_5_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_5_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_5_ce0;
        else 
            A_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_5_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_5_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_5_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_5_we0;
        else 
            A_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_6_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_6_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_6_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_6_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_6_address0;
        else 
            A_6_address0 <= "XXXX";
        end if; 
    end process;


    A_6_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_6_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_6_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_6_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_6_ce0;
        else 
            A_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_6_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_6_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_6_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_6_we0;
        else 
            A_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_7_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_7_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_7_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_7_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_7_address0;
        else 
            A_7_address0 <= "XXXX";
        end if; 
    end process;


    A_7_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_7_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_7_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_7_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_7_ce0;
        else 
            A_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_7_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_7_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_7_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_7_we0;
        else 
            A_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_8_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_8_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_8_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_8_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_8_address0;
        else 
            A_8_address0 <= "XXXX";
        end if; 
    end process;


    A_8_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_8_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_8_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_8_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_8_ce0;
        else 
            A_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_8_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_8_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_8_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_8_we0;
        else 
            A_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_9_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_9_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_9_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_9_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_9_address0;
        else 
            A_9_address0 <= "XXXX";
        end if; 
    end process;


    A_9_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_9_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_9_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_9_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_9_ce0;
        else 
            A_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_9_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_9_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_9_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_9_we0;
        else 
            A_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_address0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_address0;
        else 
            A_address0 <= "XXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_readA_fu_259_A_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_ce0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_we0_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_A_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_we0 <= grp_matmul_partition_Pipeline_readA_fu_259_A_we0;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_10_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_10_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_10_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_10_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_10_address0;
        else 
            B_10_address0 <= "XXXX";
        end if; 
    end process;


    B_10_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_10_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_10_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_10_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_10_ce0;
        else 
            B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_10_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_10_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_10_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_10_we0;
        else 
            B_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_11_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_11_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_11_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_11_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_11_address0;
        else 
            B_11_address0 <= "XXXX";
        end if; 
    end process;


    B_11_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_11_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_11_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_11_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_11_ce0;
        else 
            B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_11_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_11_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_11_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_11_we0;
        else 
            B_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_12_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_12_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_12_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_12_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_12_address0;
        else 
            B_12_address0 <= "XXXX";
        end if; 
    end process;


    B_12_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_12_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_12_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_12_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_12_ce0;
        else 
            B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_12_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_12_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_12_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_12_we0;
        else 
            B_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_13_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_13_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_13_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_13_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_13_address0;
        else 
            B_13_address0 <= "XXXX";
        end if; 
    end process;


    B_13_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_13_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_13_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_13_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_13_ce0;
        else 
            B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_13_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_13_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_13_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_13_we0;
        else 
            B_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_14_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_14_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_14_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_14_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_14_address0;
        else 
            B_14_address0 <= "XXXX";
        end if; 
    end process;


    B_14_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_14_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_14_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_14_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_14_ce0;
        else 
            B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_14_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_14_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_14_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_14_we0;
        else 
            B_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_15_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_15_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_15_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_15_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_15_address0;
        else 
            B_15_address0 <= "XXXX";
        end if; 
    end process;


    B_15_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_15_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_15_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_15_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_15_ce0;
        else 
            B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_15_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_15_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_15_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_15_we0;
        else 
            B_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_1_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_1_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_1_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_1_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_1_address0;
        else 
            B_1_address0 <= "XXXX";
        end if; 
    end process;


    B_1_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_1_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_1_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_1_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_1_ce0;
        else 
            B_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_1_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_1_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_1_we0;
        else 
            B_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_2_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_2_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_2_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_2_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_2_address0;
        else 
            B_2_address0 <= "XXXX";
        end if; 
    end process;


    B_2_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_2_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_2_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_2_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_2_ce0;
        else 
            B_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_2_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_2_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_2_we0;
        else 
            B_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_3_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_3_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_3_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_3_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_3_address0;
        else 
            B_3_address0 <= "XXXX";
        end if; 
    end process;


    B_3_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_3_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_3_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_3_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_3_ce0;
        else 
            B_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_3_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_3_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_3_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_3_we0;
        else 
            B_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_4_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_4_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_4_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_4_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_4_address0;
        else 
            B_4_address0 <= "XXXX";
        end if; 
    end process;


    B_4_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_4_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_4_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_4_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_4_ce0;
        else 
            B_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_4_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_4_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_4_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_4_we0;
        else 
            B_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_5_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_5_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_5_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_5_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_5_address0;
        else 
            B_5_address0 <= "XXXX";
        end if; 
    end process;


    B_5_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_5_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_5_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_5_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_5_ce0;
        else 
            B_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_5_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_5_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_5_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_5_we0;
        else 
            B_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_6_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_6_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_6_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_6_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_6_address0;
        else 
            B_6_address0 <= "XXXX";
        end if; 
    end process;


    B_6_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_6_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_6_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_6_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_6_ce0;
        else 
            B_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_6_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_6_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_6_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_6_we0;
        else 
            B_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_7_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_7_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_7_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_7_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_7_address0;
        else 
            B_7_address0 <= "XXXX";
        end if; 
    end process;


    B_7_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_7_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_7_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_7_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_7_ce0;
        else 
            B_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_7_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_7_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_7_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_7_we0;
        else 
            B_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_8_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_8_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_8_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_8_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_8_address0;
        else 
            B_8_address0 <= "XXXX";
        end if; 
    end process;


    B_8_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_8_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_8_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_8_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_8_ce0;
        else 
            B_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_8_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_8_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_8_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_8_we0;
        else 
            B_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_9_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_9_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_9_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_9_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_9_address0;
        else 
            B_9_address0 <= "XXXX";
        end if; 
    end process;


    B_9_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_9_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_9_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_9_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_9_ce0;
        else 
            B_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_9_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_9_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_9_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_9_we0;
        else 
            B_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_address0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_address0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_address0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_address0;
        else 
            B_address0 <= "XXXX";
        end if; 
    end process;


    B_ce0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state32, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_ce0, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            B_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_ce0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_ce0;
        else 
            B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_we0_assign_proc : process(icmp_ln46_reg_547, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readB_fu_284_B_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            B_we0 <= grp_matmul_partition_Pipeline_readB_fu_284_B_we0;
        else 
            B_we0 <= ap_const_logic_0;
        end if; 
    end process;


    C_address0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_address0, grp_matmul_partition_Pipeline_writeC_fu_349_C_address0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            C_address0 <= grp_matmul_partition_Pipeline_writeC_fu_349_C_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            C_address0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_address0;
        else 
            C_address0 <= "XXXXXXXX";
        end if; 
    end process;


    C_ce0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_ce0, grp_matmul_partition_Pipeline_writeC_fu_349_C_ce0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            C_ce0 <= grp_matmul_partition_Pipeline_writeC_fu_349_C_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            C_ce0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_ce0;
        else 
            C_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_we0_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            C_we0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_we0;
        else 
            C_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_NS_fsm_state22 <= ap_NS_fsm(21);
    ap_NS_fsm_state31 <= ap_NS_fsm(30);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_matmul_partition_Pipeline_readA_fu_259_ap_done)
    begin
        if ((grp_matmul_partition_Pipeline_readA_fu_259_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(gmem_0_ARREADY)
    begin
        if ((gmem_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(ap_block_state23_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state23_on_subcall_done)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done, gmem_0_AWREADY)
    begin
        if (((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done = ap_const_logic_0) or (gmem_0_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_matmul_partition_Pipeline_writeC_fu_349_ap_done)
    begin
        if ((grp_matmul_partition_Pipeline_writeC_fu_349_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(gmem_0_BVALID)
    begin
        if ((gmem_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_io)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state23_on_subcall_done_assign_proc : process(icmp_ln46_reg_547, grp_matmul_partition_Pipeline_readB_fu_284_ap_done)
    begin
                ap_block_state23_on_subcall_done <= ((grp_matmul_partition_Pipeline_readB_fu_284_ap_done = ap_const_logic_0) and (icmp_ln46_reg_547 = ap_const_lv1_1));
    end process;


    ap_block_state4_io_assign_proc : process(icmp_ln46_reg_547, gmem_0_ARREADY)
    begin
                ap_block_state4_io <= ((icmp_ln46_reg_547 = ap_const_lv1_1) and (gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state39, gmem_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) and (gmem_0_BVALID = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state39, gmem_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) and (gmem_0_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_26_fu_433_p2 <= "1" when (signed(dim_read_reg_506) > signed(ap_const_lv32_0)) else "0";
    empty_27_fu_445_p2 <= "1" when (signed(rep_count_read_reg_552) > signed(ap_const_lv32_0)) else "0";
    empty_28_fu_485_p3 <= 
        trunc_ln91_fu_482_p1 when (icmp_ln46_reg_547(0) = '1') else 
        ap_const_lv31_0;

    gmem_0_ARADDR_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_reg_547, ap_CS_fsm_state14, ap_CS_fsm_state12, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARADDR, grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARADDR, gmem_0_ARREADY, ap_CS_fsm_state13, ap_CS_fsm_state22, sext_ln46_fu_399_p1, sext_ln57_fu_423_p1, ap_block_state4_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (gmem_0_ARREADY = ap_const_logic_1))) then 
            gmem_0_ARADDR <= sext_ln57_fu_423_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            gmem_0_ARADDR <= sext_ln46_fu_399_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_0_ARADDR <= grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_ARADDR <= grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARADDR;
        else 
            gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_ARLEN_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_reg_547, ap_CS_fsm_state14, wide_trip_count49_fu_386_p1, wide_trip_count49_reg_562, ap_CS_fsm_state12, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLEN, grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLEN, gmem_0_ARREADY, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_block_state4_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (gmem_0_ARREADY = ap_const_logic_1))) then 
            gmem_0_ARLEN <= wide_trip_count49_reg_562(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io) and (icmp_ln46_reg_547 = ap_const_lv1_1))) then 
            gmem_0_ARLEN <= wide_trip_count49_fu_386_p1(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_0_ARLEN <= grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_ARLEN <= grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLEN;
        else 
            gmem_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_reg_547, ap_CS_fsm_state14, ap_CS_fsm_state12, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARVALID, grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARVALID, gmem_0_ARREADY, ap_CS_fsm_state13, ap_CS_fsm_state22, ap_block_state4_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state14) and (gmem_0_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io) and (icmp_ln46_reg_547 = ap_const_lv1_1)))) then 
            gmem_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_0_ARVALID <= grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_ARVALID <= grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARVALID;
        else 
            gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_AWADDR_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done, grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWADDR, gmem_0_AWREADY, ap_CS_fsm_state33, ap_CS_fsm_state34, sext_ln91_fu_492_p1)
    begin
        if ((not(((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done = ap_const_logic_0) or (gmem_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            gmem_0_AWADDR <= sext_ln91_fu_492_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_0_AWADDR <= grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWADDR;
        else 
            gmem_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_AWLEN_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done, grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLEN, gmem_0_AWREADY, ap_CS_fsm_state33, ap_CS_fsm_state34, zext_ln91_fu_502_p1)
    begin
        if ((not(((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done = ap_const_logic_0) or (gmem_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            gmem_0_AWLEN <= zext_ln91_fu_502_p1(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_0_AWLEN <= grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLEN;
        else 
            gmem_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_0_AWVALID_assign_proc : process(ap_CS_fsm_state32, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done, grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWVALID, gmem_0_AWREADY, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if ((not(((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done = ap_const_logic_0) or (gmem_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            gmem_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_0_AWVALID <= grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWVALID;
        else 
            gmem_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_BREADY_assign_proc : process(ap_CS_fsm_state39, grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_BREADY, gmem_0_BVALID, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) and (gmem_0_BVALID = ap_const_logic_1))) then 
            gmem_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_0_BREADY <= grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_BREADY;
        else 
            gmem_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_RREADY_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state23, grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_RREADY, grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_RREADY, ap_CS_fsm_state13, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_0_RREADY <= grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_0_RREADY <= grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_RREADY;
        else 
            gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_0_WVALID_assign_proc : process(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WVALID, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_0_WVALID <= grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WVALID;
        else 
            gmem_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state4, icmp_ln46_reg_547, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln46_reg_547 = ap_const_lv1_1)))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_359_p0 <= grp_fu_359_p00(31 - 1 downto 0);
    grp_fu_359_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax_reg_595),63));
    grp_fu_359_p1 <= grp_fu_359_p10(32 - 1 downto 0);
    grp_fu_359_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dim_read_reg_506),63));
    grp_fu_363_p0 <= grp_fu_363_p00(31 - 1 downto 0);
    grp_fu_363_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax2_reg_600),94));
    grp_fu_363_p1 <= grp_fu_363_p10(63 - 1 downto 0);
    grp_fu_363_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_reg_621),94));

    grp_fu_367_ce_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_state31, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            grp_fu_367_ce <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_ce;
        else 
            grp_fu_367_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_367_p0_assign_proc : process(ap_CS_fsm_state1, dim, ap_CS_fsm_state32, ap_CS_fsm_state31, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            grp_fu_367_p0 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_367_p0 <= dim;
        else 
            grp_fu_367_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_367_p1_assign_proc : process(ap_CS_fsm_state1, dim, ap_CS_fsm_state32, ap_CS_fsm_state31, grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            grp_fu_367_p1 <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_367_p1 <= dim;
        else 
            grp_fu_367_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start <= grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg;
    grp_matmul_partition_Pipeline_readA_fu_259_ap_start <= grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg;
    grp_matmul_partition_Pipeline_readB_fu_284_ap_start <= grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg;
    grp_matmul_partition_Pipeline_writeC_fu_349_ap_start <= grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg;
    icmp_ln46_fu_377_p2 <= "1" when (signed(mul_reg_523) > signed(ap_const_lv32_0)) else "0";
        sext_ln46_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_390_p4),64));

        sext_ln57_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_578),64));

        sext_ln91_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_reg_605),64));

    smax2_fu_450_p3 <= 
        trunc_ln24_reg_557 when (empty_27_fu_445_p2(0) = '1') else 
        ap_const_lv31_0;
    smax_fu_438_p3 <= 
        trunc_ln24_1_reg_518 when (empty_26_fu_433_p2(0) = '1') else 
        ap_const_lv31_0;
    trunc_ln24_1_fu_373_p0 <= dim;
    trunc_ln24_1_fu_373_p1 <= trunc_ln24_1_fu_373_p0(31 - 1 downto 0);
    trunc_ln24_fu_382_p1 <= rep_count(31 - 1 downto 0);
    trunc_ln46_fu_419_p1 <= mul_reg_523(31 - 1 downto 0);
    trunc_ln91_fu_482_p1 <= mul_reg_523(31 - 1 downto 0);
    trunc_ln_fu_390_p4 <= in1_read_reg_542(63 downto 2);
    wide_trip_count49_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_reg_523),64));
    zext_ln91_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_28_reg_642),64));
end behav;
