Analysis & Synthesis report for verilog2tetris
Thu Jul 04 16:37:13 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "Mux16:_Mux16"
 12. Port Connectivity Checks: "RAM_small:_RAM_small"
 13. Port Connectivity Checks: "CPU:_CPU|PC:_PC|Inc16:_Inc16|Add16:_Add16"
 14. Port Connectivity Checks: "CPU:_CPU|PC:_PC|Inc16:_Inc16"
 15. Port Connectivity Checks: "CPU:_CPU|PC:_PC"
 16. Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_15"
 17. Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_0"
 18. Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Mux16:_Mux16_1"
 19. Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Mux16:_Mux16_0"
 20. Port Connectivity Checks: "CPU:_CPU"
 21. Port Connectivity Checks: "hvsync_generator:_hvsync_generator"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 04 16:37:13 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; verilog2tetris                              ;
; Top-level Entity Name              ; verilog2tetris                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 722                                         ;
;     Total combinational functions  ; 461                                         ;
;     Dedicated logic registers      ; 415                                         ;
; Total registers                    ; 415                                         ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; verilog2tetris     ; verilog2tetris     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-12        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+
; verilog/clk_divider.v            ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/clk_divider.v          ;         ;
; verilog/VGA/hvsync_generator.v   ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/VGA/hvsync_generator.v ;         ;
; verilog/5/CPU.v                  ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/5/CPU.v                ;         ;
; verilog/4/ROM_small.v            ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/4/ROM_small.v          ;         ;
; verilog/3/Register.v             ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/3/Register.v           ;         ;
; verilog/3/RAM_small.v            ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/3/RAM_small.v          ;         ;
; verilog/3/PC.v                   ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/3/PC.v                 ;         ;
; verilog/2/Inc16.v                ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/Inc16.v              ;         ;
; verilog/2/HalfAdder.v            ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/HalfAdder.v          ;         ;
; verilog/2/FullAdder.v            ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/FullAdder.v          ;         ;
; verilog/2/ALU.v                  ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/ALU.v                ;         ;
; verilog/2/Add16.v                ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/Add16.v              ;         ;
; verilog/1/Or8Way.v               ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Or8Way.v             ;         ;
; verilog/1/Not16.v                ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Not16.v              ;         ;
; verilog/1/Mux16Way.v             ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux16Way.v           ;         ;
; verilog/1/Mux16.v                ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux16.v              ;         ;
; verilog/1/And16.v                ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/And16.v              ;         ;
; verilog2tetris.v                 ; yes             ; User Verilog HDL File  ; C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v               ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 722          ;
;                                             ;              ;
; Total combinational functions               ; 461          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 303          ;
;     -- 3 input functions                    ; 50           ;
;     -- <=2 input functions                  ; 108          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 388          ;
;     -- arithmetic mode                      ; 73           ;
;                                             ;              ;
; Total registers                             ; 415          ;
;     -- Dedicated logic registers            ; 415          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 13           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 337          ;
; Total fan-out                               ; 2688         ;
; Average fan-out                             ; 2.98         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name      ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+------------------+--------------+
; |verilog2tetris                         ; 461 (7)             ; 415 (7)                   ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |verilog2tetris                                                        ; verilog2tetris   ; work         ;
;    |CPU:_CPU|                           ; 108 (9)             ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU                                               ; CPU              ; work         ;
;       |ALU:_ALU|                        ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU                                      ; ALU              ; work         ;
;          |Add16:_Add16|                 ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16                         ; Add16            ; work         ;
;             |FullAdder:_FullAdder_10|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_10 ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_11|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_11 ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_12|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_12 ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_13|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_13 ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_1|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_1  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_2|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_2  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_3|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_3  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_4|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_4  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_5|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_5  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_6|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_6  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_7|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_7  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_8|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_8  ; FullAdder        ; work         ;
;             |FullAdder:_FullAdder_9|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_9  ; FullAdder        ; work         ;
;          |And16:_And16|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|And16:_And16                         ; And16            ; work         ;
;          |Mux16:_Mux16_1|               ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux16_1                       ; Mux16            ; work         ;
;          |Mux16:_Mux16_5|               ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux16_5                       ; Mux16            ; work         ;
;          |Mux16:_Mux_16_2|              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux_16_2                      ; Mux16            ; work         ;
;          |Mux16:_Mux_16_3|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux_16_3                      ; Mux16            ; work         ;
;       |Mux16:_Mux16_ARegInput|          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|Mux16:_Mux16_ARegInput                        ; Mux16            ; work         ;
;       |PC:_PC|                          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|PC:_PC                                        ; PC               ; work         ;
;       |Register:_ARegsiter|             ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|Register:_ARegsiter                           ; Register         ; work         ;
;       |Register:_DRegister|             ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|CPU:_CPU|Register:_DRegister                           ; Register         ; work         ;
;    |Mux16:_Mux16|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|Mux16:_Mux16                                           ; Mux16            ; work         ;
;    |Mux16Way:_Mux16Way|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|Mux16Way:_Mux16Way                                     ; Mux16Way         ; work         ;
;    |RAM_small:_RAM_small|               ; 187 (187)           ; 275 (275)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|RAM_small:_RAM_small                                   ; RAM_small        ; work         ;
;    |ROM_small:_ROM_small|               ; 14 (14)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|ROM_small:_ROM_small                                   ; ROM_small        ; work         ;
;    |clk_divider:_clk_divider|           ; 46 (46)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|clk_divider:_clk_divider                               ; clk_divider      ; work         ;
;    |hvsync_generator:_hvsync_generator| ; 85 (85)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |verilog2tetris|hvsync_generator:_hvsync_generator                     ; hvsync_generator ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+---------------------------------------+-------------------------------------------+
; Register name                         ; Reason for Removal                        ;
+---------------------------------------+-------------------------------------------+
; ROM_small:_ROM_small|data[8]          ; Merged with ROM_small:_ROM_small|data[10] ;
; Total Number of Removed Registers = 1 ;                                           ;
+---------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 415   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 266   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |verilog2tetris|CPU:_CPU|PC:_PC|pc_reg[3]                 ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |verilog2tetris|RAM_small:_RAM_small|data_out[9]          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux16_1|out[3]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux_16_2|out[4]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux16_5|out[1]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |verilog2tetris|CPU:_CPU|ALU:_ALU|Mux16:_Mux_16_3|out[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux16:_Mux16"                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a[15..15]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "b[15..12]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "out[15..13]" have no fanouts                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_small:_RAM_small"                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address    ; Input  ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rgb[15..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU|PC:_PC|Inc16:_Inc16|Add16:_Add16" ;
+----------+-------+----------+-----------------------------------------+
; Port     ; Type  ; Severity ; Details                                 ;
+----------+-------+----------+-----------------------------------------+
; b[15..1] ; Input ; Info     ; Stuck at GND                            ;
; b[0]     ; Input ; Info     ; Stuck at VCC                            ;
+----------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU|PC:_PC|Inc16:_Inc16"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[15..1]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU|PC:_PC"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_15"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_0" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Mux16:_Mux16_1" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU|ALU:_ALU|Mux16:_Mux16_0" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:_CPU"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pc[14..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hvsync_generator:_hvsync_generator"                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pixel_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; loc       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 415                         ;
;     ENA               ; 266                         ;
;     plain             ; 149                         ;
; cycloneiii_lcell_comb ; 464                         ;
;     arith             ; 73                          ;
;         2 data inputs ; 73                          ;
;     normal            ; 391                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 303                         ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 5.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 04 16:37:07 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off verilog2tetris -c verilog2tetris
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog/clk_divider.v
    Info (12023): Found entity 1: clk_divider File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/clk_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga/hvsync_generator.v
    Info (12023): Found entity 1: hvsync_generator File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/VGA/hvsync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/5/hackcomputer.v
    Info (12023): Found entity 1: HackComputer File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/5/HackComputer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/5/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/5/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/4/rom_small.v
    Info (12023): Found entity 1: ROM_small File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/4/ROM_small.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/3/register.v
    Info (12023): Found entity 1: Register File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/3/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/3/ram_small.v
    Info (12023): Found entity 1: RAM_small File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/3/RAM_small.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/3/pc.v
    Info (12023): Found entity 1: PC File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/3/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/2/inc16.v
    Info (12023): Found entity 1: Inc16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/Inc16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/2/halfadder.v
    Info (12023): Found entity 1: HalfAdder File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/HalfAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/2/fulladder.v
    Info (12023): Found entity 1: FullAdder File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/FullAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/2/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/2/add16.v
    Info (12023): Found entity 1: Add16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/Add16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/or16.v
    Info (12023): Found entity 1: Or16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Or16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/or8way.v
    Info (12023): Found entity 1: Or8Way File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Or8Way.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/not16.v
    Info (12023): Found entity 1: Not16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Not16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/mux16way.v
    Info (12023): Found entity 1: Mux16Way File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux16Way.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/mux16.v
    Info (12023): Found entity 1: Mux16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/mux8way16.v
    Info (12023): Found entity 1: Mux8Way16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux8Way16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/mux4way16.v
    Info (12023): Found entity 1: Mux4Way16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux4Way16.v Line: 1
Warning (12090): Entity "Mux" obtained from "verilog/1/Mux.v" instead of from Quartus Prime megafunction library File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/mux.v
    Info (12023): Found entity 1: Mux File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/dmux8way.v
    Info (12023): Found entity 1: DMux8Way File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/DMux8Way.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/dmux4way.v
    Info (12023): Found entity 1: DMux4Way File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/DMux4Way.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/dmux.v
    Info (12023): Found entity 1: DMux File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/DMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/1/and16.v
    Info (12023): Found entity 1: And16 File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/1/And16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog2tetris.v
    Info (12023): Found entity 1: verilog2tetris File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 1
Info (12127): Elaborating entity "verilog2tetris" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at verilog2tetris.v(85): truncated value with size 16 to match size of target (3) File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 85
Warning (10034): Output port "ps_data" at verilog2tetris.v(9) has no driver File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 9
Warning (10034): Output port "ps_clk" at verilog2tetris.v(11) has no driver File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 11
Info (12128): Elaborating entity "hvsync_generator" for hierarchy "hvsync_generator:_hvsync_generator" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 25
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(36): truncated value with size 32 to match size of target (10) File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/VGA/hvsync_generator.v Line: 36
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(42): truncated value with size 32 to match size of target (10) File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/VGA/hvsync_generator.v Line: 42
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(62): truncated value with size 32 to match size of target (20) File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/VGA/hvsync_generator.v Line: 62
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:_clk_divider" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 32
Warning (10230): Verilog HDL assignment warning at clk_divider.v(13): truncated value with size 32 to match size of target (25) File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/clk_divider.v Line: 13
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:_CPU" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 60
Info (12128): Elaborating entity "Mux16" for hierarchy "CPU:_CPU|Mux16:_Mux16_ARegInput" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/5/CPU.v Line: 25
Info (12128): Elaborating entity "Register" for hierarchy "CPU:_CPU|Register:_ARegsiter" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/5/CPU.v Line: 32
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:_CPU|ALU:_ALU" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/5/CPU.v Line: 68
Info (12128): Elaborating entity "Not16" for hierarchy "CPU:_CPU|ALU:_ALU|Not16:_Not16_0" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/ALU.v Line: 37
Info (12128): Elaborating entity "Add16" for hierarchy "CPU:_CPU|ALU:_ALU|Add16:_Add16" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/ALU.v Line: 67
Info (12128): Elaborating entity "FullAdder" for hierarchy "CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_0" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/Add16.v Line: 16
Info (12128): Elaborating entity "HalfAdder" for hierarchy "CPU:_CPU|ALU:_ALU|Add16:_Add16|FullAdder:_FullAdder_0|HalfAdder:_HalfAdder_A" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/FullAdder.v Line: 15
Info (12128): Elaborating entity "And16" for hierarchy "CPU:_CPU|ALU:_ALU|And16:_And16" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/ALU.v Line: 74
Info (12128): Elaborating entity "Or8Way" for hierarchy "CPU:_CPU|ALU:_ALU|Or8Way:_Or8Way_0" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/2/ALU.v Line: 113
Info (12128): Elaborating entity "PC" for hierarchy "CPU:_CPU|PC:_PC" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/5/CPU.v Line: 91
Info (12128): Elaborating entity "Inc16" for hierarchy "CPU:_CPU|PC:_PC|Inc16:_Inc16" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/3/PC.v Line: 16
Info (12128): Elaborating entity "ROM_small" for hierarchy "ROM_small:_ROM_small" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 69
Warning (10030): Net "memory.data_a" at ROM_small.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/4/ROM_small.v Line: 7
Warning (10030): Net "memory.waddr_a" at ROM_small.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/4/ROM_small.v Line: 7
Warning (10030): Net "memory.we_a" at ROM_small.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/4/ROM_small.v Line: 7
Info (12128): Elaborating entity "RAM_small" for hierarchy "RAM_small:_RAM_small" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 82
Info (12128): Elaborating entity "Mux16Way" for hierarchy "Mux16Way:_Mux16Way" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 106
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM_small:_ROM_small|memory" is uninferred due to inappropriate RAM size File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog/4/ROM_small.v Line: 7
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ps_data" is stuck at GND File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 9
    Warning (13410): Pin "ps_clk" is stuck at GND File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key" File: C:/Users/cjmik/OneDrive/Desktop/verilog2tetris/verilog2tetris.v Line: 4
Info (21057): Implemented 753 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 740 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Thu Jul 04 16:37:13 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


