# RISC-V Multi-Cycle CPU ë° AMBA APB Peripheral ì„¤ê³„

**Basys3 ë³´ë“œì—ì„œ ë™ì‘í•˜ëŠ” RV32I Multi-Cycle CPUì™€ APB ê¸°ë°˜ UART Peripheralì„ ì„¤ê³„í•˜ê³  ê²€ì¦í•œ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.**

---

## [cite_start]1. ğŸš€ í”„ë¡œì íŠ¸ ê°œìš” [cite: 9]

ë³¸ í”„ë¡œì íŠ¸ì˜ ì£¼ìš” ëª©í‘œëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.

* [cite_start]**RV32I ê¸°ë°˜ Multi-Cycle CPU ì„¤ê³„** [cite: 11]
* [cite_start]**AMBA APB ê¸°ë°˜ Peripheral (UART) ì„¤ê³„ ë° ê²€ì¦** [cite: 12]
* [cite_start]**C ì½”ë“œ ì‘ì„± ë° ì»´íŒŒì¼**ì„ í†µí•œ í•˜ë“œì›¨ì–´ ë™ì‘ ê²€ì¦ [cite: 13]
* [cite_start]**Basys3** FPGA ë³´ë“œì— êµ¬í˜„ [cite: 14]

---

## 2. ğŸ› ï¸ ì£¼ìš” ì„¤ê³„ ë‚´ìš©

### 2.1. [cite_start]RISC-V Multi-Cycle CPU [cite: 15]

[cite_start]**Multi-Cycle CPUë€?** [cite: 16]
[cite_start]í•˜ë‚˜ì˜ ëª…ë ¹ì–´ë¥¼ ì—¬ëŸ¬ ë‹¨ê³„(State)ë¡œ ë‚˜ëˆ„ì–´ ì‹¤í–‰í•˜ëŠ” CPU êµ¬ì¡°ì…ë‹ˆë‹¤. [cite: 17, 18] [cite_start]ê° ë‹¨ê³„ëŠ” í•˜ë‚˜ì˜ í´ë½ ì‚¬ì´í´ ë™ì•ˆ ì²˜ë¦¬ë˜ë©°, ëª…ë ¹ì–´ í•˜ë‚˜ë¥¼ ì™„ë£Œí•˜ëŠ” ë° ì—¬ëŸ¬ í´ë½ ì‚¬ì´í´ì´ ì†Œìš”ë©ë‹ˆë‹¤. [cite: 19, 20]

**ì¥ì :**
* [cite_start]ê° ë‹¨ê³„ì˜ ê¸¸ì´ê°€ ì§§ì•„ì ¸ ë” ë¹ ë¥¸ í´ë¡ ì†ë„ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. [cite: 21]
* [cite_start]ëª…ë ¹ì–´ ì¢…ë¥˜ì— ë”°ë¼ í•„ìš”í•œ í´ë¡ ì‚¬ì´í´ ìˆ˜ê°€ ë‹¤ë¥´ë¯€ë¡œ, ìì›ì„ íš¨ìœ¨ì ìœ¼ë¡œ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. [cite: 22, 23]

[cite_start]**Single-Cycle vs Multi-Cycle ë¹„êµ** [cite: 24]

| íŠ¹ì§• | [cite_start]ì‹±ê¸€ì‚¬ì´í´ [cite: 26] | [cite_start]ë©€í‹°ì‚¬ì´í´ [cite: 27] |
| :--- | :--- | :--- |
| **ëª…ë ¹ì–´ë‹¹ í´ë¡ ìˆ˜** | [cite_start]1 [cite: 29] | [cite_start]ì—¬ëŸ¬ ê°œ [cite: 30] |
| **í´ë½ ì†ë„** | [cite_start]ëŠë¦¼ (ê°€ì¥ ëŠë¦° ëª…ë ¹ì–´ ê¸°ì¤€) [cite: 32] | [cite_start]ë¹ ë¦„ (ê°€ì¥ ëŠë¦° ë‹¨ê³„ ê¸°ì¤€) [cite: 33] |
| **í•˜ë“œì›¨ì–´ ì‚¬ìš©** | [cite_start]ì¤‘ë³µ ìœ ë‹› í•„ìš” ê°€ëŠ¥ [cite: 35] | [cite_start]ìœ ë‹› ì¬ì‚¬ìš© ê°€ëŠ¥ [cite: 36, 37] |
| **ì œì–´ ìœ ë‹›** | [cite_start]ë‹¨ìˆœ [cite: 39] | [cite_start]ë³µì¡ [cite: 40] |
| **íš¨ìœ¨ì„±** | [cite_start]ë¹ ë¥¸ ëª…ë ¹ì–´ ì‹¤í–‰ ì‹œ ë¹„íš¨ìœ¨ì  [cite: 42] | [cite_start]ì‹œê°„ ì‚¬ìš© íš¨ìœ¨ì„± ë†’ìŒ [cite: 43] |

[cite_start]**CPU 5ë‹¨ê³„ (Datapath)** [cite: 44]
1.  [cite_start]**Fetch**: ëª…ë ¹ì–´ ì¶œë ¥ [cite: 45]
2.  [cite_start]**Decode**: ëª…ë ¹ì–´ Type ë° Opcode ë¶„ì„ [cite: 46]
3.  [cite_start]**Execute**: ëª…ë ¹ì–´ ì‹¤í–‰ ë° ì—°ì‚° [cite: 47]
4.  [cite_start]**Mem Access**: RAM ì…ë ¥ (S-type ëª…ë ¹ì–´) [cite: 48, 97]
5.  [cite_start]**Write Back**: RAM Data ì¶œë ¥ (L-type ëª…ë ¹ì–´) [cite: 49, 104]

* [cite_start]R, I, B, J, L, U-type ëª…ë ¹ì–´ëŠ” 3 ì‚¬ì´í´ (F-D-E) ì†Œìš” [cite: 51-92]
* [cite_start]S-type (Store) ëª…ë ¹ì–´ëŠ” 4 ì‚¬ì´í´ (F-D-E-M) ì†Œìš” [cite: 93-98]
* [cite_start]L-type (Load) ëª…ë ¹ì–´ëŠ” 5 ì‚¬ì´í´ (F-D-E-M-W) ì†Œìš” [cite: 99-104]

[cite_start] [cite: 44]

---

### 2.2. AMBA APB Bus ë° UART Peripheral

**AMBA (Advanced Microcontroller Bus Architecture)**
* [cite_start]ARMì—ì„œ ë§Œë“  SoC ë‚´ë¶€ êµ¬ì„± ìš”ì†Œë¥¼ ì—°ê²°í•˜ëŠ” í‘œì¤€ ë²„ìŠ¤ ê·œê²©ì…ë‹ˆë‹¤. [cite: 115, 116]

[cite_start]**APB (Advanced Peripheral Bus)** [cite: 109]
* [cite_start]ì €ì† / ì €ì „ë ¥ ì£¼ë³€ ì¥ì¹˜(Peripheral) ì—°ê²°ì— ìµœì í™”ëœ ë²„ìŠ¤ì…ë‹ˆë‹¤. [cite: 117]
* [cite_start]**ì¥ì **: UART, GPIO ë“± ë™ì¼í•œ APB í”„ë¡œí† ì½œì„ ì‚¬ìš©í•˜ë¯€ë¡œ ìƒˆë¡œìš´ ì¥ì¹˜ ì¶”ê°€ ë° ì¬ì‚¬ìš©ì´ ì‰½ê³  ì‹œìŠ¤í…œ í™•ì¥ì´ ìš©ì´í•©ë‹ˆë‹¤. [cite: 110-114]
* **íŠ¹ì§•**:
    * [cite_start]ë‹¨ìˆœí•œ ì‹ í˜¸ ë° í”„ë¡œí† ì½œ [cite: 119]
    * [cite_start]ì €ì „ë ¥ ì†Œëª¨ [cite: 120]
    * [cite_start]ë¹„-íŒŒì´í”„ë¼ì¸ êµ¬ì¡° (í•œ ë²ˆì— í•˜ë‚˜ì˜ ì „ì†¡ë§Œ ì²˜ë¦¬) [cite: 121]
    * [cite_start]ìƒíƒœ ê¸°ë°˜ ë™ì‘: `IDLE` â†’ `SETUP` â†’ `ACCESS` [cite: 122-124]

[cite_start]**UART Peripheral ì„¤ê³„** [cite: 125]
* RV32I CPUê°€ **APB Master** ì—­í• ì„ ìˆ˜í–‰í•˜ì—¬ UART Peripheralê³¼ í†µì‹ í•©ë‹ˆë‹¤.
* [cite_start]UART Peripheralì€ **APB-Slave**ë¡œ ë™ì‘í•˜ë©°, ë‚´ë¶€ ë ˆì§€ìŠ¤í„° (Control, WDATA, RDATA)ë¥¼ í†µí•´ ë°ì´í„°ë¥¼ ì£¼ê³ ë°›ìŠµë‹ˆë‹¤. [cite: 125, 126]
    * [cite_start]`reg0 (Control)`: UART ìƒíƒœ ì œì–´ [cite: 129]
    * [cite_start]`reg1 (WDATA)`: UART TX Data ì €ì¥ [cite: 127]
    * [cite_start]`reg2 (RDATA)`: UART RX Data ì €ì¥ [cite: 128]
* [cite_start]FIFO (TX/RX)ë¥¼ í¬í•¨í•˜ì—¬ ë°ì´í„° ì†¡ìˆ˜ì‹ ì„ ê´€ë¦¬í•©ë‹ˆë‹¤. [cite: 125]

[cite_start] [cite: 125]

---

## [cite_start]3. ğŸ§ª UART Peripheral ê²€ì¦ (Testbench) [cite: 130]

SystemVerilogë¥¼ ì´ìš©í•œ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ í™˜ê²½ì„ êµ¬ì¶•í•˜ì—¬ UART Peripheralì„ ê²€ì¦í–ˆìŠµë‹ˆë‹¤.

* [cite_start]**Generator**: ë¬´ì‘ìœ„ `uart_send_data`ë¥¼ ìƒì„±í•˜ì—¬ Driverë¡œ ì „ì†¡ [cite: 131]
* **Driver**:
    1.  [cite_start]Generatorë¡œë¶€í„° ë°ì´í„°ë¥¼ ë°›ì•„ UART RX í•€ìœ¼ë¡œ 1 bitì”© ì „ì†¡ [cite: 133]
    2.  [cite_start]APB-Master ì—­í• ì„ ìˆ˜í–‰í•˜ì—¬ UART RX FIFOì˜ ë°ì´í„°ë¥¼ ì½ìŒ (APB Read) [cite: 135]
    3.  [cite_start]ì½ì€ ë°ì´í„°ë¥¼ ë‹¤ì‹œ UART TX FIFOì— ì”€ (APB Write) [cite: 137]
* [cite_start]**Monitor**: DUTì˜ TX í•€ì—ì„œ 1 bitì”© ë°ì´í„°ë¥¼ ì½ì–´ íŒ¨í‚·ìœ¼ë¡œ ì¡°ë¦½ [cite: 139]
* [cite_start]**Scoreboard**: Generatorê°€ ì²˜ìŒì— ìƒì„±í•œ ëœë¤ê°’ê³¼ Monitorê°€ ìµœì¢…ì ìœ¼ë¡œ ìˆ˜ì‹ í•œ ê°’ì„ ë¹„êµí•˜ì—¬ ì¼ì¹˜ ì—¬ë¶€ í™•ì¸ [cite: 141, 142]

[cite_start]**ê²€ì¦ ê²°ê³¼**: 256ê°œì˜ íŠ¸ëœì­ì…˜ ëª¨ë‘ í†µê³¼ (Pass Rate: 100.00 %) [cite: 142]

---

## 4. ğŸ–¥ï¸ C ì–¸ì–´ Application ë° ë™ì‘ ì‹œì—°

[cite_start]ì‘ì„±ëœ C ì½”ë“œë¥¼ ì»´íŒŒì¼í•˜ì—¬ CPUì˜ ROMì— ë¡œë“œí•˜ê³ , Basys3 ë³´ë“œì—ì„œ ì‹¤ì œ ë™ì‘ì„ í™•ì¸í–ˆìŠµë‹ˆë‹¤. [cite: 13, 158]

* **ë™ì‘ ë¡œì§**:
    * [cite_start]PCì—ì„œ UART í„°ë¯¸ë„ì„ í†µí•´ ìˆ«ì ë˜ëŠ” ë¬¸ìì—´ì„ ì…ë ¥ [cite: 148, 149]
    * [cite_start]**ìˆ«ì (0-9) ì…ë ¥**: 7-Segmentì— í•´ë‹¹ ìˆ«ìê°€ ì¶œë ¥ [cite: 144, 145] [cite_start]ë˜ê³ , ìˆ«ìì— í•´ë‹¹í•˜ëŠ” LEDê°€ ON ë©ë‹ˆë‹¤. [cite: 146, 156]
    * [cite_start]**ë¬¸ìì—´ ('l', 'r', 's') ì…ë ¥**: LEDê°€ Left, Right, Stop ìƒíƒœë¡œ ë³€ê²½ë˜ê³ , 7-Segmentì— "L", "r", "STOP"ì´ ì¶œë ¥ë©ë‹ˆë‹¤. [cite: 147, 152]
* **ì£¼ìš” ì½”ë“œ**:
    * [cite_start]`#define`ì„ ì‚¬ìš©í•˜ì—¬ GPIO, UART, FND ë ˆì§€ìŠ¤í„°ì˜ ì‹¤ì œ ë©”ëª¨ë¦¬ ì£¼ì†Œë¥¼ C ì½”ë“œ ë³€ìˆ˜ì²˜ëŸ¼ ì •ì˜ [cite: 151]
    * [cite_start]`decimal_to_bcd` í•¨ìˆ˜ë¡œ 10ì§„ìˆ˜ ì…ë ¥ì„ 7-Segmentìš© BCDë¡œ ë³€í™˜ [cite: 157]
    * [cite_start]ì£¼ê¸°ì ìœ¼ë¡œ í˜„ì¬ ìƒíƒœ(left, right, fnd, stop)ë¥¼ UARTë¥¼ í†µí•´ PCë¡œ ë‹¤ì‹œ ì „ì†¡ [cite: 154, 155]

[cite_start] [cite: 158]

---

## 5. âš ï¸ Trouble Shooting

* [cite_start]**ë¬¸ì œ (Trouble)**[cite: 162]:
    [cite_start]C ì½”ë“œì—ì„œ `uart_put_char` í•¨ìˆ˜ë¥¼ ì—°ì† í˜¸ì¶œ ì‹œ, C ì½”ë“œ ì‹¤í–‰ ì†ë„ê°€ UART í•˜ë“œì›¨ì–´ ì „ì†¡ ì†ë„ë³´ë‹¤ ë¹¨ë¼ ë¬¸ìê°€ ëˆ„ë½ë˜ê±°ë‚˜ ê¹¨ì§€ëŠ” í˜„ìƒ ë°œìƒ [cite: 161] (ì˜ˆ: "stop" ì „ì†¡ ì‹œ "stpstpgolf" ìˆ˜ì‹ ) [cite_start][cite: 159]
* [cite_start]**í•´ê²° (Solution)**[cite: 163]:
    [cite_start]ë¬¸ì ì „ì†¡ í•¨ìˆ˜(`uart_put_char`) ë‚´ë¶€ì— **`while` ë£¨í”„ë¥¼ ì¶”ê°€**í•˜ì—¬, UARTì˜ ìƒíƒœ ë ˆì§€ìŠ¤í„°(`UART_USR`)ë¥¼ í™•ì¸í•˜ê³  `UART_USR_TX_EMPTY` ë¹„íŠ¸ê°€ 1 (ì „ì†¡ ì™„ë£Œ)ì´ ë  ë•Œê¹Œì§€ ëŒ€ê¸°í•˜ë„ë¡ ìˆ˜ì • [cite: 160]

---

## [cite_start]6. ğŸ’¡ ê³ ì°° (Key Learnings) [cite: 164]

* **í•˜ë“œì›¨ì–´/ì†Œí”„íŠ¸ì›¨ì–´ ë™ê¸°í™”ì˜ ì¤‘ìš”ì„±**: ë™ì¼í•œ C ì½”ë“œë¼ë„ í•˜ë“œì›¨ì–´ì˜ êµ¬í˜„ ë°©ì‹ì´ë‚˜ íƒ€ì´ë°ì— ë”°ë¼ ë™ì‘ì´ ì‹¤íŒ¨í•  ìˆ˜ ìˆìŒì„ ê¹¨ë‹¬ì•˜ìŠµë‹ˆë‹¤. (Trouble Shooting ì°¸ê³ ) [cite_start][cite: 165-168]
* [cite_start]**í‘œì¤€ ë²„ìŠ¤ í”„ë¡œí† ì½œì˜ ì¥ì **: APB ê°™ì€ í‘œì¤€ ë²„ìŠ¤ë¥¼ ì‚¬ìš©í•¨ìœ¼ë¡œì¨, FND, UART ë“± ì„œë¡œ ë‹¤ë¥¸ ê¸°ëŠ¥ì˜ ëª¨ë“ˆì„ ì‰½ê²Œ ì¶”ê°€í•˜ê³  ì¬ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” **í™•ì¥ì„±**ì˜ ì¥ì ì„ ì´í•´í–ˆìŠµë‹ˆë‹¤. [cite: 169, 170]
