<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::RCC::CFGR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c.html">RCC</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html">CFGR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::RCC::CFGR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Clock configuration register (RCC_CFGR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:af8e334df345eab6b13eb1a2724ad5f3e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#af8e334df345eab6b13eb1a2724ad5f3e">SW</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 0, 2 &gt;</td></tr>
<tr class="memdesc:af8e334df345eab6b13eb1a2724ad5f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock Switch.  <a href="#af8e334df345eab6b13eb1a2724ad5f3e">More...</a><br /></td></tr>
<tr class="separator:af8e334df345eab6b13eb1a2724ad5f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add31d235fe3e42b2c019d928bd1c37c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#add31d235fe3e42b2c019d928bd1c37c7">SWS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021004, 2, 2 &gt;</td></tr>
<tr class="memdesc:add31d235fe3e42b2c019d928bd1c37c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Switch Status.  <a href="#add31d235fe3e42b2c019d928bd1c37c7">More...</a><br /></td></tr>
<tr class="separator:add31d235fe3e42b2c019d928bd1c37c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed196ac8f228bb24435fddbfb8ce0488"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#aed196ac8f228bb24435fddbfb8ce0488">HPRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 4, 4 &gt;</td></tr>
<tr class="memdesc:aed196ac8f228bb24435fddbfb8ce0488"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler.  <a href="#aed196ac8f228bb24435fddbfb8ce0488">More...</a><br /></td></tr>
<tr class="separator:aed196ac8f228bb24435fddbfb8ce0488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6744a418e744d041b93e2c6e19a579"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a9e6744a418e744d041b93e2c6e19a579">PPRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 8, 3 &gt;</td></tr>
<tr class="memdesc:a9e6744a418e744d041b93e2c6e19a579"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB Low speed prescaler (APB1)  <a href="#a9e6744a418e744d041b93e2c6e19a579">More...</a><br /></td></tr>
<tr class="separator:a9e6744a418e744d041b93e2c6e19a579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ed81999e821514233ce6d23cebc690"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#ad8ed81999e821514233ce6d23cebc690">ADCPRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 14, 1 &gt;</td></tr>
<tr class="memdesc:ad8ed81999e821514233ce6d23cebc690"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c.html" title="Analog-to-digital converter. ">ADC</a> prescaler.  <a href="#ad8ed81999e821514233ce6d23cebc690">More...</a><br /></td></tr>
<tr class="separator:ad8ed81999e821514233ce6d23cebc690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77041f9af9393f6fb5ea9b492b48cc9e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a77041f9af9393f6fb5ea9b492b48cc9e">PLLSRC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 15, 2 &gt;</td></tr>
<tr class="memdesc:a77041f9af9393f6fb5ea9b492b48cc9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL input clock source.  <a href="#a77041f9af9393f6fb5ea9b492b48cc9e">More...</a><br /></td></tr>
<tr class="separator:a77041f9af9393f6fb5ea9b492b48cc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da7fc51d6cd9eb0d1de6ab743a5194b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a2da7fc51d6cd9eb0d1de6ab743a5194b">PLLXTPRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 17, 1 &gt;</td></tr>
<tr class="memdesc:a2da7fc51d6cd9eb0d1de6ab743a5194b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE divider for PLL entry.  <a href="#a2da7fc51d6cd9eb0d1de6ab743a5194b">More...</a><br /></td></tr>
<tr class="separator:a2da7fc51d6cd9eb0d1de6ab743a5194b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1452f478d7a16e61c5cafafea74641ad"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a1452f478d7a16e61c5cafafea74641ad">PLLMUL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 18, 4 &gt;</td></tr>
<tr class="memdesc:a1452f478d7a16e61c5cafafea74641ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Multiplication Factor.  <a href="#a1452f478d7a16e61c5cafafea74641ad">More...</a><br /></td></tr>
<tr class="separator:a1452f478d7a16e61c5cafafea74641ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7d8ac6c0af82171d9fa9dcb32a1e97"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a8f7d8ac6c0af82171d9fa9dcb32a1e97">MCO</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 24, 3 &gt;</td></tr>
<tr class="memdesc:a8f7d8ac6c0af82171d9fa9dcb32a1e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microcontroller clock output.  <a href="#a8f7d8ac6c0af82171d9fa9dcb32a1e97">More...</a><br /></td></tr>
<tr class="separator:a8f7d8ac6c0af82171d9fa9dcb32a1e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2f96a1e13ad492bca8001983178df1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#aab2f96a1e13ad492bca8001983178df1">MCOPRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 28, 3 &gt;</td></tr>
<tr class="memdesc:aab2f96a1e13ad492bca8001983178df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microcontroller Clock Output Prescaler.  <a href="#aab2f96a1e13ad492bca8001983178df1">More...</a><br /></td></tr>
<tr class="separator:aab2f96a1e13ad492bca8001983178df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35b45a9532ba4cd8c6a66c27d667118"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#af35b45a9532ba4cd8c6a66c27d667118">PLLNODIV</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 31, 1 &gt;</td></tr>
<tr class="memdesc:af35b45a9532ba4cd8c6a66c27d667118"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL clock not divided for MCO.  <a href="#af35b45a9532ba4cd8c6a66c27d667118">More...</a><br /></td></tr>
<tr class="separator:af35b45a9532ba4cd8c6a66c27d667118"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Clock configuration register (RCC_CFGR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="af8e334df345eab6b13eb1a2724ad5f3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#af8e334df345eab6b13eb1a2724ad5f3e">STM32LIB::reg::RCC::CFGR::SW</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 0, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock Switch. </p>

</div>
</div>
<a class="anchor" id="add31d235fe3e42b2c019d928bd1c37c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#add31d235fe3e42b2c019d928bd1c37c7">STM32LIB::reg::RCC::CFGR::SWS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021004, 2, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Clock Switch Status. </p>

</div>
</div>
<a class="anchor" id="aed196ac8f228bb24435fddbfb8ce0488"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#aed196ac8f228bb24435fddbfb8ce0488">STM32LIB::reg::RCC::CFGR::HPRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 4, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB prescaler. </p>

</div>
</div>
<a class="anchor" id="a9e6744a418e744d041b93e2c6e19a579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a9e6744a418e744d041b93e2c6e19a579">STM32LIB::reg::RCC::CFGR::PPRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 8, 3&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB Low speed prescaler (APB1) </p>

</div>
</div>
<a class="anchor" id="ad8ed81999e821514233ce6d23cebc690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#ad8ed81999e821514233ce6d23cebc690">STM32LIB::reg::RCC::CFGR::ADCPRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c.html" title="Analog-to-digital converter. ">ADC</a> prescaler. </p>

</div>
</div>
<a class="anchor" id="a77041f9af9393f6fb5ea9b492b48cc9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a77041f9af9393f6fb5ea9b492b48cc9e">STM32LIB::reg::RCC::CFGR::PLLSRC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 15, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL input clock source. </p>

</div>
</div>
<a class="anchor" id="a2da7fc51d6cd9eb0d1de6ab743a5194b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a2da7fc51d6cd9eb0d1de6ab743a5194b">STM32LIB::reg::RCC::CFGR::PLLXTPRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE divider for PLL entry. </p>

</div>
</div>
<a class="anchor" id="a1452f478d7a16e61c5cafafea74641ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a1452f478d7a16e61c5cafafea74641ad">STM32LIB::reg::RCC::CFGR::PLLMUL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 18, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Multiplication Factor. </p>

</div>
</div>
<a class="anchor" id="a8f7d8ac6c0af82171d9fa9dcb32a1e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a8f7d8ac6c0af82171d9fa9dcb32a1e97">STM32LIB::reg::RCC::CFGR::MCO</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 24, 3&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Microcontroller clock output. </p>

</div>
</div>
<a class="anchor" id="aab2f96a1e13ad492bca8001983178df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#aab2f96a1e13ad492bca8001983178df1">STM32LIB::reg::RCC::CFGR::MCOPRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 28, 3&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Microcontroller Clock Output Prescaler. </p>

</div>
</div>
<a class="anchor" id="af35b45a9532ba4cd8c6a66c27d667118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#af35b45a9532ba4cd8c6a66c27d667118">STM32LIB::reg::RCC::CFGR::PLLNODIV</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021004, 31, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL clock not divided for MCO. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
