static inline int F_1 ( void )\r\n{\r\nstruct V_1 * V_2 = F_2 () ;\r\nstruct V_3 * V_4 ;\r\nint V_5 , V_6 ;\r\nV_4 = V_2 -> V_7 ;\r\nV_5 = V_4 -> V_8 ;\r\nV_6 = V_5 + 1 ;\r\nif ( V_6 >= V_4 -> V_9 )\r\nV_6 = V_4 -> V_10 ;\r\nV_4 -> V_8 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nstatic inline int F_1 ( void )\r\n{\r\nint V_11 , V_12 ;\r\nV_12 = F_3 ( V_13 ) & V_14 ;\r\nV_11 = F_4 ( V_15 ) ;\r\nif ( F_5 ( V_11 == V_12 - 1 ) )\r\nF_6 ( V_15 , V_16 ) ;\r\nelse\r\nF_7 ( V_15 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic inline int F_8 ( int V_17 )\r\n{\r\nreturn V_18 [ V_17 ] . V_19 ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\nstruct V_1 * V_2 = F_2 () ;\r\nunsigned long V_20 ;\r\nint V_21 = F_10 () + 1 ;\r\nif ( ! F_11 ( V_22 ) )\r\nreturn;\r\nasm volatile("1: lbarx %0, 0, %1;"\r\n"cmpwi %0, 0;"\r\n"bne 2f;"\r\n"stbcx. %2, 0, %1;"\r\n"bne 1b;"\r\n"b 3f;"\r\n"2: lbzx %0, 0, %1;"\r\n"cmpwi %0, 0;"\r\n"bne 2b;"\r\n"b 1b;"\r\n"3:"\r\n: "=&r" (tmp)\r\n: "r" (&paca->tcd_ptr->lock), "r" (token)\r\n: "memory");\r\n}\r\nstatic inline void F_12 ( void )\r\n{\r\nstruct V_1 * V_2 = F_2 () ;\r\nif ( ! F_11 ( V_22 ) )\r\nreturn;\r\nF_13 () ;\r\nV_2 -> V_7 -> V_23 = 0 ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\n}\r\nstatic inline void F_12 ( void )\r\n{\r\n}\r\nstatic inline int F_14 ( unsigned long V_24 , unsigned long V_25 )\r\n{\r\nint V_26 = 0 ;\r\nF_15 ( V_27 , V_25 << 16 ) ;\r\nif ( F_16 ( V_28 ) ) {\r\nasm volatile(\r\n"li %0,0\n"\r\n"tlbsx. 0,%1\n"\r\n"bne 1f\n"\r\n"li %0,1\n"\r\n"1:\n"\r\n: "=&r"(found) : "r"(ea));\r\n} else {\r\nasm volatile(\r\n"tlbsx 0,%1\n"\r\n"mfspr %0,0x271\n"\r\n"srwi %0,%0,31\n"\r\n: "=&r"(found) : "r"(ea));\r\n}\r\nreturn V_26 ;\r\n}\r\nvoid F_17 ( struct V_29 * V_30 , unsigned long V_24 ,\r\nT_1 V_31 )\r\n{\r\nunsigned long V_32 , V_33 ;\r\nT_2 V_34 ;\r\nunsigned long V_17 , V_35 , V_36 ;\r\nunsigned long V_37 ;\r\nstruct V_38 * V_39 ;\r\n#ifdef F_18\r\nint V_11 ;\r\n#endif\r\nif ( F_5 ( F_19 ( V_24 ) ) )\r\nreturn;\r\nV_39 = V_30 -> V_40 ;\r\n#ifdef F_20\r\nV_17 = F_21 ( V_39 , V_24 ) ;\r\nV_35 = F_8 ( V_17 ) ;\r\nV_36 = V_18 [ V_17 ] . V_36 ;\r\n#else\r\nV_17 = F_22 ( V_30 ) ;\r\nV_36 = F_23 ( V_17 ) ;\r\nV_35 = V_36 - 10 ;\r\n#endif\r\nF_24 ( V_37 ) ;\r\nF_9 () ;\r\nif ( F_5 ( F_14 ( V_24 , V_39 -> V_41 . V_42 ) ) ) {\r\nF_12 () ;\r\nF_25 ( V_37 ) ;\r\nreturn;\r\n}\r\n#ifdef F_18\r\nV_11 = F_1 () ;\r\nF_15 ( V_43 , F_26 ( V_11 ) | F_27 ( 1 ) ) ;\r\n#endif\r\nV_32 = V_44 | F_28 ( V_39 -> V_41 . V_42 ) | F_29 ( V_35 ) ;\r\nV_33 = V_24 & ~ ( ( 1UL << V_36 ) - 1 ) ;\r\nV_33 |= ( F_30 ( V_31 ) >> V_45 ) & V_46 ;\r\nV_34 = ( T_2 ) F_31 ( V_31 ) << V_47 ;\r\nV_34 |= ( F_30 ( V_31 ) >> V_48 ) & V_49 ;\r\nif ( ! F_32 ( V_31 ) )\r\nV_34 &= ~ ( V_50 | V_51 ) ;\r\nF_15 ( V_52 , V_32 ) ;\r\nF_15 ( V_53 , V_33 ) ;\r\nif ( F_16 ( V_54 ) ) {\r\nF_15 ( V_55 , V_34 ) ;\r\n} else {\r\nif ( F_16 ( V_56 ) )\r\nF_15 ( V_57 , F_33 ( V_34 ) ) ;\r\nF_15 ( V_58 , F_34 ( V_34 ) ) ;\r\n}\r\nasm volatile ("tlbwe");\r\nF_12 () ;\r\nF_25 ( V_37 ) ;\r\n}\r\nvoid F_35 ( struct V_29 * V_30 , unsigned long V_59 )\r\n{\r\nstruct V_60 * V_60 = F_36 ( V_30 -> V_61 ) ;\r\nunsigned long V_35 = F_37 ( V_60 ) - 10 ;\r\nF_38 ( V_30 -> V_40 , V_59 , V_35 , 0 ) ;\r\n}
