#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 30 09:03:20 2025
# Process ID: 18560
# Current directory: C:/Users/VICTUS/Desktop/FPGAtest/Led_7_thanh_full
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5648 C:\Users\VICTUS\Desktop\FPGAtest\Led_7_thanh_full\Led_7_thanh.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAtest/Led_7_thanh_full/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAtest/Led_7_thanh_full\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAtest/Led_7_thanh_full/Led_7_thanh.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 09:22:27 2025...
