Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/1vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ed26c8f263834f1c8d087cca54f117a4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Core_tb_behav xil_defaultlib.Core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port debug_reg_addr [E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/imports/src/Core.v:87]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port debug_reg_addr [E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/imports/src/SCPU.v:185]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.stallControl
Compiling module xil_defaultlib.Iextend
Compiling module xil_defaultlib.Sextend
Compiling module xil_defaultlib.Bextend
Compiling module xil_defaultlib.Jextend
Compiling module xil_defaultlib.Uextend
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.trans_addrCSR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.forwardingControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.mem_valid_sig
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.LatencyMemory
Compiling module xil_defaultlib.I_Cache
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM2
Compiling module xil_defaultlib.iLatencyMemory
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.Core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Core_tb_behav
