// Seed: 3808861415
module module_0 ();
  id_1 :
  assert property (@(id_1) id_1)
  else if (1 == id_1) id_1 = 1;
  else id_1 = id_1;
  assign module_2.id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output logic id_0,
    output tri   id_1,
    input  logic id_2
);
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@(posedge id_2) 1)
  else if (1) id_0 <= 1;
  else id_6 <= id_2;
  module_0 modCall_1 ();
  wire id_7;
endmodule
