vendor_name = ModelSim
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MPC_GENERATOR.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MICROCODE_cesa.mif
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.cmp
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER+ULA.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MPC_GENERATOR.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/Control_Unit/CONTROL_UNIT_istore.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/Control_Unit/CONTROL_UNIT_iload.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/Control_Unit/CONTROL_UNIT_iadd_isub.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/Control_Unit/CONTROL_UNIT_bipush.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/microcode.mif
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH_test_files/DATAPATH_PORTAS.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH_test_files/DATAPATH test microcode.txt
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.qip
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.mif
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REGS.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/mic1.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH_test_files/2/DATAPATH.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH_test_files/DATAPATH3.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.qip
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/microcode_Backup.mif
source_file = 1, Microcodigos/microcode_Backup.mif
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/mic1.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf
design_name = CONTROL_UNIT
instance = comp, \MBR_IN[7]~I , MBR_IN[7], CONTROL_UNIT, 1
instance = comp, \MBR_IN[4]~I , MBR_IN[4], CONTROL_UNIT, 1
instance = comp, \CLOCK~I , CLOCK, CONTROL_UNIT, 1
instance = comp, \CLOCK~clkctrl , CLOCK~clkctrl, CONTROL_UNIT, 1
instance = comp, \MBR_IN[0]~I , MBR_IN[0], CONTROL_UNIT, 1
instance = comp, \MBR_IN[1]~I , MBR_IN[1], CONTROL_UNIT, 1
instance = comp, \MBR_IN[2]~I , MBR_IN[2], CONTROL_UNIT, 1
instance = comp, \MBR_IN[3]~I , MBR_IN[3], CONTROL_UNIT, 1
instance = comp, \MBR_IN[5]~I , MBR_IN[5], CONTROL_UNIT, 1
instance = comp, \MBR_IN[6]~I , MBR_IN[6], CONTROL_UNIT, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a27 , inst1|altsyncram_component|auto_generated|ram_block1a27, CONTROL_UNIT, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a18 , inst1|altsyncram_component|auto_generated|ram_block1a18, CONTROL_UNIT, 1
instance = comp, \Z~I , Z, CONTROL_UNIT, 1
instance = comp, \inst|inst4 , inst|inst4, CONTROL_UNIT, 1
instance = comp, \N~I , N, CONTROL_UNIT, 1
instance = comp, \inst|inst5~feeder , inst|inst5~feeder, CONTROL_UNIT, 1
instance = comp, \inst|inst5 , inst|inst5, CONTROL_UNIT, 1
instance = comp, \inst|inst~0 , inst|inst~0, CONTROL_UNIT, 1
instance = comp, \inst|inst , inst|inst, CONTROL_UNIT, 1
instance = comp, \inst|inst3[7] , inst|inst3[7], CONTROL_UNIT, 1
instance = comp, \inst|inst3[6] , inst|inst3[6], CONTROL_UNIT, 1
instance = comp, \inst|inst3[5] , inst|inst3[5], CONTROL_UNIT, 1
instance = comp, \inst|inst3[4] , inst|inst3[4], CONTROL_UNIT, 1
instance = comp, \inst|inst3[3] , inst|inst3[3], CONTROL_UNIT, 1
instance = comp, \inst|inst3[2] , inst|inst3[2], CONTROL_UNIT, 1
instance = comp, \inst|inst3[1] , inst|inst3[1], CONTROL_UNIT, 1
instance = comp, \inst|inst3[0] , inst|inst3[0], CONTROL_UNIT, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a0 , inst1|altsyncram_component|auto_generated|ram_block1a0, CONTROL_UNIT, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a9 , inst1|altsyncram_component|auto_generated|ram_block1a9, CONTROL_UNIT, 1
instance = comp, \write_enab~I , write_enab, CONTROL_UNIT, 1
instance = comp, \MIR[35]~I , MIR[35], CONTROL_UNIT, 1
instance = comp, \MIR[34]~I , MIR[34], CONTROL_UNIT, 1
instance = comp, \MIR[33]~I , MIR[33], CONTROL_UNIT, 1
instance = comp, \MIR[32]~I , MIR[32], CONTROL_UNIT, 1
instance = comp, \MIR[31]~I , MIR[31], CONTROL_UNIT, 1
instance = comp, \MIR[30]~I , MIR[30], CONTROL_UNIT, 1
instance = comp, \MIR[29]~I , MIR[29], CONTROL_UNIT, 1
instance = comp, \MIR[28]~I , MIR[28], CONTROL_UNIT, 1
instance = comp, \MIR[27]~I , MIR[27], CONTROL_UNIT, 1
instance = comp, \MIR[26]~I , MIR[26], CONTROL_UNIT, 1
instance = comp, \MIR[25]~I , MIR[25], CONTROL_UNIT, 1
instance = comp, \MIR[24]~I , MIR[24], CONTROL_UNIT, 1
instance = comp, \MIR[23]~I , MIR[23], CONTROL_UNIT, 1
instance = comp, \MIR[22]~I , MIR[22], CONTROL_UNIT, 1
instance = comp, \MIR[21]~I , MIR[21], CONTROL_UNIT, 1
instance = comp, \MIR[20]~I , MIR[20], CONTROL_UNIT, 1
instance = comp, \MIR[19]~I , MIR[19], CONTROL_UNIT, 1
instance = comp, \MIR[18]~I , MIR[18], CONTROL_UNIT, 1
instance = comp, \MIR[17]~I , MIR[17], CONTROL_UNIT, 1
instance = comp, \MIR[16]~I , MIR[16], CONTROL_UNIT, 1
instance = comp, \MIR[15]~I , MIR[15], CONTROL_UNIT, 1
instance = comp, \MIR[14]~I , MIR[14], CONTROL_UNIT, 1
instance = comp, \MIR[13]~I , MIR[13], CONTROL_UNIT, 1
instance = comp, \MIR[12]~I , MIR[12], CONTROL_UNIT, 1
instance = comp, \MIR[11]~I , MIR[11], CONTROL_UNIT, 1
instance = comp, \MIR[10]~I , MIR[10], CONTROL_UNIT, 1
instance = comp, \MIR[9]~I , MIR[9], CONTROL_UNIT, 1
instance = comp, \MIR[8]~I , MIR[8], CONTROL_UNIT, 1
instance = comp, \MIR[7]~I , MIR[7], CONTROL_UNIT, 1
instance = comp, \MIR[6]~I , MIR[6], CONTROL_UNIT, 1
instance = comp, \MIR[5]~I , MIR[5], CONTROL_UNIT, 1
instance = comp, \MIR[4]~I , MIR[4], CONTROL_UNIT, 1
instance = comp, \MIR[3]~I , MIR[3], CONTROL_UNIT, 1
instance = comp, \MIR[2]~I , MIR[2], CONTROL_UNIT, 1
instance = comp, \MIR[1]~I , MIR[1], CONTROL_UNIT, 1
instance = comp, \MIR[0]~I , MIR[0], CONTROL_UNIT, 1
instance = comp, \MPC[8]~I , MPC[8], CONTROL_UNIT, 1
instance = comp, \MPC[7]~I , MPC[7], CONTROL_UNIT, 1
instance = comp, \MPC[6]~I , MPC[6], CONTROL_UNIT, 1
instance = comp, \MPC[5]~I , MPC[5], CONTROL_UNIT, 1
instance = comp, \MPC[4]~I , MPC[4], CONTROL_UNIT, 1
instance = comp, \MPC[3]~I , MPC[3], CONTROL_UNIT, 1
instance = comp, \MPC[2]~I , MPC[2], CONTROL_UNIT, 1
instance = comp, \MPC[1]~I , MPC[1], CONTROL_UNIT, 1
instance = comp, \MPC[0]~I , MPC[0], CONTROL_UNIT, 1
