<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2AR-18C" pn="GW2AR-LV18QN88PC8/I7">gw2ar18c-011</Device>
    <FileList>
        <File path="D:/repos/LUTRAM_Stress_Test/1.hw/lutram_16x10.sv" type="file.verilog" enable="1"/>
        <File path="D:/repos/LUTRAM_Stress_Test/1.hw/top.sv" type="file.verilog" enable="1"/>
        <File path="D:/repos/LUTRAM_Stress_Test/1.hw/constraints/top.pinout.cst" type="file.cst" enable="1"/>
        <File path="D:/repos/LUTRAM_Stress_Test/1.hw/constraints/top.timing.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
