{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521060000545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521060000545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 17:40:00 2018 " "Processing started: Wed Mar 14 17:40:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521060000545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521060000545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_start -c lab1_start " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_start -c lab1_start" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521060000545 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521060000936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/modulo_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060001498 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060001498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521060001498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/lab1_start.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/lab1_start.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_start " "Found entity 1: lab1_start" {  } { { "../source/lab1_start.bdf" "" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/lab1_start.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060001514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521060001514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2sevseg-rtl " "Found design unit 1: hex2sevseg-rtl" {  } { { "../source/hex2sevseg.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/hex2sevseg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060001529 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2sevseg " "Found entity 1: hex2sevseg" {  } { { "../source/hex2sevseg.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/hex2sevseg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060001529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521060001529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab1/documents/week1/laboratory/ea999_proj_lab1_v2/source/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-SYN " "Found design unit 1: full_adder-SYN" {  } { { "../source/full_adder.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/full_adder.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060001545 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../source/full_adder.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/full_adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060001545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521060001545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_start " "Elaborating entity \"lab1_start\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521060001576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2sevseg hex2sevseg:inst3 " "Elaborating entity \"hex2sevseg\" for hierarchy \"hex2sevseg:inst3\"" {  } { { "../source/lab1_start.bdf" "inst3" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/lab1_start.bdf" { { 416 1320 1512 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060001608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider modulo_divider:inst2 " "Elaborating entity \"modulo_divider\" for hierarchy \"modulo_divider:inst2\"" {  } { { "../source/lab1_start.bdf" "inst2" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/lab1_start.bdf" { { 624 328 488 704 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060001654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:inst\"" {  } { { "../source/lab1_start.bdf" "inst" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/lab1_start.bdf" { { 176 664 824 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060001670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../source/full_adder.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/full_adder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060002076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../source/full_adder.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/full_adder.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521060002076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060002076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060002076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060002076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060002076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060002076 ""}  } { { "../source/full_adder.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/source/full_adder.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521060002076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdi " "Found entity 1: add_sub_tdi" {  } { { "db/add_sub_tdi.tdf" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB1/Documents/Week1/LABORATORY/EA999_proj_lab1_v2/synthesis/db/add_sub_tdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521060002233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521060002233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdi full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tdi:auto_generated " "Elaborating entity \"add_sub_tdi\" for hierarchy \"full_adder:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521060002233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521060002998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521060002998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521060003045 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521060003045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521060003045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521060003045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521060003061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 17:40:03 2018 " "Processing ended: Wed Mar 14 17:40:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521060003061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521060003061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521060003061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521060003061 ""}
