{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750845743514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750845743523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 18:02:23 2025 " "Processing started: Wed Jun 25 18:02:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750845743523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845743523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845743523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750845744038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750845744038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ROM/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845755346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845755351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845755356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(212) " "Verilog HDL Module Instantiation warning at CU.v(212): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 212 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845755361 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(221) " "Verilog HDL Module Instantiation warning at CU.v(221): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 221 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845755362 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(229) " "Verilog HDL Module Instantiation warning at CU.v(229): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 229 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845755362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/cu/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/cu/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845755363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845755368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755368 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.v(63) " "Verilog HDL Module Instantiation warning at CPU.v(63): ignored dangling comma in List of Port Connections" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845755371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845755372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750845755408 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR CPU.v(31) " "Verilog HDL Always Construct warning at CPU.v(31): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750845755410 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] CPU.v(31) " "Inferred latch for \"IR\[0\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755410 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] CPU.v(31) " "Inferred latch for \"IR\[1\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755410 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] CPU.v(31) " "Inferred latch for \"IR\[2\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755410 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] CPU.v(31) " "Inferred latch for \"IR\[3\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755410 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] CPU.v(31) " "Inferred latch for \"IR\[4\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755410 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] CPU.v(31) " "Inferred latch for \"IR\[5\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] CPU.v(31) " "Inferred latch for \"IR\[6\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] CPU.v(31) " "Inferred latch for \"IR\[7\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] CPU.v(31) " "Inferred latch for \"IR\[8\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] CPU.v(31) " "Inferred latch for \"IR\[9\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] CPU.v(31) " "Inferred latch for \"IR\[10\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] CPU.v(31) " "Inferred latch for \"IR\[11\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] CPU.v(31) " "Inferred latch for \"IR\[12\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] CPU.v(31) " "Inferred latch for \"IR\[13\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] CPU.v(31) " "Inferred latch for \"IR\[14\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] CPU.v(31) " "Inferred latch for \"IR\[15\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755411 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_inst\"" {  } { { "CPU.v" "fsm_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845755412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(58) " "Verilog HDL assignment warning at FSM.v(58): truncated value with size 32 to match size of target (8)" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750845755413 "|CPU|FSM:fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu_inst " "Elaborating entity \"CU\" for hierarchy \"CU:cu_inst\"" {  } { { "CPU.v" "cu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845755415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CU:cu_inst\|ROM:rom_inst " "Elaborating entity \"ROM\" for hierarchy \"CU:cu_inst\|ROM:rom_inst\"" {  } { { "../CU/CU.v" "rom_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845755418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CU:cu_inst\|RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"CU:cu_inst\|RAM:ram_inst\"" {  } { { "../CU/CU.v" "ram_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845755432 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RAM.v(12) " "Verilog HDL Always Construct warning at RAM.v(12): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.v(12) " "Inferred latch for \"data_out\[0\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.v(12) " "Inferred latch for \"data_out\[1\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.v(12) " "Inferred latch for \"data_out\[2\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.v(12) " "Inferred latch for \"data_out\[3\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.v(12) " "Inferred latch for \"data_out\[4\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.v(12) " "Inferred latch for \"data_out\[5\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.v(12) " "Inferred latch for \"data_out\[6\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.v(12) " "Inferred latch for \"data_out\[7\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] RAM.v(12) " "Inferred latch for \"data_out\[8\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] RAM.v(12) " "Inferred latch for \"data_out\[9\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] RAM.v(12) " "Inferred latch for \"data_out\[10\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] RAM.v(12) " "Inferred latch for \"data_out\[11\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] RAM.v(12) " "Inferred latch for \"data_out\[12\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] RAM.v(12) " "Inferred latch for \"data_out\[13\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] RAM.v(12) " "Inferred latch for \"data_out\[14\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] RAM.v(12) " "Inferred latch for \"data_out\[15\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845755434 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CU:cu_inst\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"CU:cu_inst\|ALU:alu_inst\"" {  } { { "../CU/CU.v" "alu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845755436 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[9\] IR\[8\] " "Duplicate LATCH primitive \"IR\[9\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750845756134 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[10\] IR\[8\] " "Duplicate LATCH primitive \"IR\[10\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750845756134 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[11\] IR\[8\] " "Duplicate LATCH primitive \"IR\[11\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750845756134 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1750845756134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[4\] GND " "Pin \"rom_data\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845756341 "|CPU|rom_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[5\] GND " "Pin \"rom_data\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845756341 "|CPU|rom_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[4\] GND " "Pin \"ram_read_addr\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845756341 "|CPU|ram_read_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[5\] GND " "Pin \"ram_read_addr\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845756341 "|CPU|ram_read_addr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750845756341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1366 " "Implemented 1366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750845756728 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750845756728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1240 " "Implemented 1240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750845756728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750845756728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750845756824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 18:02:36 2025 " "Processing ended: Wed Jun 25 18:02:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750845756824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750845756824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750845756824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845756824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750845758080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750845758089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 18:02:37 2025 " "Processing started: Wed Jun 25 18:02:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750845758089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750845758089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750845758089 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750845758243 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1750845758243 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1750845758243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750845758305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750845758305 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU 5M2210ZF256C4 " "Automatically selected device 5M2210ZF256C4 for design CPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750845758452 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1750845758452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750845758541 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750845758549 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256C4 " "Device 5M570ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750845758803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C4 " "Device 5M1270ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750845758803 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750845758803 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "126 126 " "No exact pin location assignment(s) for 126 pins of 126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750845758837 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1750845758876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750845758878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750845758879 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750845758891 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750845758891 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750845758891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750845758891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750845758891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CU:cu_inst\|ram_read " "   1.000 CU:cu_inst\|ram_read" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750845758891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 FSM:fsm_inst\|ir_load " "   1.000 FSM:fsm_inst\|ir_load" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750845758891 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1750845758891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750845758915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750845758915 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750845758931 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN H5 " "Automatically promoted signal \"clk\" to use Global clock in PIN H5" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750845758958 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CU:cu_inst\|ram_read Global clock " "Automatically promoted some destinations of signal \"CU:cu_inst\|ram_read\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_read " "Destination \"ram_read\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 18 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750845758959 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FSM:fsm_inst\|ir_load Global clock " "Automatically promoted some destinations of signal \"FSM:fsm_inst\|ir_load\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ir_load " "Destination \"ir_load\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 21 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_write_addr~0 " "Destination \"ram_write_addr~0\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_write_addr~1 " "Destination \"ram_write_addr~1\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_write_addr~2 " "Destination \"ram_write_addr~2\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_read_addr~0 " "Destination \"ram_read_addr~0\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_read_addr~1 " "Destination \"ram_read_addr~1\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_read_addr~2 " "Destination \"ram_read_addr~2\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_read_addr~3 " "Destination \"ram_read_addr~3\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "comb~0 " "Destination \"comb~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "comb~1 " "Destination \"comb~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750845758959 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1750845758959 ""}  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750845758959 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock in PIN J5 " "Automatically promoted signal \"reset\" to use Global clock in PIN J5" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750845758960 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750845758960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750845758968 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750845759019 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750845759140 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750845759141 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750845759142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750845759142 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "124 unused 3.3V 0 124 0 " "Number of I/O pins in group: 124 (unused VREF, 3.3V VCCIO, 0 input, 124 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750845759143 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750845759143 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750845759143 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 47 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750845759143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 51 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750845759143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 53 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750845759143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750845759143 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750845759143 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750845759143 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750845759186 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750845759192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750845759333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750845759638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750845759643 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750845763133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750845763133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750845763210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y14 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14" {  } { { "loc" "" { Generic "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14"} { { 12 { 0 ""} 0 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750845763645 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750845763645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750845766285 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750845766285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750845766286 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750845766313 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750845766322 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750845766405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750845766499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6179 " "Peak virtual memory: 6179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750845766572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 18:02:46 2025 " "Processing ended: Wed Jun 25 18:02:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750845766572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750845766572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750845766572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750845766572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750845767655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750845767663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 18:02:47 2025 " "Processing started: Wed Jun 25 18:02:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750845767663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750845767663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750845767663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750845768004 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750845768085 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750845768094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750845768227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 18:02:48 2025 " "Processing ended: Wed Jun 25 18:02:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750845768227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750845768227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750845768227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750845768227 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750845768851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750845769464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750845769471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 18:02:49 2025 " "Processing started: Wed Jun 25 18:02:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750845769471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750845769471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750845769471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750845769631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750845769910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750845769910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750845770030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750845770867 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1750845770913 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750845770945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750845770945 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750845770948 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm_inst\|ir_load FSM:fsm_inst\|ir_load " "create_clock -period 1.000 -name FSM:fsm_inst\|ir_load FSM:fsm_inst\|ir_load" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750845770948 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:cu_inst\|ram_read CU:cu_inst\|ram_read " "create_clock -period 1.000 -name CU:cu_inst\|ram_read CU:cu_inst\|ram_read" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750845770948 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750845770948 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750845770954 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750845770970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750845770974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.340 " "Worst-case setup slack is -9.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.340            -129.713 CU:cu_inst\|ram_read  " "   -9.340            -129.713 CU:cu_inst\|ram_read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.240           -4195.776 clk  " "   -9.240           -4195.776 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -2.561 FSM:fsm_inst\|ir_load  " "   -0.737              -2.561 FSM:fsm_inst\|ir_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750845770977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.856 " "Worst-case hold slack is -0.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856              -3.681 FSM:fsm_inst\|ir_load  " "   -0.856              -3.681 FSM:fsm_inst\|ir_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk  " "    0.128               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229               0.000 CU:cu_inst\|ram_read  " "    1.229               0.000 CU:cu_inst\|ram_read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750845770984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750845770987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750845770991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 CU:cu_inst\|ram_read  " "    0.500               0.000 CU:cu_inst\|ram_read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 FSM:fsm_inst\|ir_load  " "    0.500               0.000 FSM:fsm_inst\|ir_load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750845770996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750845770996 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750845771047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750845771063 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750845771065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750845771120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 18:02:51 2025 " "Processing ended: Wed Jun 25 18:02:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750845771120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750845771120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750845771120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750845771120 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750845771758 ""}
