[2025-09-18 01:47:35] START suite=qualcomm_srv trace=srv221_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv221_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2653294 heartbeat IPC: 3.769 cumulative IPC: 3.769 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5079014 heartbeat IPC: 4.122 cumulative IPC: 3.938 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5079014 cumulative IPC: 3.938 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5079014 cumulative IPC: 3.938 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13809305 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22247704 heartbeat IPC: 1.185 cumulative IPC: 1.165 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30688288 heartbeat IPC: 1.185 cumulative IPC: 1.171 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 39275839 heartbeat IPC: 1.164 cumulative IPC: 1.17 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 48086328 heartbeat IPC: 1.135 cumulative IPC: 1.163 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 56484224 heartbeat IPC: 1.191 cumulative IPC: 1.167 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 65148343 heartbeat IPC: 1.154 cumulative IPC: 1.165 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 74001287 heartbeat IPC: 1.13 cumulative IPC: 1.161 (Simulation time: 00 hr 10 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv221_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000025 cycles: 82764319 heartbeat IPC: 1.141 cumulative IPC: 1.159 (Simulation time: 00 hr 11 min 41 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 86082734 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 42 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 86082734 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv221_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.162 instructions: 100000002 cycles: 86082734
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2769
BRANCH_INDIRECT: 0.422
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.698
BRANCH_INDIRECT_CALL: 0.5156
BRANCH_RETURN: 0.4506


====Backend Stall Breakdown====
ROB_STALL: 185798
LQ_STALL: 0
SQ_STALL: 566523


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 134.96124
REPLAY_LOAD: 85.13461
NON_REPLAY_LOAD: 18.07774

== Total ==
ADDR_TRANS: 17410
REPLAY_LOAD: 13281
NON_REPLAY_LOAD: 155107

== Counts ==
ADDR_TRANS: 129
REPLAY_LOAD: 156
NON_REPLAY_LOAD: 8580

cpu0->cpu0_STLB TOTAL        ACCESS:    1772015 HIT:    1766000 MISS:       6015 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1772015 HIT:    1766000 MISS:       6015 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 205.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8013574 HIT:    6806313 MISS:    1207261 MSHR_MERGE:      78849
cpu0->cpu0_L2C LOAD         ACCESS:    6232867 HIT:    5328573 MISS:     904294 MSHR_MERGE:      12917
cpu0->cpu0_L2C RFO          ACCESS:     537076 HIT:     377757 MISS:     159319 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     312766 HIT:     194364 MISS:     118402 MSHR_MERGE:      65932
cpu0->cpu0_L2C WRITE        ACCESS:     920072 HIT:     904197 MISS:      15875 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10793 HIT:       1422 MISS:       9371 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     376097 ISSUED:     192580 USEFUL:      11785 USELESS:      10063
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14461405 HIT:    8081399 MISS:    6380006 MSHR_MERGE:    1535870
cpu0->cpu0_L1I LOAD         ACCESS:   14461405 HIT:    8081399 MISS:    6380006 MSHR_MERGE:    1535870
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30473783 HIT:   26905698 MISS:    3568085 MSHR_MERGE:    1475282
cpu0->cpu0_L1D LOAD         ACCESS:   16853528 HIT:   15109499 MISS:    1744029 MSHR_MERGE:     355289
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     573553 HIT:     336273 MISS:     237280 MSHR_MERGE:      81105
cpu0->cpu0_L1D WRITE        ACCESS:   13034305 HIT:   11458343 MISS:    1575962 MSHR_MERGE:    1038867
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12397 HIT:       1583 MISS:      10814 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:     813134 ISSUED:     573553 USEFUL:      28384 USELESS:      39785
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12093420 HIT:   10358435 MISS:    1734985 MSHR_MERGE:     874796
cpu0->cpu0_ITLB LOAD         ACCESS:   12093420 HIT:   10358435 MISS:    1734985 MSHR_MERGE:     874796
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.16 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28282764 HIT:   27067684 MISS:    1215080 MSHR_MERGE:     303254
cpu0->cpu0_DTLB LOAD         ACCESS:   28282764 HIT:   27067684 MISS:    1215080 MSHR_MERGE:     303254
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.211 cycles
cpu0->LLC TOTAL        ACCESS:    1356543 HIT:    1272849 MISS:      83694 MSHR_MERGE:       2880
cpu0->LLC LOAD         ACCESS:     891376 HIT:     864990 MISS:      26386 MSHR_MERGE:        425
cpu0->LLC RFO          ACCESS:     159319 HIT:     122567 MISS:      36752 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      52470 HIT:      36886 MISS:      15584 MSHR_MERGE:       2455
cpu0->LLC WRITE        ACCESS:     244007 HIT:     243658 MISS:        349 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9371 HIT:       4748 MISS:       4623 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3976
  ROW_BUFFER_MISS:      76484
  AVG DBUS CONGESTED CYCLE: 3.667
Channel 0 WQ ROW_BUFFER_HIT:       1918
  ROW_BUFFER_MISS:      36389
  FULL:          0
Channel 0 REFRESHES ISSUED:       7173

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531790       404769        89383         5174
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          502          385          251
  STLB miss resolved @ L2C                0          500          501          586          189
  STLB miss resolved @ LLC                0          228          582         2335          951
  STLB miss resolved @ MEM                0            3          269         2106         2538

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157721        53306      1137771       127370          648
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          276          181           63
  STLB miss resolved @ L2C                0           47          182          126            6
  STLB miss resolved @ LLC                0          306          499          537           85
  STLB miss resolved @ MEM                0            3           64          276          209
[2025-09-18 02:00:17] END   suite=qualcomm_srv trace=srv221_ap (rc=0)
