
map -a "MachXO2" -p LCMXO2-640UHC -t TQFP144 -s 5 -oc Commercial   "SevenSegClock_SevenSegClock.ngd" -o "SevenSegClock_SevenSegClock_map.ncd" -pr "SevenSegClock_SevenSegClock.prf" -mp "SevenSegClock_SevenSegClock.mrp" "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/SevenSegClock.lpf" -c 0            
map:  version Diamond (64-bit) 3.3.0.109

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SevenSegClock_SevenSegClock.ngd
   Picdevice="LCMXO2-640UHC"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-640UHCTQFP144, Performance used: 5.

Loading device for application map from file 'xo2c1200.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     76 out of   964 (8%)
      PFU registers:           76 out of   640 (12%)
      PIO registers:            0 out of   324 (0%)
   Number of SLICEs:        44 out of   320 (14%)
      SLICEs as Logic/ROM:     44 out of   320 (14%)
      SLICEs as RAM:            0 out of   240 (0%)
      SLICEs as Carry:          6 out of   320 (2%)
   Number of LUT4s:         43 out of   640 (7%)
      Number of logic LUTs:       31
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      6 (12 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 83 + 4(JTAG) out of 108 (81%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  5
     Net clk_c: 12 loads, 12 rising, 0 falling (Driver: PIO clk )
     Net osc_clk_c_c: 6 loads, 6 rising, 0 falling (Driver: OSCH_inst )
     Net latch_c: 10 loads, 10 rising, 0 falling (Driver: PIO latch )
     Net n1008: 2 loads, 2 rising, 0 falling (Driver: i1079_1_lut_2_lut_4_lut )
     Net n2420: 14 loads, 14 rising, 0 falling (Driver: i1_2_lut_rep_8_4_lut )
   Number of Clock Enables:  0
   Number of LSRs:  9
     Net ledA1_0: 1 loads, 1 LSLICEs
     Net n2063: 2 loads, 2 LSLICEs
     Net n2073: 4 loads, 4 LSLICEs
     Net n1977: 4 loads, 4 LSLICEs
     Net ledA1_2: 1 loads, 1 LSLICEs
     Net ledA1_1: 1 loads, 1 LSLICEs
     Net ledA1_5: 1 loads, 1 LSLICEs
     Net ledA1_4: 1 loads, 1 LSLICEs
     Net ledA1_3: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net segment_0: 18 loads
     Net segment_1: 17 loads
     Net segment_2: 16 loads
     Net cnt_7: 12 loads
     Net cnt_8: 12 loads
     Net cnt_9: 12 loads
     Net cnt_6: 11 loads
     Net n1977: 4 loads
     Net n2073: 4 loads
     Net n2063: 2 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 155 MB

Dumping design to file SevenSegClock_SevenSegClock_map.ncd.

ncd2vdb "SevenSegClock_SevenSegClock_map.ncd" "SevenSegClock_SevenSegClock_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Design:  AutoShift

mpartrce -p "SevenSegClock_SevenSegClock.p2t" -f "SevenSegClock_SevenSegClock.p3t" -tf "SevenSegClock_SevenSegClock.pt" "SevenSegClock_SevenSegClock_map.ncd" "SevenSegClock_SevenSegClock.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SevenSegClock_SevenSegClock_map.ncd"
Tue Jan  6 04:59:20 2015

PAR: Place And Route Diamond (64-bit) 3.3.0.109.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF SevenSegClock_SevenSegClock_map.ncd SevenSegClock_SevenSegClock.dir/5_1.ncd SevenSegClock_SevenSegClock.prf
Preference file: SevenSegClock_SevenSegClock.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SevenSegClock_SevenSegClock_map.ncd.
Design name: AutoShift
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640UHC
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c1200.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 26.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   83+4(JTAG)/108     81% used
                  83+4(JTAG)/108     81% bonded

   SLICE             44/320          13% used

   OSC                1/1           100% used


Number of Signals: 126
Number of Connections: 341

Pin Constraint Summary:
   23 out of 23 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    n2420 (driver: SLICE_28, clk load #: 14)
    clk_c (driver: clk, clk load #: 12)
    latch_c (driver: latch, clk load #: 10)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="33" arg4="Primary"  />
    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="latch_c" arg1="Primary" arg2="latch" arg3="35" arg4="Primary"  />

The following 1 signal is selected to use the secondary clock routing resources:
    osc_clk_c_c (driver: OSCH_inst, clk load #: 6, sr load #: 0, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.......
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 17838.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  16925
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 2 out of 108 (1%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "n2420" from F1 on comp "SLICE_28" on site "R2C13C", clk load = 14
  PRIMARY "clk_c" from comp "clk" on PIO site "33 (PL10B)", clk load = 12
  PRIMARY "latch_c" from comp "latch" on PIO site "35 (PL10D)", clk load = 10
  SECONDARY "osc_clk_c_c" from OSC on comp "OSCH_inst" on site "OSC", clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   83 + 4(JTAG) out of 108 (80.6%) PIO sites used.
   83 + 4(JTAG) out of 108 (80.6%) bonded PIO sites used.
   Number of PIO comps: 83; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 19 / 28 ( 67%) | 3.3V       | -         |
| 1        | 25 / 26 ( 96%) | 3.3V       | -         |
| 2        | 16 / 28 ( 57%) | 3.3V       | -         |
| 3        | 23 / 26 ( 88%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 8 secs 

Dumping design to file SevenSegClock_SevenSegClock.dir/5_1.ncd.

0 connections routed; 341 unrouted.
Starting router resource preassignment
    <postMsg mid="62061008" type="Warning" dynamic="1" navigation="0" arg0="clk_c"  />
    <postMsg mid="62061008" type="Warning" dynamic="1" navigation="0" arg0="latch_c"  />

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=n1008 loads=2 clock_loads=2"  />

Completed router resource preassignment. Real time: 9 secs 

Start NBR router at Tue Jan 06 04:59:29 UTC 2015

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at Tue Jan 06 04:59:29 UTC 2015

Start NBR section for initial routing at Tue Jan 06 04:59:29 UTC 2015
Level 4, iteration 1
7(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Tue Jan 06 04:59:29 UTC 2015
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Tue Jan 06 04:59:29 UTC 2015

Start NBR section for re-routing at Tue Jan 06 04:59:29 UTC 2015
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 478.293ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at Tue Jan 06 04:59:29 UTC 2015

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 478.293ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=n1008 loads=2 clock_loads=2"  />

Total CPU time 9 secs 
Total REAL time: 9 secs 
Completely routed.
End of route.  341 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file SevenSegClock_SevenSegClock.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 478.293
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.395
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 9 secs 
Total REAL time to completion: 9 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "SevenSegClock_SevenSegClock.t2b" -w "SevenSegClock_SevenSegClock.ncd" -jedec "SevenSegClock_SevenSegClock.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.3.0.109
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SevenSegClock_SevenSegClock.ncd.
Design name: AutoShift
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640UHC
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 26.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SevenSegClock_SevenSegClock.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.84.
 
Saving bit stream in "SevenSegClock_SevenSegClock.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
