

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 686 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================== Non-Gated/Non-Generated Clocks ===================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   
-------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SYSCLK                         port                   660        CoreTimer_0.iPRDATA[31]                           
@K:CKID0002       CortexM1Top_0.RS.Dbg_uj.UJ     UJTAG                  25         CortexM1Top_0.RS.Dbg_uj.Ujjtag.CORTEXM1Top_o0ol[4]
@K:CKID0003       TCK                            port                   1          CortexM1Top_0.RS.Dbg_uj.UJ                        
=====================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

