#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 13 20:06:53 2016
# Process ID: 9340
# Log file: C:/Users/pc/Desktop/lab45/lab4_1/vivado.log
# Journal file: C:/Users/pc/Desktop/lab45/lab4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 739.203 ; gain = 159.582
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: lab4_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:07:49 . Memory (MB): peak = 777.477 ; gain = 602.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_1' [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v:23]
	Parameter WIDTH0 bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Register' [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/register.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Register' (1#1) [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/adder.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX21' [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/MUX21.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX21' (3#1) [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/MUX21.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab4_1' (4#1) [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:07:50 . Memory (MB): peak = 786.328 ; gain = 611.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:07:50 . Memory (MB): peak = 786.328 ; gain = 611.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:12 ; elapsed = 00:08:07 . Memory (MB): peak = 1251.848 ; gain = 1076.879
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1251.848 ; gain = 512.633
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 13 20:43:56 2016...
