Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul  3 20:05:17 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file example_ibert_7series_gtp_0_timing_summary_routed.rpt -rpx example_ibert_7series_gtp_0_timing_summary_routed.rpx -warn_on_violation
| Design       : example_ibert_7series_gtp_0
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.513        0.000                      0                17842        0.066        0.000                      0                17842        1.100        0.000                       0                 10711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
D_CLK        {0.000 2.500}        5.000           200.000         
  clkfbout   {0.000 2.500}        5.000           200.000         
  dclk_mmcm  {0.000 5.000}        10.000          100.000         
J_CLK        {0.000 15.000}       30.000          33.333          
Q1_RXCLK0    {0.000 6.400}        12.800          78.125          
Q1_RXCLK1    {0.000 6.400}        12.800          78.125          
Q1_RXCLK2    {0.000 6.400}        12.800          78.125          
Q1_RXCLK3    {0.000 6.400}        12.800          78.125          
Q1_TX0       {0.000 6.400}        12.800          78.125          
gtrefclk0_1  {0.000 4.000}        8.000           125.000         
gtrefclk1_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                           1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.751        0.000                       0                     2  
  dclk_mmcm         3.513        0.000                      0                12575        0.066        0.000                      0                12575        3.870        0.000                       0                  7648  
J_CLK              24.495        0.000                      0                  547        0.081        0.000                      0                  547       13.870        0.000                       0                   278  
Q1_RXCLK0           8.778        0.000                      0                  664        0.114        0.000                      0                  664        5.546        0.000                       0                   460  
Q1_RXCLK1           9.045        0.000                      0                  664        0.118        0.000                      0                  664        5.546        0.000                       0                   460  
Q1_RXCLK2           8.552        0.000                      0                  664        0.121        0.000                      0                  664        5.546        0.000                       0                   460  
Q1_RXCLK3           9.291        0.000                      0                  664        0.099        0.000                      0                  664        5.546        0.000                       0                   460  
Q1_TX0              8.574        0.000                      0                 1816        0.118        0.000                      0                 1816        5.900        0.000                       0                   938  
gtrefclk0_1                                                                                                                                                     6.462        0.000                       0                     2  
gtrefclk1_1                                                                                                                                                     6.462        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   25.457        0.000                      0                  102        0.351        0.000                      0                  102  
**async_default**  Q1_RXCLK0          Q1_RXCLK0               11.274        0.000                      0                    8        0.553        0.000                      0                    8  
**async_default**  Q1_RXCLK1          Q1_RXCLK1               11.196        0.000                      0                    8        0.445        0.000                      0                    8  
**async_default**  Q1_RXCLK2          Q1_RXCLK2               11.332        0.000                      0                    8        0.481        0.000                      0                    8  
**async_default**  Q1_RXCLK3          Q1_RXCLK3               11.322        0.000                      0                    8        0.417        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                6.658        0.000                      0                  114        0.347        0.000                      0                  114  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLKP_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.643ns (10.736%)  route 5.346ns (89.264%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.432    11.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X68Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.251    14.600    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X68Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism              0.182    14.782    
                         clock uncertainty           -0.066    14.716    
    SLICE_X68Y139        FDRE (Setup_fdre_C_CE)      -0.168    14.548    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.643ns (10.736%)  route 5.346ns (89.264%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.432    11.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X68Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.251    14.600    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X68Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism              0.182    14.782    
                         clock uncertainty           -0.066    14.716    
    SLICE_X68Y139        FDRE (Setup_fdre_C_CE)      -0.168    14.548    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_344/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.643ns (10.611%)  route 5.417ns (89.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.502    11.105    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_344/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X82Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_344/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.332    14.681    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_344/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X82Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_344/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism              0.182    14.863    
                         clock uncertainty           -0.066    14.797    
    SLICE_X82Y136        FDRE (Setup_fdre_C_CE)      -0.168    14.629    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_344/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_345/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.643ns (10.611%)  route 5.417ns (89.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.502    11.105    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_345/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X82Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_345/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.332    14.681    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_345/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X82Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_345/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism              0.182    14.863    
                         clock uncertainty           -0.066    14.797    
    SLICE_X82Y136        FDRE (Setup_fdre_C_CE)      -0.168    14.629    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_345/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_346/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.643ns (10.611%)  route 5.417ns (89.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.502    11.105    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_346/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X82Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_346/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.332    14.681    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_346/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X82Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_346/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism              0.182    14.863    
                         clock uncertainty           -0.066    14.797    
    SLICE_X82Y136        FDRE (Setup_fdre_C_CE)      -0.168    14.629    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_346/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.643ns (10.638%)  route 5.401ns (89.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 14.670 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.487    11.089    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.321    14.670    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
                         clock pessimism              0.182    14.852    
                         clock uncertainty           -0.066    14.786    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.136    14.650    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.643ns (10.638%)  route 5.401ns (89.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 14.670 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.487    11.089    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.321    14.670    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                         clock pessimism              0.182    14.852    
                         clock uncertainty           -0.066    14.786    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.136    14.650    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_302/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.643ns (10.638%)  route 5.401ns (89.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 14.670 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.487    11.089    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.321    14.670    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
                         clock pessimism              0.182    14.852    
                         clock uncertainty           -0.066    14.786    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.136    14.650    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.643ns (10.638%)  route 5.401ns (89.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 14.670 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.487    11.089    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.321    14.670    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X74Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                         clock pessimism              0.182    14.852    
                         clock uncertainty           -0.066    14.786    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.136    14.650    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_303/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_304/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 0.643ns (10.932%)  route 5.239ns (89.068%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.521     5.045    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X34Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.433     5.478 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=1, routed)           0.546     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[12]
    SLICE_X34Y168        LUT4 (Prop_lut4_I1_O)        0.105     6.129 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12/O
                         net (fo=2, routed)           0.368     6.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__12_n_91
    SLICE_X38Y167        LUT6 (Prop_lut6_I1_O)        0.105     6.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__29/O
                         net (fo=573, routed)         4.324    10.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_304/I_EN_STAT_EQ1.U_STAT/den
    SLICE_X68Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_304/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.252    14.601    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_304/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X68Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_304/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
                         clock pessimism              0.182    14.783    
                         clock uncertainty           -0.066    14.717    
    SLICE_X68Y140        FDRE (Setup_fdre_C_CE)      -0.168    14.549    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_304/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.342%)  route 0.184ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.647     2.032    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/SL_IPORT_O[0]
    SLICE_X65Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDRE (Prop_fdre_C_Q)         0.141     2.173 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly1_reg/Q
                         net (fo=2, routed)           0.184     2.357    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly1
    SLICE_X65Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.837     2.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/SL_IPORT_O[0]
    SLICE_X65Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly2_reg/C
                         clock pessimism             -0.127     2.216    
    SLICE_X65Y149        FDRE (Hold_fdre_C_D)         0.075     2.291    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rxresetdone_dly2_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.330%)  route 0.215ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.640     2.025    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X51Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y187        FDRE (Prop_fdre_C_Q)         0.128     2.153 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[5]/Q
                         net (fo=1, routed)           0.215     2.368    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test[5]
    SLICE_X54Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.912     2.418    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X54Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism             -0.131     2.288    
    SLICE_X54Y187        FDRE (Hold_fdre_C_D)         0.010     2.298    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.690%)  route 0.182ns (56.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.647     2.032    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/SL_IPORT_O[0]
    SLICE_X65Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDRE (Prop_fdre_C_Q)         0.141     2.173 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly1_reg/Q
                         net (fo=2, routed)           0.182     2.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly1
    SLICE_X65Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.837     2.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/SL_IPORT_O[0]
    SLICE_X65Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly2_reg/C
                         clock pessimism             -0.127     2.216    
    SLICE_X65Y149        FDRE (Hold_fdre_C_D)         0.066     2.282    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/txresetdone_dly2_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_312/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.629%)  route 0.250ns (60.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.561     1.945    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X50Y144        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.164     2.109 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[2]/Q
                         net (fo=1, routed)           0.250     2.359    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_312/I_EN_STAT_EQ1.U_STAT/FREQ_CNT_O_reg[15][2]
    SLICE_X52Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_312/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.827     2.334    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_312/I_EN_STAT_EQ1.U_STAT/SL_IPORT_O[0]
    SLICE_X52Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_312/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
                         clock pessimism             -0.127     2.207    
    SLICE_X52Y139        FDRE (Hold_fdre_C_D)         0.072     2.279    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_312/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.260%)  route 0.216ns (62.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.640     2.025    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X51Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y187        FDRE (Prop_fdre_C_Q)         0.128     2.153 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[7]/Q
                         net (fo=1, routed)           0.216     2.368    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test[7]
    SLICE_X54Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.912     2.418    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X54Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism             -0.131     2.288    
    SLICE_X54Y187        FDRE (Hold_fdre_C_D)         0.000     2.288    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.076%)  route 0.246ns (56.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.644     2.029    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X45Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y189        FDRE (Prop_fdre_C_Q)         0.141     2.170 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[6]/Q
                         net (fo=1, routed)           0.246     2.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[6]
    SLICE_X55Y187        LUT5 (Prop_lut5_I2_O)        0.045     2.461 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1__2/O
                         net (fo=1, routed)           0.000     2.461    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[6]
    SLICE_X55Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.912     2.418    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X55Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
                         clock pessimism             -0.131     2.288    
    SLICE_X55Y187        FDRE (Hold_fdre_C_D)         0.091     2.379    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.576%)  route 0.260ns (55.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.633     2.018    u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X50Y172        FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        FDSE (Prop_fdse_C_Q)         0.164     2.182 r  u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do_reg[15]/Q
                         net (fo=1, routed)           0.260     2.442    u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[15]
    SLICE_X56Y172        LUT5 (Prop_lut5_I0_O)        0.045     2.487 r  u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[15]_i_1/O
                         net (fo=1, routed)           0.000     2.487    u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[15]_i_1_n_91
    SLICE_X56Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.904     2.410    u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X56Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/C
                         clock pessimism             -0.131     2.280    
    SLICE_X56Y172        FDRE (Hold_fdre_C_D)         0.120     2.400    u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.136%)  route 0.289ns (60.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.644     2.029    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X40Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y189        FDRE (Prop_fdre_C_Q)         0.141     2.170 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[8]/Q
                         net (fo=1, routed)           0.289     2.459    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[8]
    SLICE_X54Y188        LUT5 (Prop_lut5_I2_O)        0.045     2.504 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[8]_i_1__2/O
                         net (fo=1, routed)           0.000     2.504    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[8]
    SLICE_X54Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.914     2.420    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X54Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]/C
                         clock pessimism             -0.131     2.290    
    SLICE_X54Y188        FDRE (Hold_fdre_C_D)         0.121     2.411    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.275%)  route 0.245ns (65.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.637     2.022    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X52Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDRE (Prop_fdre_C_Q)         0.128     2.150 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=27, routed)          0.245     2.395    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_di_r_reg[15][2]
    SLICE_X48Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.913     2.419    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X48Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                         clock pessimism             -0.131     2.289    
    SLICE_X48Y165        FDRE (Hold_fdre_C_D)         0.013     2.302    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.296%)  route 0.233ns (52.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.640     2.025    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X46Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y165        FDRE (Prop_fdre_C_Q)         0.164     2.189 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/Q
                         net (fo=1, routed)           0.233     2.422    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]
    SLICE_X52Y169        LUT5 (Prop_lut5_I2_O)        0.045     2.467 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.467    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[10]
    SLICE_X52Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.906     2.412    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X52Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
                         clock pessimism             -0.131     2.282    
    SLICE_X52Y169        FDRE (Hold_fdre_C_D)         0.091     2.373    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0       u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1     u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y173       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y172       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X46Y172       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       24.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.853ns (17.084%)  route 4.140ns (82.916%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 34.673 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.354    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y167        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.691    34.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y167        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism              0.645    35.319    
                         clock uncertainty           -0.035    35.283    
    SLICE_X42Y167        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    34.848    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         34.848    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 0.853ns (17.461%)  route 4.032ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 34.672 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.535    10.246    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.690    34.672    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.645    35.318    
                         clock uncertainty           -0.035    35.282    
    SLICE_X42Y168        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.847    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         34.847    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 0.853ns (17.461%)  route 4.032ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 34.672 - 30.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.733     5.361    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X30Y166        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_fdre_C_Q)         0.433     5.794 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.813     6.607    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X27Y166        LUT2 (Prop_lut2_I0_O)        0.105     6.712 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.833     7.545    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X27Y169        LUT6 (Prop_lut6_I1_O)        0.105     7.650 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.922     8.572    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[3]
    SLICE_X44Y169        LUT2 (Prop_lut2_I0_O)        0.105     8.677 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.928     9.605    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X41Y171        LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.535    10.246    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.690    34.672    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.645    35.318    
                         clock uncertainty           -0.035    35.282    
    SLICE_X42Y168        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.847    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         34.847    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 24.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.288     2.681    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X40Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDCE (Prop_fdce_C_Q)         0.141     2.822 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X42Y169        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.325     3.201    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y169        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.483     2.718    
    SLICE_X42Y169        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.972    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.290     2.683    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X43Y168        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y168        FDCE (Prop_fdce_C_Q)         0.128     2.811 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     2.881    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.326     3.202    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.506     2.696    
    SLICE_X42Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.542%)  route 0.113ns (44.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.290     2.683    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X44Y168        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y168        FDCE (Prop_fdce_C_Q)         0.141     2.824 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.113     2.937    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.326     3.202    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y168        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.505     2.697    
    SLICE_X42Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.841    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            2.666         30.000      27.334     BUFR_X0Y13     u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X21Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X22Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X22Y170  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y167  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y167  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y169  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y167  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y167  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        8.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.589ns (14.694%)  route 3.420ns (85.306%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.379     1.802 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          2.411     4.213    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.105     4.318 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0/O
                         net (fo=15, routed)          1.009     5.327    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0_n_91
    SLICE_X58Y160        LUT4 (Prop_lut4_I1_O)        0.105     5.432 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_2__0/O
                         net (fo=1, routed)           0.000     5.432    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_2__0_n_91
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[14]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X58Y160        FDRE (Setup_fdre_C_D)        0.074    14.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.589ns (14.745%)  route 3.406ns (85.255%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.379     1.802 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          2.411     4.213    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.105     4.318 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0/O
                         net (fo=15, routed)          0.995     5.313    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0_n_91
    SLICE_X58Y160        LUT4 (Prop_lut4_I1_O)        0.105     5.418 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[13]_i_1__2/O
                         net (fo=1, routed)           0.000     5.418    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[13]_i_1__2_n_91
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X58Y160        FDRE (Setup_fdre_C_D)        0.074    14.210    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.643ns (16.297%)  route 3.303ns (83.703%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 14.024 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X62Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.433     1.856 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.252     4.108    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X56Y162        LUT5 (Prop_lut5_I1_O)        0.105     4.213 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3/O
                         net (fo=23, routed)          1.051     5.264    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3_n_91
    SLICE_X57Y161        LUT4 (Prop_lut4_I1_O)        0.105     5.369 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.369    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[0]_i_1__1_n_91
    SLICE_X57Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.636    14.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X57Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/C
                         clock pessimism              0.145    14.169    
                         clock uncertainty           -0.035    14.134    
    SLICE_X57Y161        FDRE (Setup_fdre_C_D)        0.030    14.164    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.653ns (16.509%)  route 3.303ns (83.491%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 14.024 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X62Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.433     1.856 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.252     4.108    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X56Y162        LUT5 (Prop_lut5_I1_O)        0.105     4.213 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3/O
                         net (fo=23, routed)          1.051     5.264    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3_n_91
    SLICE_X57Y161        LUT3 (Prop_lut3_I1_O)        0.115     5.379 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[18]_i_1/O
                         net (fo=1, routed)           0.000     5.379    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[18]_i_1_n_91
    SLICE_X57Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.636    14.024    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X57Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]/C
                         clock pessimism              0.145    14.169    
                         clock uncertainty           -0.035    14.134    
    SLICE_X57Y161        FDRE (Setup_fdre_C_D)        0.069    14.203    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  8.824    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.589ns (14.940%)  route 3.353ns (85.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.379     1.802 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          2.411     4.213    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.105     4.318 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0/O
                         net (fo=15, routed)          0.943     5.260    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0_n_91
    SLICE_X58Y160        LUT4 (Prop_lut4_I1_O)        0.105     5.365 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[12]_i_1__2/O
                         net (fo=1, routed)           0.000     5.365    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[12]_i_1__2_n_91
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X58Y160        FDRE (Setup_fdre_C_D)        0.076    14.212    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.643ns (16.541%)  route 3.244ns (83.459%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 14.023 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X62Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.433     1.856 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.252     4.108    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X56Y162        LUT5 (Prop_lut5_I1_O)        0.105     4.213 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3/O
                         net (fo=23, routed)          0.993     5.205    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3_n_91
    SLICE_X55Y160        LUT3 (Prop_lut3_I1_O)        0.105     5.310 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[20]_i_1/O
                         net (fo=1, routed)           0.000     5.310    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[20]_i_1_n_91
    SLICE_X55Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.635    14.023    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X55Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
                         clock pessimism              0.145    14.168    
                         clock uncertainty           -0.035    14.133    
    SLICE_X55Y160        FDRE (Setup_fdre_C_D)        0.032    14.165    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.653ns (16.755%)  route 3.244ns (83.245%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 14.023 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X62Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.433     1.856 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.252     4.108    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X56Y162        LUT5 (Prop_lut5_I1_O)        0.105     4.213 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3/O
                         net (fo=23, routed)          0.993     5.205    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3_n_91
    SLICE_X55Y160        LUT4 (Prop_lut4_I1_O)        0.115     5.320 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[2]_i_1__5/O
                         net (fo=1, routed)           0.000     5.320    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[2]_i_1__5_n_91
    SLICE_X55Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.635    14.023    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X55Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]/C
                         clock pessimism              0.145    14.168    
                         clock uncertainty           -0.035    14.133    
    SLICE_X55Y160        FDRE (Setup_fdre_C_D)        0.069    14.202    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.589ns (15.269%)  route 3.269ns (84.731%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.379     1.802 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          2.411     4.213    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.105     4.318 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0/O
                         net (fo=15, routed)          0.858     5.176    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0_n_91
    SLICE_X58Y160        LUT4 (Prop_lut4_I1_O)        0.105     5.281 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[11]_i_1__2/O
                         net (fo=1, routed)           0.000     5.281    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[11]_i_1__2_n_91
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X58Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X58Y160        FDRE (Setup_fdre_C_D)        0.072    14.208    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.589ns (15.266%)  route 3.269ns (84.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 14.025 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.379     1.802 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          2.411     4.213    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.105     4.318 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0/O
                         net (fo=15, routed)          0.859     5.176    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0_n_91
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     5.281 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[9]_i_1__2/O
                         net (fo=1, routed)           0.000     5.281    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[9]_i_1__2_n_91
    SLICE_X56Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.637    14.025    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X56Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]/C
                         clock pessimism              0.145    14.170    
                         clock uncertainty           -0.035    14.135    
    SLICE_X56Y160        FDRE (Setup_fdre_C_D)        0.074    14.209    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.589ns (15.322%)  route 3.255ns (84.678%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 14.025 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.379     1.802 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          2.411     4.213    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.105     4.318 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0/O
                         net (fo=15, routed)          0.845     5.162    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__0_n_91
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     5.267 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[8]_i_1__2/O
                         net (fo=1, routed)           0.000     5.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[8]_i_1__2_n_91
    SLICE_X56Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.637    14.025    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X56Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/C
                         clock pessimism              0.145    14.170    
                         clock uncertainty           -0.035    14.135    
    SLICE_X56Y160        FDRE (Setup_fdre_C_D)        0.074    14.209    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  8.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.554%)  route 0.062ns (30.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X59Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y153        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[3]/Q
                         net (fo=3, routed)           0.062     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i[3]
    SLICE_X58Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X58Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[3]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X58Y153        FDRE (Hold_fdre_C_D)         0.076     0.589    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X61Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y155        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X61Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.275     0.500    
    SLICE_X61Y155        FDRE (Hold_fdre_C_D)         0.075     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X57Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.075     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.564%)  route 0.077ns (35.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.296     0.522    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y159        FDRE (Prop_fdre_C_Q)         0.141     0.663 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[7]/Q
                         net (fo=4, routed)           0.077     0.740    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[7]
    SLICE_X77Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.523     0.797    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/C
                         clock pessimism             -0.275     0.522    
    SLICE_X77Y159        FDRE (Hold_fdre_C_D)         0.076     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.312%)  route 0.122ns (39.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y162        FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/Q
                         net (fo=2, routed)           0.122     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in15_in
    SLICE_X54Y161        LUT2 (Prop_lut2_I0_O)        0.045     0.804 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.804    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_12
    SLICE_X54Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.496     0.770    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X54Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/C
                         clock pessimism             -0.238     0.532    
    SLICE_X54Y161        FDRE (Hold_fdre_C_D)         0.121     0.653    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.534%)  route 0.108ns (36.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X59Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[0]/Q
                         net (fo=4, routed)           0.108     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg_n_91_[0]
    SLICE_X58Y159        LUT3 (Prop_lut3_I2_O)        0.048     0.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.796    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/i_1
    SLICE_X58Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X58Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[14]/C
                         clock pessimism             -0.262     0.512    
    SLICE_X58Y159        FDRE (Hold_fdre_C_D)         0.131     0.643    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/any_one_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X59Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y153        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[2]/Q
                         net (fo=3, routed)           0.102     0.743    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i[2]
    SLICE_X58Y153        LUT5 (Prop_lut5_I3_O)        0.045     0.788 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/any_one_i0/O
                         net (fo=1, routed)           0.000     0.788    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/any_one_i0_n_91
    SLICE_X58Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/any_one_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X58Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/any_one_i_reg/C
                         clock pessimism             -0.262     0.513    
    SLICE_X58Y153        FDRE (Hold_fdre_C_D)         0.121     0.634    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/any_one_i_reg
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.426%)  route 0.127ns (40.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.271     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X55Y158        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE (Prop_fdre_C_Q)         0.141     0.638 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[2]/Q
                         net (fo=2, routed)           0.127     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/p_5_in
    SLICE_X56Y158        LUT1 (Prop_lut1_I0_O)        0.045     0.810 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o[5]_i_1/O
                         net (fo=1, routed)           0.000     0.810    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/p_7_out[5]
    SLICE_X56Y158        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X56Y158        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[5]/C
                         clock pessimism             -0.238     0.534    
    SLICE_X56Y158        FDRE (Hold_fdre_C_D)         0.121     0.655    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X58Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y150        FDRE (Prop_fdre_C_Q)         0.164     0.665 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.720    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X58Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X58Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.275     0.501    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.064     0.565    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.616%)  route 0.088ns (38.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.296     0.522    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y159        FDRE (Prop_fdre_C_Q)         0.141     0.663 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/Q
                         net (fo=4, routed)           0.088     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[6]
    SLICE_X77Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.523     0.797    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]/C
                         clock pessimism             -0.275     0.522    
    SLICE_X77Y159        FDRE (Hold_fdre_C_D)         0.071     0.593    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK0
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X2Y60         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X1Y60         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         12.800      11.208     BUFHCE_X1Y37        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X77Y160       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X77Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X77Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X77Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        9.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.538ns (15.140%)  route 3.016ns (84.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 14.062 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.176     4.014    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X74Y176        LUT4 (Prop_lut4_I3_O)        0.105     4.119 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.839     4.959    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91
    SLICE_X77Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674    14.062    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X77Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
                         clock pessimism              0.145    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X77Y176        FDRE (Setup_fdre_C_CE)      -0.168    14.004    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.538ns (15.140%)  route 3.016ns (84.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 14.062 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.176     4.014    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X74Y176        LUT4 (Prop_lut4_I3_O)        0.105     4.119 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.839     4.959    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91
    SLICE_X77Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674    14.062    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X77Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/C
                         clock pessimism              0.145    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X77Y176        FDRE (Setup_fdre_C_CE)      -0.168    14.004    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.538ns (15.140%)  route 3.016ns (84.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 14.062 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.176     4.014    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X74Y176        LUT4 (Prop_lut4_I3_O)        0.105     4.119 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.839     4.959    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91
    SLICE_X77Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674    14.062    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X77Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/C
                         clock pessimism              0.145    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X77Y176        FDRE (Setup_fdre_C_CE)      -0.168    14.004    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.112ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.538ns (15.281%)  route 2.983ns (84.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 14.064 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.176     4.014    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X74Y176        LUT4 (Prop_lut4_I3_O)        0.105     4.119 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.806     4.926    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91
    SLICE_X76Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676    14.064    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X76Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
                         clock pessimism              0.145    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X76Y177        FDRE (Setup_fdre_C_CE)      -0.136    14.038    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  9.112    

Slack (MET) :             9.112ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.538ns (15.281%)  route 2.983ns (84.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 14.064 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.176     4.014    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X74Y176        LUT4 (Prop_lut4_I3_O)        0.105     4.119 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.806     4.926    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91
    SLICE_X76Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676    14.064    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X76Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[7]/C
                         clock pessimism              0.145    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X76Y177        FDRE (Setup_fdre_C_CE)      -0.136    14.038    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  9.112    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.643ns (17.605%)  route 3.009ns (82.395%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 14.061 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.166     4.004    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X73Y175        LUT5 (Prop_lut5_I3_O)        0.105     4.109 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/DATA_O[0]_i_3__0/O
                         net (fo=1, routed)           0.843     4.952    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]
    SLICE_X73Y174        LUT5 (Prop_lut5_I4_O)        0.105     5.057 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[0]_i_1__2/O
                         net (fo=1, routed)           0.000     5.057    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_107
    SLICE_X73Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.673    14.061    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X73Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.145    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X73Y174        FDRE (Setup_fdre_C_D)        0.030    14.201    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         14.201    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.148ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.643ns (17.614%)  route 3.008ns (82.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 14.064 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.129     3.967    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X74Y177        LUT5 (Prop_lut5_I2_O)        0.105     4.072 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.878     4.951    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y177        LUT4 (Prop_lut4_I1_O)        0.105     5.056 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[0]_i_1__5/O
                         net (fo=1, routed)           0.000     5.056    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[0]_i_1__5_n_91
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676    14.064    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/C
                         clock pessimism              0.145    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X72Y177        FDRE (Setup_fdre_C_D)        0.030    14.204    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  9.148    

Slack (MET) :             9.152ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.643ns (17.623%)  route 3.006ns (82.377%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 14.064 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.129     3.967    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X74Y177        LUT5 (Prop_lut5_I2_O)        0.105     4.072 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.876     4.949    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y178        LUT3 (Prop_lut3_I1_O)        0.105     5.054 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[21]_i_1__1/O
                         net (fo=1, routed)           0.000     5.054    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[21]_i_1__1_n_91
    SLICE_X72Y178        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676    14.064    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y178        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
                         clock pessimism              0.145    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X72Y178        FDRE (Setup_fdre_C_D)        0.032    14.206    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  9.152    

Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.643ns (17.627%)  route 3.005ns (82.373%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 14.064 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.129     3.967    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X74Y177        LUT5 (Prop_lut5_I2_O)        0.105     4.072 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.875     4.948    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y178        LUT4 (Prop_lut4_I1_O)        0.105     5.053 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[5]_i_1__13/O
                         net (fo=1, routed)           0.000     5.053    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[5]_i_1__13_n_91
    SLICE_X72Y178        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676    14.064    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y178        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[5]/C
                         clock pessimism              0.145    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X72Y178        FDRE (Setup_fdre_C_D)        0.033    14.207    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         14.207    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  9.154    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.659ns (17.983%)  route 3.006ns (82.017%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 14.064 - 12.800 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.672     1.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.433     1.838 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.129     3.967    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X74Y177        LUT5 (Prop_lut5_I2_O)        0.105     4.072 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.876     4.949    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y178        LUT4 (Prop_lut4_I1_O)        0.121     5.070 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[3]_i_1__13/O
                         net (fo=1, routed)           0.000     5.070    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[3]_i_1__13_n_91
    SLICE_X72Y178        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676    14.064    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y178        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/C
                         clock pessimism              0.145    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X72Y178        FDRE (Setup_fdre_C_D)        0.069    14.243    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  9.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y164        FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X53Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.273     0.494    
    SLICE_X53Y164        FDRE (Hold_fdre_C_D)         0.078     0.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y164        FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X53Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.273     0.494    
    SLICE_X53Y164        FDRE (Hold_fdre_C_D)         0.076     0.570    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.285     0.511    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X77Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDRE (Prop_fdre_C_Q)         0.141     0.652 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/Q
                         net (fo=1, routed)           0.086     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[0]
    SLICE_X76Y176        LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[16]_i_1__2/O
                         net (fo=1, routed)           0.000     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[16]_i_1__2_n_91
    SLICE_X76Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.509     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X76Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/C
                         clock pessimism             -0.259     0.524    
    SLICE_X76Y176        FDRE (Hold_fdre_C_D)         0.120     0.644    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.109%)  route 0.097ns (33.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.285     0.511    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X75Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDRE (Prop_fdre_C_Q)         0.141     0.652 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/Q
                         net (fo=3, routed)           0.097     0.749    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_0_in0_in
    SLICE_X74Y176        LUT2 (Prop_lut2_I1_O)        0.048     0.797 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o[14]_i_1__6/O
                         net (fo=1, routed)           0.000     0.797    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/i_1
    SLICE_X74Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.509     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X74Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[14]/C
                         clock pessimism             -0.259     0.524    
    SLICE_X74Y176        FDRE (Hold_fdre_C_D)         0.131     0.655    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.028%)  route 0.072ns (27.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.286     0.512    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y177        FDRE (Prop_fdre_C_Q)         0.141     0.653 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/Q
                         net (fo=4, routed)           0.072     0.725    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in7_in
    SLICE_X73Y177        LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[9]_i_1__9/O
                         net (fo=1, routed)           0.000     0.770    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[9]_i_1__9_n_91
    SLICE_X73Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.511     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X73Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/C
                         clock pessimism             -0.260     0.525    
    SLICE_X73Y177        FDRE (Hold_fdre_C_D)         0.092     0.617    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.361%)  route 0.127ns (40.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.286     0.512    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X73Y178        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDRE (Prop_fdre_C_Q)         0.141     0.653 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/Q
                         net (fo=2, routed)           0.127     0.780    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in15_in
    SLICE_X74Y177        LUT2 (Prop_lut2_I0_O)        0.045     0.825 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.825    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_12
    SLICE_X74Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.511     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X74Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/C
                         clock pessimism             -0.238     0.547    
    SLICE_X74Y177        FDRE (Hold_fdre_C_D)         0.120     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.164     0.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.494     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.273     0.495    
    SLICE_X56Y164        FDRE (Hold_fdre_C_D)         0.060     0.555    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y169        FDRE (Prop_fdre_C_Q)         0.164     0.655 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.055     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.489     0.763    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X56Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.272     0.491    
    SLICE_X56Y169        FDRE (Hold_fdre_C_D)         0.060     0.551    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.271     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X54Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_fdre_C_Q)         0.164     0.661 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.716    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X54Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.497     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X54Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.497    
    SLICE_X54Y157        FDRE (Hold_fdre_C_D)         0.060     0.557    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.284     0.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X75Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y174        FDRE (Prop_fdre_C_Q)         0.128     0.638 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[3]/Q
                         net (fo=1, routed)           0.057     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/Q[3]
    SLICE_X74Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.508     0.782    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X74Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[3]/C
                         clock pessimism             -0.259     0.523    
    SLICE_X74Y174        FDRE (Hold_fdre_C_D)         0.007     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK1
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X1Y64         u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X1Y63         u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         12.800      11.208     BUFHCE_X1Y38        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X80Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X81Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X81Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X81Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y174       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y174       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y174       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y172       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y174       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y174       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y174       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        8.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.737ns (17.513%)  route 3.471ns (82.487%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 14.027 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.981     5.511    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X57Y193        LUT4 (Prop_lut4_I1_O)        0.105     5.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[11]_i_1__14/O
                         net (fo=1, routed)           0.000     5.616    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[11]_i_1__14_n_91
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.639    14.027    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/C
                         clock pessimism              0.145    14.172    
                         clock uncertainty           -0.035    14.137    
    SLICE_X57Y193        FDRE (Setup_fdre_C_D)        0.032    14.169    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.737ns (18.611%)  route 3.223ns (81.389%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.732     5.263    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X57Y191        LUT4 (Prop_lut4_I1_O)        0.105     5.368 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[7]_i_1__14/O
                         net (fo=1, routed)           0.000     5.368    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[7]_i_1__14_n_91
    SLICE_X57Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X57Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X57Y191        FDRE (Setup_fdre_C_D)        0.033    14.169    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.737ns (18.630%)  route 3.219ns (81.370%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.728     5.259    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X57Y191        LUT4 (Prop_lut4_I1_O)        0.105     5.364 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[6]_i_1__16/O
                         net (fo=1, routed)           0.000     5.364    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[6]_i_1__16_n_91
    SLICE_X57Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X57Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[6]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X57Y191        FDRE (Setup_fdre_C_D)        0.032    14.168    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.737ns (18.747%)  route 3.194ns (81.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 14.027 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.704     5.234    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X57Y193        LUT4 (Prop_lut4_I1_O)        0.105     5.339 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[10]_i_1__14/O
                         net (fo=1, routed)           0.000     5.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[10]_i_1__14_n_91
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.639    14.027    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[10]/C
                         clock pessimism              0.145    14.172    
                         clock uncertainty           -0.035    14.137    
    SLICE_X57Y193        FDRE (Setup_fdre_C_D)        0.030    14.167    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.737ns (18.611%)  route 3.223ns (81.389%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.732     5.263    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X56Y191        LUT5 (Prop_lut5_I1_O)        0.105     5.368 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[1]_i_1__20/O
                         net (fo=1, routed)           0.000     5.368    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[1]_i_1__20_n_91
    SLICE_X56Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X56Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X56Y191        FDRE (Setup_fdre_C_D)        0.074    14.210    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  8.842    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.737ns (18.715%)  route 3.201ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 14.025 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.710     5.241    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X56Y189        LUT4 (Prop_lut4_I1_O)        0.105     5.346 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[5]_i_1__20/O
                         net (fo=1, routed)           0.000     5.346    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[5]_i_1__20_n_91
    SLICE_X56Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.637    14.025    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X56Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/C
                         clock pessimism              0.145    14.170    
                         clock uncertainty           -0.035    14.135    
    SLICE_X56Y189        FDRE (Setup_fdre_C_D)        0.074    14.209    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  8.863    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.737ns (18.781%)  route 3.187ns (81.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 14.025 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.696     5.227    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X56Y189        LUT4 (Prop_lut4_I1_O)        0.105     5.332 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[4]_i_1__20/O
                         net (fo=1, routed)           0.000     5.332    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[4]_i_1__20_n_91
    SLICE_X56Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.637    14.025    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X56Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]/C
                         clock pessimism              0.145    14.170    
                         clock uncertainty           -0.035    14.135    
    SLICE_X56Y189        FDRE (Setup_fdre_C_D)        0.074    14.209    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.737ns (19.063%)  route 3.129ns (80.937%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 14.027 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.639     5.169    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X57Y193        LUT4 (Prop_lut4_I1_O)        0.105     5.274 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[8]_i_1__14/O
                         net (fo=1, routed)           0.000     5.274    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[8]_i_1__14_n_91
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.639    14.027    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/C
                         clock pessimism              0.145    14.172    
                         clock uncertainty           -0.035    14.137    
    SLICE_X57Y193        FDRE (Setup_fdre_C_D)        0.032    14.169    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  8.894    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.737ns (19.067%)  route 3.128ns (80.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 14.027 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.638     5.168    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X57Y193        LUT4 (Prop_lut4_I1_O)        0.105     5.273 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[9]_i_1__14/O
                         net (fo=1, routed)           0.000     5.273    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[9]_i_1__14_n_91
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.639    14.027    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X57Y193        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]/C
                         clock pessimism              0.145    14.172    
                         clock uncertainty           -0.035    14.137    
    SLICE_X57Y193        FDRE (Setup_fdre_C_D)        0.033    14.170    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.977ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.737ns (19.278%)  route 3.086ns (80.722%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 14.026 - 12.800 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.675     1.408    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.398     1.806 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          2.491     4.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][3]
    SLICE_X56Y190        LUT5 (Prop_lut5_I2_O)        0.234     4.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.595     5.126    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X56Y191        LUT4 (Prop_lut4_I1_O)        0.105     5.231 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[13]_i_1__14/O
                         net (fo=1, routed)           0.000     5.231    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[13]_i_1__14_n_91
    SLICE_X56Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.638    14.026    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X56Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/C
                         clock pessimism              0.145    14.171    
                         clock uncertainty           -0.035    14.136    
    SLICE_X56Y191        FDRE (Setup_fdre_C_D)        0.072    14.208    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  8.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y180        FDRE (Prop_fdre_C_Q)         0.141     0.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X57Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.489     0.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.272     0.491    
    SLICE_X57Y180        FDRE (Hold_fdre_C_D)         0.075     0.566    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.134%)  route 0.075ns (28.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X57Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y191        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[14]/Q
                         net (fo=5, routed)           0.075     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/p_0_in
    SLICE_X56Y191        LUT5 (Prop_lut5_I2_O)        0.045     0.759 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[1]_i_1__20/O
                         net (fo=1, routed)           0.000     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[1]_i_1__20_n_91
    SLICE_X56Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X56Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/C
                         clock pessimism             -0.261     0.511    
    SLICE_X56Y191        FDRE (Hold_fdre_C_D)         0.121     0.632    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.264     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X52Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y180        FDRE (Prop_fdre_C_Q)         0.141     0.631 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.064     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X52Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X52Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.272     0.490    
    SLICE_X52Y180        FDRE (Hold_fdre_C_D)         0.075     0.565    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.942%)  route 0.102ns (35.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.275     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X63Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y190        FDRE (Prop_fdre_C_Q)         0.141     0.642 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/Q
                         net (fo=3, routed)           0.102     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_0_in0_in
    SLICE_X62Y190        LUT3 (Prop_lut3_I2_O)        0.048     0.792 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[29]_i_1__1/O
                         net (fo=1, routed)           0.000     0.792    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[29]_i_1__1_n_91
    SLICE_X62Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X62Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[29]/C
                         clock pessimism             -0.262     0.514    
    SLICE_X62Y190        FDRE (Hold_fdre_C_D)         0.131     0.645    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.152%)  route 0.119ns (45.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X68Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[27]/Q
                         net (fo=1, routed)           0.119     0.760    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/Q[27]
    SLICE_X67Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X67Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[27]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X67Y188        FDRE (Hold_fdre_C_D)         0.072     0.610    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X58Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y186        FDRE (Prop_fdre_C_Q)         0.164     0.660 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[3]/Q
                         net (fo=1, routed)           0.049     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_expected[3]
    SLICE_X59Y186        LUT2 (Prop_lut2_I1_O)        0.045     0.754 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.754    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp0[3]
    SLICE_X59Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.496     0.770    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[3]/C
                         clock pessimism             -0.261     0.509    
    SLICE_X59Y186        FDRE (Hold_fdre_C_D)         0.092     0.601    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.275     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X63Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y190        FDRE (Prop_fdre_C_Q)         0.141     0.642 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/Q
                         net (fo=3, routed)           0.102     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_0_in0_in
    SLICE_X62Y190        LUT4 (Prop_lut4_I3_O)        0.045     0.789 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[1]_i_1__22/O
                         net (fo=1, routed)           0.000     0.789    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[1]_i_1__22_n_91
    SLICE_X62Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X62Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/C
                         clock pessimism             -0.262     0.514    
    SLICE_X62Y190        FDRE (Hold_fdre_C_D)         0.121     0.635    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.275%)  route 0.110ns (36.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X61Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y192        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/Q
                         net (fo=4, routed)           0.110     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in7_in
    SLICE_X60Y192        LUT2 (Prop_lut2_I1_O)        0.048     0.798 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[6]_i_1__12/O
                         net (fo=1, routed)           0.000     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_9
    SLICE_X60Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X60Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[6]/C
                         clock pessimism             -0.262     0.512    
    SLICE_X60Y192        FDRE (Hold_fdre_C_D)         0.131     0.643    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.354%)  route 0.118ns (45.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X68Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[15]/Q
                         net (fo=1, routed)           0.118     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/Q[15]
    SLICE_X67Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X67Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[15]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X67Y188        FDRE (Hold_fdre_C_D)         0.066     0.604    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.556%)  route 0.050ns (19.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X60Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y188        FDRE (Prop_fdre_C_Q)         0.164     0.662 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[2]/Q
                         net (fo=1, routed)           0.050     0.712    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6[2]
    SLICE_X61Y188        LUT2 (Prop_lut2_I0_O)        0.045     0.757 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp0[2]
    SLICE_X61Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X61Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[2]/C
                         clock pessimism             -0.262     0.511    
    SLICE_X61Y188        FDRE (Hold_fdre_C_D)         0.091     0.602    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK2
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X1Y73         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X1Y74         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         12.800      11.208     BUFHCE_X1Y39        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X79Y188       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X78Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X79Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X78Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X60Y188       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X60Y188       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X60Y188       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X60Y188       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X62Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X60Y188       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X60Y188       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        9.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.291ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.589ns (16.782%)  route 2.921ns (83.218%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.309     4.822    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y197        LUT4 (Prop_lut4_I1_O)        0.105     4.927 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[4]_i_1__30/O
                         net (fo=1, routed)           0.000     4.927    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[4]_i_1__30_n_91
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[4]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y197        FDRE (Setup_fdre_C_D)        0.032    14.218    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  9.291    

Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.589ns (16.824%)  route 2.912ns (83.176%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.301     4.813    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y197        LUT3 (Prop_lut3_I1_O)        0.105     4.918 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[20]_i_1__6/O
                         net (fo=1, routed)           0.000     4.918    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[20]_i_1__6_n_91
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y197        FDRE (Setup_fdre_C_D)        0.030    14.216    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  9.298    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.599ns (17.061%)  route 2.912ns (82.939%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.301     4.813    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y197        LUT3 (Prop_lut3_I1_O)        0.115     4.928 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__2/O
                         net (fo=1, routed)           0.000     4.928    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__2_n_91
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y197        FDRE (Setup_fdre_C_D)        0.069    14.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.589ns (17.168%)  route 2.842ns (82.832%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 14.031 - 12.800 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X52Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y198        FDRE (Prop_fdre_C_Q)         0.379     1.794 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.994     3.788    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/pat_id_r1_reg[3][3]
    SLICE_X63Y196        LUT5 (Prop_lut5_I3_O)        0.105     3.893 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__6/O
                         net (fo=7, routed)           0.848     4.741    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__6_n_91
    SLICE_X64Y194        LUT4 (Prop_lut4_I1_O)        0.105     4.846 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[4]_i_1__27/O
                         net (fo=1, routed)           0.000     4.846    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[4]_i_1__27_n_91
    SLICE_X64Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643    14.031    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X64Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]/C
                         clock pessimism              0.145    14.176    
                         clock uncertainty           -0.035    14.141    
    SLICE_X64Y194        FDRE (Setup_fdre_C_D)        0.032    14.173    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.589ns (17.530%)  route 2.771ns (82.470%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.160     4.672    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y197        LUT4 (Prop_lut4_I1_O)        0.105     4.777 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[2]_i_1__30/O
                         net (fo=1, routed)           0.000     4.777    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[2]_i_1__30_n_91
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y197        FDRE (Setup_fdre_C_D)        0.032    14.218    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.458ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.609ns (18.018%)  route 2.771ns (81.982%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.160     4.672    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y197        LUT3 (Prop_lut3_I1_O)        0.125     4.797 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_2__6/O
                         net (fo=1, routed)           0.000     4.797    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_2__6_n_91
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y197        FDRE (Setup_fdre_C_D)        0.069    14.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  9.458    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.589ns (17.637%)  route 2.751ns (82.363%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.139     4.652    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y198        LUT3 (Prop_lut3_I1_O)        0.105     4.757 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[17]_i_1__6/O
                         net (fo=1, routed)           0.000     4.757    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[17]_i_1__6_n_91
    SLICE_X72Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[17]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y198        FDRE (Setup_fdre_C_D)        0.032    14.218    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.470ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.589ns (17.696%)  route 2.739ns (82.303%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 14.034 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.128     4.640    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X70Y198        LUT4 (Prop_lut4_I1_O)        0.105     4.745 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[0]_i_1__14/O
                         net (fo=1, routed)           0.000     4.745    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[0]_i_1__14_n_91
    SLICE_X70Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.646    14.034    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X70Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
                         clock pessimism              0.145    14.179    
                         clock uncertainty           -0.035    14.144    
    SLICE_X70Y198        FDRE (Setup_fdre_C_D)        0.072    14.216    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  9.470    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.609ns (18.127%)  route 2.751ns (81.873%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.139     4.652    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y198        LUT3 (Prop_lut3_I1_O)        0.125     4.777 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[26]_i_1__2/O
                         net (fo=1, routed)           0.000     4.777    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[26]_i_1__2_n_91
    SLICE_X72Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y198        FDRE (Setup_fdre_C_D)        0.069    14.255    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.589ns (17.802%)  route 2.720ns (82.198%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.076 - 12.800 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     1.796 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.611     3.407    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y199        LUT5 (Prop_lut5_I3_O)        0.105     3.512 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.108     4.621    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X72Y197        LUT4 (Prop_lut4_I1_O)        0.105     4.726 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[5]_i_1__30/O
                         net (fo=1, routed)           0.000     4.726    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[5]_i_1__30_n_91
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688    14.076    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/C
                         clock pessimism              0.145    14.221    
                         clock uncertainty           -0.035    14.186    
    SLICE_X72Y197        FDRE (Setup_fdre_C_D)        0.033    14.219    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  9.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.169%)  route 0.133ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.298     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X76Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y198        FDRE (Prop_fdre_C_Q)         0.164     0.688 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/Q
                         net (fo=4, routed)           0.133     0.821    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2[7]
    SLICE_X76Y196        SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.524     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X76Y196        SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.259     0.539    
    SLICE_X76Y196        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.722    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X67Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y197        FDRE (Prop_fdre_C_Q)         0.141     0.644 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/Q
                         net (fo=2, routed)           0.064     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in16_in
    SLICE_X66Y197        LUT2 (Prop_lut2_I0_O)        0.045     0.753 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[2]_i_1__17/O
                         net (fo=1, routed)           0.000     0.753    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_13
    SLICE_X66Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.505     0.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X66Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]/C
                         clock pessimism             -0.263     0.516    
    SLICE_X66Y197        FDRE (Hold_fdre_C_D)         0.121     0.637    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.274     0.499    
    SLICE_X57Y196        FDRE (Hold_fdre_C_D)         0.075     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.271     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_fdre_C_Q)         0.141     0.638 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X55Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.497    
    SLICE_X55Y191        FDRE (Hold_fdre_C_D)         0.075     0.572    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X55Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.498    
    SLICE_X55Y194        FDRE (Hold_fdre_C_D)         0.075     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.271     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y191        FDRE (Prop_fdre_C_Q)         0.141     0.638 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.497    
    SLICE_X55Y191        FDRE (Hold_fdre_C_D)         0.071     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.498    
    SLICE_X55Y194        FDRE (Hold_fdre_C_D)         0.071     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.821%)  route 0.115ns (38.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.276     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X67Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y196        FDRE (Prop_fdre_C_Q)         0.141     0.643 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[0]/Q
                         net (fo=1, routed)           0.115     0.758    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_expected[0]
    SLICE_X70Y196        LUT2 (Prop_lut2_I1_O)        0.045     0.803 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.803    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp0[0]
    SLICE_X70Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.504     0.778    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[0]/C
                         clock pessimism             -0.238     0.540    
    SLICE_X70Y196        FDRE (Hold_fdre_C_D)         0.120     0.660    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.847%)  route 0.098ns (34.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X71Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y198        FDRE (Prop_fdre_C_Q)         0.141     0.644 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/Q
                         net (fo=3, routed)           0.098     0.742    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_0_in
    SLICE_X70Y198        LUT3 (Prop_lut3_I2_O)        0.048     0.790 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[28]_i_1__2/O
                         net (fo=1, routed)           0.000     0.790    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[28]_i_1__2_n_91
    SLICE_X70Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.505     0.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X70Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/C
                         clock pessimism             -0.263     0.516    
    SLICE_X70Y198        FDRE (Hold_fdre_C_D)         0.131     0.647    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X67Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDRE (Prop_fdre_C_Q)         0.141     0.644 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/Q
                         net (fo=4, routed)           0.098     0.742    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in8_in
    SLICE_X66Y198        LUT2 (Prop_lut2_I0_O)        0.045     0.787 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[10]_i_1__13/O
                         net (fo=1, routed)           0.000     0.787    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_5
    SLICE_X66Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.505     0.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X66Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[10]/C
                         clock pessimism             -0.263     0.516    
    SLICE_X66Y198        FDRE (Hold_fdre_C_D)         0.120     0.636    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK3
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X1Y78         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         12.800      10.984     DSP48_X1Y76         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         12.800      11.208     BUFHCE_X1Y40        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X78Y199       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X78Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X79Y197       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         12.800      11.800     SLICE_X78Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X76Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         6.400       5.546      SLICE_X70Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_TX0
  To Clock:  Q1_TX0

Setup :            0  Failing Endpoints,  Worst Slack        8.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.538ns (14.005%)  route 3.304ns (85.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 14.074 - 12.800 ) 
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.683     1.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X56Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y192        FDRE (Prop_fdre_C_Q)         0.433     1.849 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          2.282     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/Q[1]
    SLICE_X74Y186        LUT5 (Prop_lut5_I0_O)        0.105     4.236 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=30, routed)          1.022     5.258    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.686    14.074    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[18]/C
                         clock pessimism              0.145    14.219    
                         clock uncertainty           -0.035    14.184    
    SLICE_X73Y189        FDRE (Setup_fdre_C_R)       -0.352    13.832    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[18]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.538ns (14.005%)  route 3.304ns (85.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 14.074 - 12.800 ) 
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.683     1.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X56Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y192        FDRE (Prop_fdre_C_Q)         0.433     1.849 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          2.282     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/Q[1]
    SLICE_X74Y186        LUT5 (Prop_lut5_I0_O)        0.105     4.236 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=30, routed)          1.022     5.258    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.686    14.074    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[20]/C
                         clock pessimism              0.145    14.219    
                         clock uncertainty           -0.035    14.184    
    SLICE_X73Y189        FDRE (Setup_fdre_C_R)       -0.352    13.832    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.538ns (14.005%)  route 3.304ns (85.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 14.074 - 12.800 ) 
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.683     1.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X56Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y192        FDRE (Prop_fdre_C_Q)         0.433     1.849 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          2.282     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/Q[1]
    SLICE_X74Y186        LUT5 (Prop_lut5_I0_O)        0.105     4.236 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=30, routed)          1.022     5.258    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.686    14.074    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[21]/C
                         clock pessimism              0.145    14.219    
                         clock uncertainty           -0.035    14.184    
    SLICE_X73Y189        FDRE (Setup_fdre_C_R)       -0.352    13.832    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.538ns (14.005%)  route 3.304ns (85.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 14.074 - 12.800 ) 
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.683     1.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X56Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y192        FDRE (Prop_fdre_C_Q)         0.433     1.849 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          2.282     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/Q[1]
    SLICE_X74Y186        LUT5 (Prop_lut5_I0_O)        0.105     4.236 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=30, routed)          1.022     5.258    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.686    14.074    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[2]/C
                         clock pessimism              0.145    14.219    
                         clock uncertainty           -0.035    14.184    
    SLICE_X73Y189        FDRE (Setup_fdre_C_R)       -0.352    13.832    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.538ns (14.005%)  route 3.304ns (85.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 14.074 - 12.800 ) 
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.683     1.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X56Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y192        FDRE (Prop_fdre_C_Q)         0.433     1.849 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          2.282     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/Q[1]
    SLICE_X74Y186        LUT5 (Prop_lut5_I0_O)        0.105     4.236 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=30, routed)          1.022     5.258    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.686    14.074    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[4]/C
                         clock pessimism              0.145    14.219    
                         clock uncertainty           -0.035    14.184    
    SLICE_X73Y189        FDRE (Setup_fdre_C_R)       -0.352    13.832    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.538ns (14.005%)  route 3.304ns (85.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 14.074 - 12.800 ) 
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.683     1.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X56Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y192        FDRE (Prop_fdre_C_Q)         0.433     1.849 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          2.282     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/Q[1]
    SLICE_X74Y186        LUT5 (Prop_lut5_I0_O)        0.105     4.236 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=30, routed)          1.022     5.258    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.686    14.074    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[5]/C
                         clock pessimism              0.145    14.219    
                         clock uncertainty           -0.035    14.184    
    SLICE_X73Y189        FDRE (Setup_fdre_C_R)       -0.352    13.832    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.538ns (14.301%)  route 3.224ns (85.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 14.073 - 12.800 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X54Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.433     1.840 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/Q
                         net (fo=28, routed)          2.369     4.209    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[3]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.105     4.314 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0/O
                         net (fo=14, routed)          0.855     5.169    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0_n_91
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.685    14.073    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]/C
                         clock pessimism              0.145    14.218    
                         clock uncertainty           -0.035    14.183    
    SLICE_X74Y162        FDRE (Setup_fdre_C_R)       -0.423    13.760    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.538ns (14.301%)  route 3.224ns (85.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 14.073 - 12.800 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X54Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.433     1.840 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/Q
                         net (fo=28, routed)          2.369     4.209    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[3]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.105     4.314 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0/O
                         net (fo=14, routed)          0.855     5.169    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0_n_91
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.685    14.073    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]/C
                         clock pessimism              0.145    14.218    
                         clock uncertainty           -0.035    14.183    
    SLICE_X74Y162        FDRE (Setup_fdre_C_R)       -0.423    13.760    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.538ns (14.301%)  route 3.224ns (85.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 14.073 - 12.800 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X54Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.433     1.840 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/Q
                         net (fo=28, routed)          2.369     4.209    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[3]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.105     4.314 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0/O
                         net (fo=14, routed)          0.855     5.169    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0_n_91
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.685    14.073    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]/C
                         clock pessimism              0.145    14.218    
                         clock uncertainty           -0.035    14.183    
    SLICE_X74Y162        FDRE (Setup_fdre_C_R)       -0.423    13.760    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_TX0 rise@12.800ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.538ns (14.301%)  route 3.224ns (85.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 14.073 - 12.800 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X54Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.433     1.840 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[3]/Q
                         net (fo=28, routed)          2.369     4.209    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[3]
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.105     4.314 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0/O
                         net (fo=14, routed)          0.855     5.169    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0_n_91
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.685    14.073    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X74Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/C
                         clock pessimism              0.145    14.218    
                         clock uncertainty           -0.035    14.183    
    SLICE_X74Y162        FDRE (Setup_fdre_C_R)       -0.423    13.760    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  8.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.652%)  route 0.319ns (69.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.293     0.519    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X81Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y164        FDRE (Prop_fdre_C_Q)         0.141     0.660 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/Q
                         net (fo=1, routed)           0.319     0.979    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/txdata_i[8]
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.739     1.013    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.260     0.753    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.108     0.861    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.078     0.578    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.076     0.576    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X53Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X53Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.496     0.770    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X53Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.496    
    SLICE_X53Y160        FDRE (Hold_fdre_C_D)         0.076     0.572    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/DATA_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.296     0.522    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X75Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/DATA_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.141     0.663 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/DATA_O_reg[6]/Q
                         net (fo=1, routed)           0.055     0.718    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i__0[6]
    SLICE_X75Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.523     0.797    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X75Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[6]/C
                         clock pessimism             -0.275     0.522    
    SLICE_X75Y157        FDRE (Hold_fdre_C_D)         0.075     0.597    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.298     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X79Y150        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDPE (Prop_fdpe_C_Q)         0.141     0.665 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.720    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X79Y150        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.526     0.800    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X79Y150        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.276     0.524    
    SLICE_X79Y150        FDPE (Hold_fdpe_C_D)         0.075     0.599    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.075     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.289     0.515    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X75Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y169        FDRE (Prop_fdre_C_Q)         0.141     0.656 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/Q
                         net (fo=1, routed)           0.055     0.711    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[10]
    SLICE_X75Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.514     0.788    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X75Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism             -0.273     0.515    
    SLICE_X75Y169        FDRE (Hold_fdre_C_D)         0.075     0.590    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X53Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X53Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.496     0.770    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X53Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.496    
    SLICE_X53Y160        FDRE (Hold_fdre_C_D)         0.075     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X57Y187        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y187        FDPE (Prop_fdpe_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X57Y187        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.495     0.769    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X57Y187        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.273     0.496    
    SLICE_X57Y187        FDPE (Hold_fdpe_C_D)         0.075     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_TX0
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         12.800      10.376     GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.592         12.800      11.208     BUFHCE_X1Y36        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/DATA_O_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/DATA_O_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/DATA_O_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/data_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/data_o_reg[8]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X68Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X69Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/data_o_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X69Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/data_o_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X57Y192       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X74Y192       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X57Y192       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X57Y192       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X52Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X52Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X54Y156       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X53Y158       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X53Y158       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         6.400       5.900      SLICE_X53Y158       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk0_1
  To Clock:  gtrefclk0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK0P_I[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y2   u_buf_q1_clk0/I



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk1_1
  To Clock:  gtrefclk1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK1P_I[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK1  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y3   u_buf_q1_clk1/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       25.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.457ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.694ns (16.796%)  route 3.438ns (83.204%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 34.668 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.492     9.491    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X43Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.668    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X43Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.645    35.314    
                         clock uncertainty           -0.035    35.278    
    SLICE_X43Y171        FDCE (Recov_fdce_C_CLR)     -0.331    34.947    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                 25.457    

Slack (MET) :             25.580ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.694ns (17.299%)  route 3.318ns (82.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 34.671 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.372     9.371    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y169        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    34.671    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X43Y169        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.645    35.317    
                         clock uncertainty           -0.035    35.281    
    SLICE_X43Y169        FDCE (Recov_fdce_C_CLR)     -0.331    34.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         34.950    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 25.580    

Slack (MET) :             25.580ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.694ns (17.299%)  route 3.318ns (82.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 34.671 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.372     9.371    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y169        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    34.671    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X43Y169        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.645    35.317    
                         clock uncertainty           -0.035    35.281    
    SLICE_X43Y169        FDCE (Recov_fdce_C_CLR)     -0.331    34.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         34.950    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 25.580    

Slack (MET) :             25.580ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.694ns (17.299%)  route 3.318ns (82.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 34.671 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.372     9.371    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y169        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    34.671    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X43Y169        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.645    35.317    
                         clock uncertainty           -0.035    35.281    
    SLICE_X43Y169        FDCE (Recov_fdce_C_CLR)     -0.331    34.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         34.950    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 25.580    

Slack (MET) :             25.580ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.694ns (17.299%)  route 3.318ns (82.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 34.671 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.372     9.371    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y169        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    34.671    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X43Y169        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.645    35.317    
                         clock uncertainty           -0.035    35.281    
    SLICE_X43Y169        FDCE (Recov_fdce_C_CLR)     -0.331    34.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         34.950    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 25.580    

Slack (MET) :             25.580ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.694ns (17.299%)  route 3.318ns (82.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 34.671 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.372     9.371    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y169        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    34.671    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X43Y169        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.645    35.317    
                         clock uncertainty           -0.035    35.281    
    SLICE_X43Y169        FDCE (Recov_fdce_C_CLR)     -0.331    34.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         34.950    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 25.580    

Slack (MET) :             25.580ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.694ns (17.299%)  route 3.318ns (82.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 34.671 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.372     9.371    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y169        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    34.671    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X43Y169        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.645    35.317    
                         clock uncertainty           -0.035    35.281    
    SLICE_X43Y169        FDCE (Recov_fdce_C_CLR)     -0.331    34.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         34.950    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 25.580    

Slack (MET) :             25.623ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.501%)  route 3.272ns (82.499%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 34.668 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.326     9.324    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X44Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.668    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X44Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.645    35.314    
                         clock uncertainty           -0.035    35.278    
    SLICE_X44Y172        FDCE (Recov_fdce_C_CLR)     -0.331    34.947    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 25.623    

Slack (MET) :             25.623ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.501%)  route 3.272ns (82.499%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 34.668 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.326     9.324    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X44Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.668    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X44Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.645    35.314    
                         clock uncertainty           -0.035    35.278    
    SLICE_X44Y172        FDCE (Recov_fdce_C_CLR)     -0.331    34.947    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 25.623    

Slack (MET) :             25.623ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.501%)  route 3.272ns (82.499%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 34.668 - 30.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.244     4.244    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.628 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.731     5.359    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X27Y166        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDCE (Prop_fdce_C_Q)         0.379     5.738 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.685     6.423    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X27Y166        LUT6 (Prop_lut6_I2_O)        0.105     6.528 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.836     7.364    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X27Y169        LUT6 (Prop_lut6_I0_O)        0.105     7.469 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.425     7.894    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X22Y166        LUT2 (Prop_lut2_I0_O)        0.105     7.999 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.326     9.324    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X44Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.621    33.621    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    33.982 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.668    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X44Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.645    35.314    
                         clock uncertainty           -0.035    35.278    
    SLICE_X44Y172        FDCE (Recov_fdce_C_CLR)     -0.331    34.947    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 25.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.634%)  route 0.132ns (48.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     2.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X40Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.505     2.691    
    SLICE_X40Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.599    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.634%)  route 0.132ns (48.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     2.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X40Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.505     2.691    
    SLICE_X40Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.599    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.634%)  route 0.132ns (48.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     2.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X40Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.505     2.691    
    SLICE_X40Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.599    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.634%)  route 0.132ns (48.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     2.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X40Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.505     2.691    
    SLICE_X40Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.599    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.904%)  route 0.195ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     3.013    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X42Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.483     2.713    
    SLICE_X42Y173        FDCE (Remov_fdce_C_CLR)     -0.067     2.646    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.904%)  route 0.195ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     3.013    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X42Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.483     2.713    
    SLICE_X42Y173        FDCE (Remov_fdce_C_CLR)     -0.067     2.646    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.904%)  route 0.195ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     3.013    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X42Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.483     2.713    
    SLICE_X42Y173        FDCE (Remov_fdce_C_CLR)     -0.067     2.646    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.904%)  route 0.195ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     3.013    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X42Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.483     2.713    
    SLICE_X42Y173        FDCE (Remov_fdce_C_CLR)     -0.067     2.646    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.904%)  route 0.195ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     3.013    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X42Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.483     2.713    
    SLICE_X42Y173        FDCE (Remov_fdce_C_CLR)     -0.067     2.646    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.904%)  route 0.195ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.301     2.301    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.393 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X40Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.818 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     3.013    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.622     2.622    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.876 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.196    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X42Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.483     2.713    
    SLICE_X42Y173        FDCE (Remov_fdce_C_CLR)     -0.067     2.646    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack       11.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.274ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.398ns (37.712%)  route 0.657ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.657     2.478    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y152        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y152        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X58Y152        FDCE (Recov_fdce_C_CLR)     -0.385    13.753    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 11.274    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.398ns (42.030%)  route 0.549ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.549     2.370    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X59Y151        FDCE (Recov_fdce_C_CLR)     -0.458    13.680    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.398ns (42.030%)  route 0.549ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.549     2.370    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X59Y151        FDCE (Recov_fdce_C_CLR)     -0.458    13.680    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.398ns (42.030%)  route 0.549ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.549     2.370    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X59Y151        FDCE (Recov_fdce_C_CLR)     -0.458    13.680    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.398ns (42.030%)  route 0.549ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.549     2.370    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X59Y151        FDCE (Recov_fdce_C_CLR)     -0.458    13.680    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.349ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.398ns (42.030%)  route 0.549ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.549     2.370    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y151        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y151        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X58Y151        FDPE (Recov_fdpe_C_PRE)     -0.419    13.719    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 11.349    

Slack (MET) :             11.349ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.398ns (42.030%)  route 0.549ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.549     2.370    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y151        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y151        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X58Y151        FDPE (Recov_fdpe_C_PRE)     -0.419    13.719    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 11.349    

Slack (MET) :             11.383ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK0 rise@12.800ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.398ns (42.030%)  route 0.549ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.398     1.821 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.549     2.370    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.145    14.173    
                         clock uncertainty           -0.035    14.138    
    SLICE_X58Y151        FDCE (Recov_fdce_C_CLR)     -0.385    13.753    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 11.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.627%)  route 0.320ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.320     0.971    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X58Y151        FDCE (Remov_fdce_C_CLR)     -0.120     0.418    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.627%)  route 0.320ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.320     0.971    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y151        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y151        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X58Y151        FDPE (Remov_fdpe_C_PRE)     -0.124     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.627%)  route 0.320ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.320     0.971    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y151        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y151        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.238     0.538    
    SLICE_X58Y151        FDPE (Remov_fdpe_C_PRE)     -0.124     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.627%)  route 0.320ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.320     0.971    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X59Y151        FDCE (Remov_fdce_C_CLR)     -0.145     0.393    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.627%)  route 0.320ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.320     0.971    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X59Y151        FDCE (Remov_fdce_C_CLR)     -0.145     0.393    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.627%)  route 0.320ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.320     0.971    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X59Y151        FDCE (Remov_fdce_C_CLR)     -0.145     0.393    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.627%)  route 0.320ns (68.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.320     0.971    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y151        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y151        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.238     0.538    
    SLICE_X59Y151        FDCE (Remov_fdce_C_CLR)     -0.145     0.393    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.148ns (28.441%)  route 0.372ns (71.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.277     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X62Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.651 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.372     1.023    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y152        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y152        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.238     0.538    
    SLICE_X58Y152        FDCE (Remov_fdce_C_CLR)     -0.120     0.418    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack       11.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.196ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.398ns (37.330%)  route 0.668ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 14.021 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.668     2.476    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.633    14.021    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.145    14.166    
                         clock uncertainty           -0.035    14.131    
    SLICE_X55Y163        FDCE (Recov_fdce_C_CLR)     -0.458    13.673    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 11.196    

Slack (MET) :             11.196ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.398ns (37.330%)  route 0.668ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 14.021 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.668     2.476    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.633    14.021    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.145    14.166    
                         clock uncertainty           -0.035    14.131    
    SLICE_X55Y163        FDCE (Recov_fdce_C_CLR)     -0.458    13.673    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 11.196    

Slack (MET) :             11.196ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.398ns (37.330%)  route 0.668ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 14.021 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.668     2.476    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.633    14.021    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.145    14.166    
                         clock uncertainty           -0.035    14.131    
    SLICE_X55Y163        FDCE (Recov_fdce_C_CLR)     -0.458    13.673    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 11.196    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.398ns (37.330%)  route 0.668ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 14.021 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.668     2.476    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.633    14.021    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.145    14.166    
                         clock uncertainty           -0.035    14.131    
    SLICE_X55Y163        FDPE (Recov_fdpe_C_PRE)     -0.419    13.712    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.398ns (49.872%)  route 0.400ns (50.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 14.023 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.400     2.208    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.635    14.023    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.162    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X56Y163        FDPE (Recov_fdpe_C_PRE)     -0.419    13.731    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.398ns (49.872%)  route 0.400ns (50.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 14.023 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.400     2.208    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.635    14.023    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.162    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X56Y163        FDCE (Recov_fdce_C_CLR)     -0.385    13.765    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.398ns (49.872%)  route 0.400ns (50.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 14.023 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.400     2.208    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.635    14.023    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.162    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X56Y163        FDCE (Recov_fdce_C_CLR)     -0.385    13.765    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK1 rise@12.800ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.398ns (49.872%)  route 0.400ns (50.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 14.023 - 12.800 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     1.410    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.398     1.808 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.400     2.208    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.635    14.023    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.162    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X56Y163        FDCE (Recov_fdce_C_CLR)     -0.385    13.765    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                 11.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.524%)  route 0.192ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.192     0.835    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.494     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.258     0.510    
    SLICE_X56Y163        FDCE (Remov_fdce_C_CLR)     -0.120     0.390    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.524%)  route 0.192ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.192     0.835    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.494     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.258     0.510    
    SLICE_X56Y163        FDCE (Remov_fdce_C_CLR)     -0.120     0.390    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.524%)  route 0.192ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.192     0.835    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.494     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.258     0.510    
    SLICE_X56Y163        FDCE (Remov_fdce_C_CLR)     -0.120     0.390    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.524%)  route 0.192ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.192     0.835    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y163        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.494     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y163        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.258     0.510    
    SLICE_X56Y163        FDPE (Remov_fdpe_C_PRE)     -0.124     0.386    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.148ns (32.374%)  route 0.309ns (67.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.309     0.952    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.238     0.529    
    SLICE_X55Y163        FDCE (Remov_fdce_C_CLR)     -0.145     0.384    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.148ns (32.374%)  route 0.309ns (67.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.309     0.952    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.238     0.529    
    SLICE_X55Y163        FDCE (Remov_fdce_C_CLR)     -0.145     0.384    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.148ns (32.374%)  route 0.309ns (67.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.309     0.952    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.238     0.529    
    SLICE_X55Y163        FDCE (Remov_fdce_C_CLR)     -0.145     0.384    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.148ns (32.374%)  route 0.309ns (67.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y164        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_fdre_C_Q)         0.148     0.643 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.309     0.952    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X55Y163        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y163        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.238     0.529    
    SLICE_X55Y163        FDPE (Remov_fdpe_C_PRE)     -0.148     0.381    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack       11.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.398ns (42.667%)  route 0.535ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 14.019 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.535     2.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631    14.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.145    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X59Y180        FDCE (Recov_fdce_C_CLR)     -0.458    13.671    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.671    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.398ns (42.667%)  route 0.535ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 14.019 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.535     2.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631    14.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.145    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X59Y180        FDCE (Recov_fdce_C_CLR)     -0.458    13.671    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.671    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.398ns (42.667%)  route 0.535ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 14.019 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.535     2.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y180        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631    14.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y180        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.145    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X59Y180        FDPE (Recov_fdpe_C_PRE)     -0.419    13.710    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 11.371    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.398ns (42.667%)  route 0.535ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 14.019 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.535     2.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631    14.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.145    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X58Y180        FDPE (Recov_fdpe_C_PRE)     -0.419    13.710    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 11.371    

Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.398ns (41.127%)  route 0.570ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 14.021 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.570     2.374    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y182        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.633    14.021    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y182        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.145    14.166    
                         clock uncertainty           -0.035    14.131    
    SLICE_X58Y182        FDCE (Recov_fdce_C_CLR)     -0.385    13.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 11.372    

Slack (MET) :             11.405ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.398ns (42.667%)  route 0.535ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 14.019 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.535     2.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631    14.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.145    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X58Y180        FDCE (Recov_fdce_C_CLR)     -0.385    13.744    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 11.405    

Slack (MET) :             11.405ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.398ns (42.667%)  route 0.535ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 14.019 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.535     2.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631    14.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.145    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X58Y180        FDCE (Recov_fdce_C_CLR)     -0.385    13.744    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 11.405    

Slack (MET) :             11.405ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK2 rise@12.800ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.398ns (42.667%)  route 0.535ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 14.019 - 12.800 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.673     1.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.398     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.535     2.339    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631    14.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.145    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X58Y180        FDCE (Recov_fdce_C_CLR)     -0.385    13.744    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 11.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.211%)  route 0.250ns (62.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.250     0.890    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y182        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y182        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.238     0.529    
    SLICE_X58Y182        FDCE (Remov_fdce_C_CLR)     -0.120     0.409    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.835%)  route 0.254ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.254     0.894    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.238     0.527    
    SLICE_X58Y180        FDCE (Remov_fdce_C_CLR)     -0.120     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.835%)  route 0.254ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.254     0.894    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.238     0.527    
    SLICE_X58Y180        FDCE (Remov_fdce_C_CLR)     -0.120     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.835%)  route 0.254ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.254     0.894    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.238     0.527    
    SLICE_X58Y180        FDCE (Remov_fdce_C_CLR)     -0.120     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.835%)  route 0.254ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.254     0.894    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y180        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y180        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.238     0.527    
    SLICE_X58Y180        FDPE (Remov_fdpe_C_PRE)     -0.124     0.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.835%)  route 0.254ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.254     0.894    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.238     0.527    
    SLICE_X59Y180        FDCE (Remov_fdce_C_CLR)     -0.145     0.382    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.835%)  route 0.254ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.254     0.894    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y180        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y180        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.238     0.527    
    SLICE_X59Y180        FDCE (Remov_fdce_C_CLR)     -0.145     0.382    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.835%)  route 0.254ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y181        FDRE (Prop_fdre_C_Q)         0.148     0.640 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.254     0.894    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y180        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y180        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.238     0.527    
    SLICE_X59Y180        FDPE (Remov_fdpe_C_PRE)     -0.148     0.379    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack       11.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.322ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.398ns (42.457%)  route 0.539ns (57.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 14.027 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.539     2.356    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y197        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.639    14.027    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y197        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.145    14.172    
                         clock uncertainty           -0.035    14.137    
    SLICE_X57Y197        FDCE (Recov_fdce_C_CLR)     -0.458    13.679    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                 11.322    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.209%)  route 0.463ns (53.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.463     2.280    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.167    14.195    
                         clock uncertainty           -0.035    14.160    
    SLICE_X59Y196        FDCE (Recov_fdce_C_CLR)     -0.458    13.702    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.209%)  route 0.463ns (53.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.463     2.280    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.167    14.195    
                         clock uncertainty           -0.035    14.160    
    SLICE_X59Y196        FDCE (Recov_fdce_C_CLR)     -0.458    13.702    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.209%)  route 0.463ns (53.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.463     2.280    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.167    14.195    
                         clock uncertainty           -0.035    14.160    
    SLICE_X59Y196        FDCE (Recov_fdce_C_CLR)     -0.458    13.702    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.209%)  route 0.463ns (53.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.463     2.280    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.167    14.195    
                         clock uncertainty           -0.035    14.160    
    SLICE_X59Y196        FDPE (Recov_fdpe_C_PRE)     -0.419    13.741    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.398ns (58.002%)  route 0.288ns (41.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.288     2.105    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y197        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y197        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.163    14.191    
                         clock uncertainty           -0.035    14.156    
    SLICE_X59Y197        FDCE (Recov_fdce_C_CLR)     -0.458    13.698    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.398ns (58.002%)  route 0.288ns (41.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.288     2.105    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y197        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y197        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.163    14.191    
                         clock uncertainty           -0.035    14.156    
    SLICE_X59Y197        FDCE (Recov_fdce_C_CLR)     -0.458    13.698    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (Q1_RXCLK3 rise@12.800ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.398ns (58.002%)  route 0.288ns (41.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 14.028 - 12.800 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.398     1.817 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.288     2.105    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y197        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.800 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519    13.319    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069    13.388 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640    14.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y197        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.163    14.191    
                         clock uncertainty           -0.035    14.156    
    SLICE_X59Y197        FDPE (Recov_fdpe_C_PRE)     -0.419    13.737    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                 11.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.179%)  route 0.141ns (48.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.141     0.789    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y197        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y197        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.259     0.517    
    SLICE_X59Y197        FDCE (Remov_fdce_C_CLR)     -0.145     0.372    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.179%)  route 0.141ns (48.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.141     0.789    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y197        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y197        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.259     0.517    
    SLICE_X59Y197        FDCE (Remov_fdce_C_CLR)     -0.145     0.372    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.179%)  route 0.141ns (48.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.141     0.789    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y197        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y197        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.259     0.517    
    SLICE_X59Y197        FDPE (Remov_fdpe_C_PRE)     -0.148     0.369    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.008%)  route 0.204ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.852    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X59Y196        FDCE (Remov_fdce_C_CLR)     -0.145     0.368    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.008%)  route 0.204ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.852    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X59Y196        FDCE (Remov_fdce_C_CLR)     -0.145     0.368    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.008%)  route 0.204ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.852    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X59Y196        FDCE (Remov_fdce_C_CLR)     -0.145     0.368    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.008%)  route 0.204ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.852    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y196        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y196        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X59Y196        FDPE (Remov_fdpe_C_PRE)     -0.148     0.365    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.326%)  route 0.259ns (63.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X58Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.148     0.648 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.259     0.907    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y197        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y197        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.238     0.536    
    SLICE_X57Y197        FDCE (Remov_fdce_C_CLR)     -0.145     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.538ns (18.150%)  route 2.426ns (81.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.711     7.187    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X22Y166        LUT2 (Prop_lut2_I1_O)        0.105     7.292 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.715     8.007    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X33Y167        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.406    14.755    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X33Y167        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.268    15.023    
                         clock uncertainty           -0.066    14.957    
    SLICE_X33Y167        FDPE (Recov_fdpe_C_PRE)     -0.292    14.665    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.538ns (18.150%)  route 2.426ns (81.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.711     7.187    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X22Y166        LUT2 (Prop_lut2_I1_O)        0.105     7.292 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.715     8.007    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X33Y167        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.406    14.755    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X33Y167        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.268    15.023    
                         clock uncertainty           -0.066    14.957    
    SLICE_X33Y167        FDPE (Recov_fdpe_C_PRE)     -0.292    14.665    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.538ns (18.842%)  route 2.317ns (81.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.711     7.187    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X22Y166        LUT2 (Prop_lut2_I1_O)        0.105     7.292 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.606     7.898    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X19Y170        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.409    14.758    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X19Y170        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.249    15.007    
                         clock uncertainty           -0.066    14.941    
    SLICE_X19Y170        FDPE (Recov_fdpe_C_PRE)     -0.292    14.649    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.538ns (18.842%)  route 2.317ns (81.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.711     7.187    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X22Y166        LUT2 (Prop_lut2_I1_O)        0.105     7.292 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.606     7.898    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X19Y170        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.409    14.758    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X19Y170        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.249    15.007    
                         clock uncertainty           -0.066    14.941    
    SLICE_X19Y170        FDPE (Recov_fdpe_C_PRE)     -0.292    14.649    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.433ns (18.320%)  route 1.931ns (81.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.931     7.406    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X16Y167        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.412    14.761    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X16Y167        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.249    15.010    
                         clock uncertainty           -0.066    14.944    
    SLICE_X16Y167        FDPE (Recov_fdpe_C_PRE)     -0.292    14.652    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.433ns (20.271%)  route 1.703ns (79.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.703     7.179    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X16Y168        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411    14.760    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X16Y168        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.249    15.009    
                         clock uncertainty           -0.066    14.943    
    SLICE_X16Y168        FDCE (Recov_fdce_C_CLR)     -0.331    14.612    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.433ns (21.473%)  route 1.584ns (78.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.584     7.059    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X19Y167        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.412    14.761    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X19Y167        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.249    15.010    
                         clock uncertainty           -0.066    14.944    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.331    14.613    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.433ns (21.473%)  route 1.584ns (78.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.584     7.059    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X19Y167        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.412    14.761    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X19Y167        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.249    15.010    
                         clock uncertainty           -0.066    14.944    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.331    14.613    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.433ns (21.473%)  route 1.584ns (78.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.584     7.059    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X19Y167        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.412    14.761    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X19Y167        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.249    15.010    
                         clock uncertainty           -0.066    14.944    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.331    14.613    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.433ns (21.473%)  route 1.584ns (78.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.519     5.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X30Y171        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.433     5.476 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.584     7.059    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X19Y167        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.412    14.761    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X19Y167        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.249    15.010    
                         clock uncertainty           -0.066    14.944    
    SLICE_X19Y167        FDCE (Recov_fdce_C_CLR)     -0.331    14.613    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  7.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.646     2.031    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X23Y167        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDCE (Prop_fdce_C_Q)         0.141     2.172 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.129     2.301    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X22Y166        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.921     2.427    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/MA_DCLK_I
    SLICE_X22Y166        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.382     2.046    
    SLICE_X22Y166        FDCE (Remov_fdce_C_CLR)     -0.092     1.954    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.038%)  route 0.165ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     2.330    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X37Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X37Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X37Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.038%)  route 0.165ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     2.330    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X37Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X37Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X37Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.038%)  route 0.165ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     2.330    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X37Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X37Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X37Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.038%)  route 0.165ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     2.330    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X37Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X37Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X37Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.038%)  route 0.165ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     2.330    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X37Y172        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X37Y172        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X37Y172        FDPE (Remov_fdpe_C_PRE)     -0.095     1.942    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.038%)  route 0.165ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.165     2.330    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X37Y172        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X37Y172        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X37Y172        FDPE (Remov_fdpe_C_PRE)     -0.095     1.942    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     2.334    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X36Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X36Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     2.334    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X36Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X36Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X35Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDPE (Prop_fdpe_C_Q)         0.141     2.165 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     2.334    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X36Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X36Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.389    





