// Seed: 3520560755
module module_0 (
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    inout logic id_6,
    output id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    input reg id_12,
    output logic id_13,
    output logic id_14,
    output logic id_15,
    input logic id_16
    , id_17,
    input logic id_18
);
  assign id_8 = 1;
  always @(*) begin
    id_12[1'b0] <= 1;
  end
  assign id_16 = 1 + {id_4};
  assign id_3  = 1;
endmodule
