Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  5 18:36:21 2026
| Host         : C27-5CG3121F3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       24          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-20  Warning           Non-clocked latch                                                 20          
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timeStep/is_decrement_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timeStep/is_increment_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: voltStep/is_decrement_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: voltStep/is_increment_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.164        0.000                      0                  154        0.124        0.000                      0                  154        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       20.226        0.000                      0                   95        0.124        0.000                      0                   95       19.500        0.000                       0                    63  
  clk_out2_clk_wiz_0                                        3.164        0.000                      0                   53        0.160        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.784        0.000                      0                   30        0.135        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.226ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.683ns  (logic 6.442ns (32.729%)  route 13.241ns (67.271%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.626    15.980    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.104 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.989    17.093    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]_4
    SLICE_X159Y135       LUT6 (Prop_lut6_I4_O)        0.124    17.217 r  video_inst/Inst_vga/vga_sig_gen/row_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    17.217    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                         clock pessimism              0.497    37.506    
                         clock uncertainty           -0.095    37.412    
    SLICE_X159Y135       FDRE (Setup_fdre_C_D)        0.031    37.443    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         37.443    
                         arrival time                         -17.217    
  -------------------------------------------------------------------
                         slack                                 20.226    

Slack (MET) :             20.266ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 6.442ns (32.821%)  route 13.186ns (67.179%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.636    15.990    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.114 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.924    17.038    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.124    17.162 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    17.162    video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.031    37.428    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         37.428    
                         arrival time                         -17.162    
  -------------------------------------------------------------------
                         slack                                 20.266    

Slack (MET) :             20.304ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.589ns  (logic 6.442ns (32.885%)  route 13.147ns (67.115%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.636    15.990    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.114 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.886    17.000    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X161Y132       LUT6 (Prop_lut6_I1_O)        0.124    17.124 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    17.124    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.031    37.428    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.428    
                         arrival time                         -17.124    
  -------------------------------------------------------------------
                         slack                                 20.304    

Slack (MET) :             20.306ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.585ns  (logic 6.442ns (32.892%)  route 13.143ns (67.108%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.636    15.990    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.114 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.882    16.996    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X161Y132       LUT6 (Prop_lut6_I2_O)        0.124    17.120 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    17.120    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.029    37.426    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                         -17.120    
  -------------------------------------------------------------------
                         slack                                 20.306    

Slack (MET) :             20.326ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.618ns  (logic 6.442ns (32.837%)  route 13.176ns (67.163%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.636    15.990    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.114 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.914    17.028    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y132       LUT6 (Prop_lut6_I5_O)        0.124    17.152 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    17.152    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.081    37.478    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                 20.326    

Slack (MET) :             20.333ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 6.442ns (32.856%)  route 13.165ns (67.144%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.636    15.990    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.114 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.903    17.017    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y132       LUT6 (Prop_lut6_I5_O)        0.124    17.141 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.141    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.077    37.474    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                 20.333    

Slack (MET) :             20.411ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.530ns  (logic 6.442ns (32.985%)  route 13.088ns (67.015%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.636    15.990    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.114 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.827    16.940    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124    17.064 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    17.064    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.707    37.010    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.077    37.476    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.476    
                         arrival time                         -17.064    
  -------------------------------------------------------------------
                         slack                                 20.411    

Slack (MET) :             20.428ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.554ns  (logic 6.466ns (33.067%)  route 13.088ns (66.933%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.636    15.990    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.114 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.827    16.940    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y134       LUT5 (Prop_lut5_I4_O)        0.148    17.088 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    17.088    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.707    37.010    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.118    37.517    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                         -17.088    
  -------------------------------------------------------------------
                         slack                                 20.428    

Slack (MET) :             20.456ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.538ns  (logic 6.470ns (33.114%)  route 13.068ns (66.886%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.422    15.776    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X161Y138       LUT6 (Prop_lut6_I4_O)        0.124    15.900 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           1.021    16.920    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X158Y134       LUT4 (Prop_lut4_I1_O)        0.152    17.072 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    17.072    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.497    37.505    
                         clock uncertainty           -0.095    37.411    
    SLICE_X158Y134       FDRE (Setup_fdre_C_D)        0.118    37.529    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.529    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                 20.456    

Slack (MET) :             20.462ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.445ns  (logic 6.442ns (33.129%)  route 13.003ns (66.871%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.828    -2.466    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=46, routed)          2.312     0.302    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y145       LUT5 (Prop_lut5_I2_O)        0.124     0.426 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121/O
                         net (fo=1, routed)           0.669     1.095    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_121_n_0
    SLICE_X156Y145       LUT6 (Prop_lut6_I4_O)        0.124     1.219 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_59/O
                         net (fo=32, routed)          1.124     2.343    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]_3
    SLICE_X156Y142       LUT3 (Prop_lut3_I2_O)        0.152     2.495 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_370/O
                         net (fo=4, routed)           0.760     3.254    video_inst/Inst_vga/col_map/dc_bias[3]_i_452_0[0]
    SLICE_X155Y141       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.988 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360/CO[3]
                         net (fo=1, routed)           0.000     3.988    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_360_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_287/CO[3]
                         net (fo=43, routed)          1.224     5.326    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_282[0]
    SLICE_X156Y144       LUT3 (Prop_lut3_I2_O)        0.150     5.476 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_319/O
                         net (fo=1, routed)           0.713     6.188    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_0[1]
    SLICE_X155Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640     6.828 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257/O[3]
                         net (fo=3, routed)           0.944     7.772    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_257_n_4
    SLICE_X153Y147       LUT3 (Prop_lut3_I2_O)        0.332     8.104 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_259/O
                         net (fo=2, routed)           1.102     9.206    video_inst/Inst_vga/col_map/dc_bias[3]_i_259_n_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I0_O)        0.348     9.554 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_219/O
                         net (fo=2, routed)           0.607    10.161    video_inst/Inst_vga/col_map/dc_bias[3]_i_219_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.489 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_223/O
                         net (fo=1, routed)           0.000    10.489    video_inst/Inst_vga/col_map/dc_bias[3]_i_223_n_0
    SLICE_X153Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.887 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.887    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_171_n_0
    SLICE_X153Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.109 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214/O[0]
                         net (fo=2, routed)           0.694    11.803    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_214_n_7
    SLICE_X157Y146       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.526 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[1]
                         net (fo=1, routed)           0.499    13.024    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X156Y146       LUT2 (Prop_lut2_I1_O)        0.303    13.327 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_115/O
                         net (fo=1, routed)           0.000    13.327    video_inst/Inst_vga/col_map/dc_bias[3]_i_21_2[3]
    SLICE_X156Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.728    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_0
    SLICE_X156Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.950 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57/O[0]
                         net (fo=1, routed)           0.314    14.265    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_57_n_7
    SLICE_X158Y146       LUT6 (Prop_lut6_I5_O)        0.299    14.564 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.666    15.229    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1
    SLICE_X162Y139       LUT6 (Prop_lut6_I1_O)        0.124    15.353 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=5, routed)           0.626    15.980    video_inst/Inst_vga/vga_sig_gen/row_counter/encoded_reg[1]
    SLICE_X162Y136       LUT6 (Prop_lut6_I1_O)        0.124    16.104 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.751    16.855    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][1]
    SLICE_X157Y134       LUT6 (Prop_lut6_I0_O)        0.124    16.979 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    16.979    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X157Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X157Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.497    37.505    
                         clock uncertainty           -0.095    37.411    
    SLICE_X157Y134       FDRE (Setup_fdre_C_D)        0.031    37.442    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.442    
                         arrival time                         -16.979    
  -------------------------------------------------------------------
                         slack                                 20.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.699    video_inst/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.076    -0.823    video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.700    video_inst/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.071    -0.828    video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.692    video_inst/inst_dvid/TDMS_encoder_blue_n_7
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.075    -0.824    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.679    video_inst/inst_dvid/TDMS_encoder_green_n_4
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.053    -0.846    video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.649    video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X159Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.445    -0.887    
    SLICE_X159Y133       FDRE (Hold_fdre_C_D)         0.070    -0.817    video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.120    -0.638    video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.444    -0.886    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.070    -0.816    video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.643    video_inst/inst_dvid/TDMS_encoder_blue_n_2
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out1
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism              0.430    -0.900    
    SLICE_X159Y135       FDRE (Hold_fdre_C_D)         0.075    -0.825    video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.493%)  route 0.089ns (37.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=7, routed)           0.089    -0.663    video_inst/inst_dvid/TDMS_encoder_red/p_1_in
    SLICE_X159Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.914    -1.331    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X159Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                         clock pessimism              0.444    -0.887    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.017    -0.870    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.625    video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.063    -0.836    video_inst/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.642    -0.901    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.596    video_inst/inst_dvid/TDMS_encoder_green_n_5
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.070    -0.815    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y138   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.089%)  route 3.330ns (78.911%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.380     0.776    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     0.900 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847     1.747    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.403     5.412    
                         clock uncertainty           -0.072     5.340    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.911    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.089%)  route 3.330ns (78.911%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.380     0.776    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     0.900 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847     1.747    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.403     5.412    
                         clock uncertainty           -0.072     5.340    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.911    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.089%)  route 3.330ns (78.911%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.380     0.776    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     0.900 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847     1.747    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.403     5.412    
                         clock uncertainty           -0.072     5.340    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.911    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.089%)  route 3.330ns (78.911%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.380     0.776    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     0.900 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847     1.747    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.403     5.412    
                         clock uncertainty           -0.072     5.340    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.911    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.089%)  route 3.330ns (78.911%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.380     0.776    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     0.900 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847     1.747    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.403     5.412    
                         clock uncertainty           -0.072     5.340    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.911    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.547%)  route 3.057ns (77.453%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.954     1.350    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y135       LUT3 (Prop_lut3_I1_O)        0.124     1.474 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.474    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.403     5.414    
                         clock uncertainty           -0.072     5.342    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.032     5.374    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.766ns (21.995%)  route 2.717ns (78.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.613     1.009    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.403     5.414    
                         clock uncertainty           -0.072     5.342    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     4.913    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.766ns (21.995%)  route 2.717ns (78.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.613     1.009    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.403     5.414    
                         clock uncertainty           -0.072     5.342    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     4.913    video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.890ns (22.576%)  route 3.052ns (77.424%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.949     1.345    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y135       LUT3 (Prop_lut3_I1_O)        0.124     1.469 r  video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.469    video_inst/inst_dvid/shift_green_1[3]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.403     5.414    
                         clock uncertainty           -0.072     5.342    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.031     5.373    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.373    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.920ns (23.161%)  route 3.052ns (76.839%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.821    -2.473    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.518    -1.955 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.277    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y151       LUT6 (Prop_lut6_I5_O)        0.124    -1.153 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.728    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y151       LUT5 (Prop_lut5_I0_O)        0.124    -0.604 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.949     1.345    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y135       LUT3 (Prop_lut3_I1_O)        0.154     1.499 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.499    video_inst/inst_dvid/shift_green_1[5]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.403     5.414    
                         clock uncertainty           -0.072     5.342    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.075     5.417    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  3.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.650    video_inst/inst_dvid/data1[6]
    SLICE_X162Y133       LUT3 (Prop_lut3_I0_O)        0.045    -0.605 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.605    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.445    -0.886    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.121    -0.765    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out2
    SLICE_X163Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y151       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.645    video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.442    -0.883    
    SLICE_X162Y151       FDRE (Hold_fdre_C_D)         0.063    -0.820    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_inst/inst_dvid/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.654    video_inst/inst_dvid/data1[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.045    -0.609 r  video_inst/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.609    video_inst/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.444    -0.887    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.091    -0.796    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.916%)  route 0.168ns (47.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.168    -0.590    video_inst/inst_dvid/shift_blue[9]
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.048    -0.542 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.542    video_inst/inst_dvid/shift_blue_0[7]
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.131    -0.753    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.604    video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X162Y151       FDRE (Hold_fdre_C_D)         0.059    -0.837    video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDRE (Prop_fdre_C_Q)         0.164    -0.732 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.611    video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y151       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X162Y151       FDRE (Hold_fdre_C_D)         0.052    -0.844    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  video_inst/inst_dvid/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.150    -0.601    video_inst/inst_dvid/data1[2]
    SLICE_X162Y133       LUT3 (Prop_lut3_I0_O)        0.098    -0.503 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.120    -0.780    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.178%)  route 0.199ns (48.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/inst_dvid/shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.199    -0.535    video_inst/inst_dvid/shift_blue[4]
    SLICE_X162Y135       LUT3 (Prop_lut3_I0_O)        0.045    -0.490 r  video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.490    video_inst/inst_dvid/shift_blue_0[2]
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.121    -0.778    video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.544    video_inst/inst_dvid/data1[5]
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.043    -0.501 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.107    -0.793    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.821%)  route 0.216ns (54.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.216    -0.541    video_inst/inst_dvid/shift_green[3]
    SLICE_X163Y135       LUT3 (Prop_lut3_I0_O)        0.042    -0.499 r  video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    video_inst/inst_dvid/shift_green_1[1]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X163Y135       FDRE (Hold_fdre_C_D)         0.107    -0.792    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.822    -2.472    video_inst/inst_dvid/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.016 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.939    -1.077    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.124    -0.953 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847    -0.106    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.822    -2.472    video_inst/inst_dvid/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.016 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.939    -1.077    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.124    -0.953 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847    -0.106    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.822    -2.472    video_inst/inst_dvid/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.016 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.939    -1.077    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.124    -0.953 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847    -0.106    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.822    -2.472    video_inst/inst_dvid/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.016 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.939    -1.077    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.124    -0.953 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847    -0.106    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.515%)  route 1.786ns (75.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.822    -2.472    video_inst/inst_dvid/clk_out1
    SLICE_X159Y133       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.016 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.939    -1.077    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.124    -0.953 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.847    -0.106    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.779ns (30.427%)  route 1.781ns (69.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.825    -2.469    video_inst/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478    -1.991 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.781    -0.210    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.301     0.091 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.091    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.032     5.141    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.779ns (31.395%)  route 1.702ns (68.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.825    -2.469    video_inst/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478    -1.991 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.702    -0.289    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.301     0.012 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.012    video_inst/inst_dvid/shift_green_1[2]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.031     5.140    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          5.140    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.807ns (32.161%)  route 1.702ns (67.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.825    -2.469    video_inst/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478    -1.991 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.702    -0.289    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.329     0.040 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.040    video_inst/inst_dvid/shift_green_1[4]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y135       FDRE (Setup_fdre_C_D)        0.075     5.184    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.419ns (19.331%)  route 1.749ns (80.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -2.467    video_inst/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           1.749    -0.299    video_inst/inst_dvid/latched_blue[8]
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)       -0.240     4.869    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.642ns (25.874%)  route 1.839ns (74.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.825    -2.469    video_inst/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.518    -1.951 r  video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           1.839    -0.112    video_inst/inst_dvid/latched_blue[4]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.124     0.012 r  video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.012    video_inst/inst_dvid/shift_blue_0[4]
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.079     5.188    video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  5.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.519%)  route 0.605ns (76.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.605    -0.153    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.045    -0.108 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.121    -0.243    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.190ns (22.861%)  route 0.641ns (77.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.641    -0.117    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.049    -0.068 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    video_inst/inst_dvid/shift_green_1[7]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X163Y135       FDRE (Hold_fdre_C_D)         0.107    -0.255    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.192ns (23.046%)  route 0.641ns (76.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.641    -0.117    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.051    -0.066 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    video_inst/inst_dvid/shift_green_1[5]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X163Y135       FDRE (Hold_fdre_C_D)         0.107    -0.255    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.488%)  route 0.641ns (77.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.641    -0.117    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y135       LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    video_inst/inst_dvid/shift_green_1[3]
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X163Y135       FDRE (Hold_fdre_C_D)         0.092    -0.270    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.227ns (25.908%)  route 0.649ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.649    -0.122    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.099    -0.023 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    video_inst/inst_dvid/shift_blue_0[0]
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.120    -0.242    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.187ns (21.050%)  route 0.701ns (78.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.701    -0.056    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.046    -0.010 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    video_inst/inst_dvid/shift_red[4]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.131    -0.233    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.961%)  route 0.701ns (79.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.701    -0.056    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.045    -0.011 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.120    -0.244    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.208ns (22.479%)  route 0.717ns (77.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.717    -0.018    video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.044     0.026 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.026    video_inst/inst_dvid/shift_blue_0[7]
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.131    -0.231    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.562%)  route 0.717ns (77.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out1
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.717    -0.018    video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.045     0.027 r  video_inst/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.027    video_inst/inst_dvid/shift_blue_0[5]
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.121    -0.241    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.128ns (15.229%)  route 0.713ns (84.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.713    -0.058    video_inst/inst_dvid/latched_blue[8]
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.017    -0.345    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.286    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 1.237ns (11.954%)  route 9.108ns (88.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.798    10.344    timeStep/process_q[10]_i_1_n_0
    SLICE_X160Y150       FDRE                                         r  timeStep/process_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 1.237ns (11.954%)  route 9.108ns (88.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.798    10.344    timeStep/process_q[10]_i_1_n_0
    SLICE_X160Y150       FDRE                                         r  timeStep/process_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 1.237ns (11.954%)  route 9.108ns (88.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.798    10.344    timeStep/process_q[10]_i_1_n_0
    SLICE_X160Y150       FDRE                                         r  timeStep/process_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 1.237ns (11.954%)  route 9.108ns (88.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.798    10.344    timeStep/process_q[10]_i_1_n_0
    SLICE_X160Y150       FDRE                                         r  timeStep/process_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 1.237ns (11.954%)  route 9.108ns (88.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.798    10.344    timeStep/process_q[10]_i_1_n_0
    SLICE_X160Y150       FDRE                                         r  timeStep/process_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 1.237ns (11.959%)  route 9.103ns (88.041%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.793    10.340    timeStep/process_q[10]_i_1_n_0
    SLICE_X161Y150       FDRE                                         r  timeStep/process_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 1.237ns (11.959%)  route 9.103ns (88.041%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.793    10.340    timeStep/process_q[10]_i_1_n_0
    SLICE_X161Y150       FDRE                                         r  timeStep/process_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 1.237ns (11.959%)  route 9.103ns (88.041%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.793    10.340    timeStep/process_q[10]_i_1_n_0
    SLICE_X161Y150       FDRE                                         r  timeStep/process_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 1.237ns (11.959%)  route 9.103ns (88.041%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.793    10.340    timeStep/process_q[10]_i_1_n_0
    SLICE_X161Y150       FDRE                                         r  timeStep/process_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 1.237ns (11.959%)  route 9.103ns (88.041%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           8.310     9.395    timeStep/btn_IBUF[1]
    SLICE_X160Y153       LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  timeStep/process_q[10]_i_1/O
                         net (fo=10, routed)          0.793    10.340    timeStep/process_q[10]_i_1_n_0
    SLICE_X161Y150       FDRE                                         r  timeStep/process_q_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timeStep/process_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y150       FDRE                         0.000     0.000 r  timeStep/process_q_reg[6]/C
    SLICE_X160Y150       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[6]/Q
                         net (fo=3, routed)           0.140     0.281    timeStep/process_q_reg[6]
    SLICE_X159Y150       LDCE                                         r  timeStep/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.337%)  route 0.157ns (52.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y150       FDRE                         0.000     0.000 r  timeStep/process_q_reg[4]/C
    SLICE_X160Y150       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[4]/Q
                         net (fo=5, routed)           0.157     0.298    timeStep/process_q_reg[4]
    SLICE_X160Y149       LDCE                                         r  timeStep/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltStep/process_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltStep/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (54.005%)  route 0.140ns (45.995%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDRE                         0.000     0.000 r  voltStep/process_q_reg[7]/C
    SLICE_X158Y150       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  voltStep/process_q_reg[7]/Q
                         net (fo=5, routed)           0.140     0.304    voltStep/process_q_reg[7]
    SLICE_X159Y148       LDCE                                         r  voltStep/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltStep/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltStep/q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.148ns (48.047%)  route 0.160ns (51.953%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDRE                         0.000     0.000 r  voltStep/process_q_reg[9]/C
    SLICE_X158Y150       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  voltStep/process_q_reg[9]/Q
                         net (fo=3, routed)           0.160     0.308    voltStep/process_q_reg[9]
    SLICE_X159Y149       LDCE                                         r  voltStep/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltStep/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltStep/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.818%)  route 0.210ns (62.182%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y150       FDRE                         0.000     0.000 r  voltStep/process_q_reg[5]/C
    SLICE_X157Y150       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  voltStep/process_q_reg[5]/Q
                         net (fo=4, routed)           0.210     0.338    voltStep/process_q_reg[5]
    SLICE_X159Y149       LDCE                                         r  voltStep/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltStep/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltStep/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.669%)  route 0.141ns (40.331%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDRE                         0.000     0.000 r  voltStep/process_q_reg[1]/C
    SLICE_X158Y150       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  voltStep/process_q_reg[1]/Q
                         net (fo=8, routed)           0.141     0.305    voltStep/process_q_reg[1]
    SLICE_X157Y150       LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  voltStep/process_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.350    voltStep/plusOp[6]
    SLICE_X157Y150       FDRE                                         r  voltStep/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y150       FDRE                         0.000     0.000 r  timeStep/process_q_reg[10]/C
    SLICE_X161Y150       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[10]/Q
                         net (fo=2, routed)           0.167     0.308    timeStep/process_q_reg[10]
    SLICE_X161Y150       LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  timeStep/process_q[10]_i_2/O
                         net (fo=1, routed)           0.000     0.353    timeStep/plusOp[10]
    SLICE_X161Y150       FDRE                                         r  timeStep/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.601%)  route 0.215ns (60.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y150       FDRE                         0.000     0.000 r  timeStep/process_q_reg[2]/C
    SLICE_X160Y150       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[2]/Q
                         net (fo=7, routed)           0.215     0.356    timeStep/process_q_reg[2]
    SLICE_X160Y149       LDCE                                         r  timeStep/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.128ns (35.617%)  route 0.231ns (64.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y150       FDRE                         0.000     0.000 r  timeStep/process_q_reg[8]/C
    SLICE_X161Y150       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timeStep/process_q_reg[8]/Q
                         net (fo=4, routed)           0.231     0.359    timeStep/process_q_reg[8]
    SLICE_X161Y149       LDCE                                         r  timeStep/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.114%)  route 0.178ns (48.886%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y150       FDRE                         0.000     0.000 r  timeStep/process_q_reg[1]/C
    SLICE_X161Y150       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[1]/Q
                         net (fo=8, routed)           0.178     0.319    timeStep/process_q_reg[1]
    SLICE_X160Y150       LUT6 (Prop_lut6_I3_O)        0.045     0.364 r  timeStep/process_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.364    timeStep/plusOp[6]
    SLICE_X160Y150       FDRE                                         r  timeStep/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     5.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.212ns  (logic 1.452ns (11.890%)  route 10.760ns (88.110%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.124     9.960 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           1.015    10.975    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.989    12.088    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]_4
    SLICE_X159Y135       LUT6 (Prop_lut6_I4_O)        0.124    12.212 r  video_inst/Inst_vga/vga_sig_gen/row_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    12.212    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.184ns  (logic 1.680ns (13.789%)  route 10.504ns (86.211%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT5 (Prop_lut5_I4_O)        0.150     9.986 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.824    10.809    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.326    11.135 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.924    12.060    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.124    12.184 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.184    video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.173ns  (logic 1.680ns (13.800%)  route 10.493ns (86.200%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT5 (Prop_lut5_I4_O)        0.150     9.986 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.824    10.809    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.326    11.135 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.914    12.049    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y132       LUT6 (Prop_lut6_I5_O)        0.124    12.173 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.173    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.162ns  (logic 1.680ns (13.813%)  route 10.482ns (86.187%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT5 (Prop_lut5_I4_O)        0.150     9.986 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.824    10.809    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.326    11.135 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.903    12.038    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y132       LUT6 (Prop_lut6_I5_O)        0.124    12.162 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.162    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.145ns  (logic 1.680ns (13.833%)  route 10.465ns (86.167%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT5 (Prop_lut5_I4_O)        0.150     9.986 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.824    10.809    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.326    11.135 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.886    12.021    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X161Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.145 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.145    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.141ns  (logic 1.680ns (13.837%)  route 10.461ns (86.163%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT5 (Prop_lut5_I4_O)        0.150     9.986 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.824    10.809    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.326    11.135 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.882    12.017    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X161Y132       LUT6 (Prop_lut6_I2_O)        0.124    12.141 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.141    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.110ns  (logic 1.704ns (14.071%)  route 10.406ns (85.929%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT5 (Prop_lut5_I4_O)        0.150     9.986 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.824    10.809    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.326    11.135 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.827    11.962    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y134       LUT5 (Prop_lut5_I4_O)        0.148    12.110 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.110    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.707    -2.990    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.086ns  (logic 1.680ns (13.900%)  route 10.406ns (86.100%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT5 (Prop_lut5_I4_O)        0.150     9.986 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.824    10.809    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.326    11.135 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__0/O
                         net (fo=8, routed)           0.827    11.962    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124    12.086 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.086    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.707    -2.990    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.975ns  (logic 1.452ns (12.125%)  route 10.523ns (87.875%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.124     9.960 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           1.015    10.975    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.752    11.851    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I0_O)        0.124    11.975 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.975    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.974ns  (logic 1.452ns (12.126%)  route 10.522ns (87.874%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.756     9.836    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.124     9.960 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           1.015    10.975    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_4_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.751    11.850    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][1]
    SLICE_X157Y134       LUT6 (Prop_lut6_I0_O)        0.124    11.974 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    11.974    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X157Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.705    -2.992    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X157Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.231ns (12.573%)  route 1.606ns (87.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n_IBUF
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.045     1.711 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.125     1.837    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y137       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y137       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.231ns (12.573%)  route 1.606ns (87.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n_IBUF
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.045     1.711 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.125     1.837    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y137       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y137       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.229ns (12.281%)  route 1.635ns (87.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n_IBUF
    SLICE_X157Y137       LUT1 (Prop_lut1_I0_O)        0.043     1.709 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=30, routed)          0.155     1.864    video_inst/Inst_vga/vga_sig_gen/row_counter/SR[0]
    SLICE_X157Y137       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y137       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.231ns (12.217%)  route 1.659ns (87.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n_IBUF
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.045     1.711 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.179     1.890    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.231ns (12.217%)  route 1.659ns (87.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n_IBUF
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.045     1.711 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.179     1.890    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 voltStep/q_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.931ns  (logic 0.709ns (36.715%)  route 1.222ns (63.285%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y149       LDCE                         0.000     0.000 r  voltStep/q_reg[8]/G
    SLICE_X159Y149       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  voltStep/q_reg[8]/Q
                         net (fo=3, routed)           0.076     0.234    voltStep/volt_trigger_value[8]
    SLICE_X158Y149       LUT4 (Prop_lut4_I2_O)        0.045     0.279 r  voltStep/dc_bias[3]_i_142/O
                         net (fo=1, routed)           0.000     0.279    video_inst/Inst_vga/col_map/dc_bias[3]_i_31[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.345 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_77/O[1]
                         net (fo=3, routed)           0.108     0.453    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_9_1[1]
    SLICE_X157Y149       LUT6 (Prop_lut6_I0_O)        0.108     0.561 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.000     0.561    video_inst/Inst_vga/col_map/dc_bias[3]_i_3__1_0[0]
    SLICE_X157Y149       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.689 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.299     0.988    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_2_3[0]
    SLICE_X160Y144       LUT5 (Prop_lut5_I0_O)        0.114     1.102 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__1/O
                         net (fo=5, routed)           0.500     1.602    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__1_n_0
    SLICE_X161Y138       LUT6 (Prop_lut6_I0_O)        0.045     1.647 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_2__1/O
                         net (fo=5, routed)           0.239     1.886    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X158Y134       LUT5 (Prop_lut5_I1_O)        0.045     1.931 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.931    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.914    -1.331    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.229ns (11.846%)  route 1.703ns (88.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n_IBUF
    SLICE_X157Y137       LUT1 (Prop_lut1_I0_O)        0.043     1.709 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=30, routed)          0.223     1.932    video_inst/Inst_vga/vga_sig_gen/row_counter/SR[0]
    SLICE_X157Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.229ns (11.846%)  route 1.703ns (88.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n_IBUF
    SLICE_X157Y137       LUT1 (Prop_lut1_I0_O)        0.043     1.709 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=30, routed)          0.223     1.932    video_inst/Inst_vga/vga_sig_gen/row_counter/SR[0]
    SLICE_X157Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 voltStep/q_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.709ns (36.689%)  route 1.223ns (63.311%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y149       LDCE                         0.000     0.000 r  voltStep/q_reg[8]/G
    SLICE_X159Y149       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  voltStep/q_reg[8]/Q
                         net (fo=3, routed)           0.076     0.234    voltStep/volt_trigger_value[8]
    SLICE_X158Y149       LUT4 (Prop_lut4_I2_O)        0.045     0.279 r  voltStep/dc_bias[3]_i_142/O
                         net (fo=1, routed)           0.000     0.279    video_inst/Inst_vga/col_map/dc_bias[3]_i_31[1]
    SLICE_X158Y149       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.345 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_77/O[1]
                         net (fo=3, routed)           0.108     0.453    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_9_1[1]
    SLICE_X157Y149       LUT6 (Prop_lut6_I0_O)        0.108     0.561 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.000     0.561    video_inst/Inst_vga/col_map/dc_bias[3]_i_3__1_0[0]
    SLICE_X157Y149       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.689 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.299     0.988    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_2_3[0]
    SLICE_X160Y144       LUT5 (Prop_lut5_I0_O)        0.114     1.102 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__1/O
                         net (fo=5, routed)           0.562     1.665    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_3__1_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I0_O)        0.045     1.710 f  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.178     1.887    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.045     1.932 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     1.932    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.229ns (11.842%)  route 1.704ns (88.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=7, routed)           1.480     1.666    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n_IBUF
    SLICE_X157Y137       LUT1 (Prop_lut1_I0_O)        0.043     1.709 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=30, routed)          0.224     1.933    video_inst/Inst_vga/vga_sig_gen/row_counter/SR[0]
    SLICE_X156Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y138       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C





