<stg><name>backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="922" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="4" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:13 %dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val

]]></Node>
<StgValue><ssdm name="dL_dy_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:14 %sext_ln103 = sext i16 %dL_dy_val_read

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:15 %mul_ln103 = mul i24 %sext_ln103, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln103, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:17 %delta = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln103, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:18 %sext_ln103_1 = sext i14 %delta

]]></Node>
<StgValue><ssdm name="sext_ln103_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:19 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln103, i32 9

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="24">
<![CDATA[
entry_ifconv:20 %trunc_ln103 = trunc i24 %mul_ln103

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:21 %icmp_ln103 = icmp_ne  i9 %trunc_ln103, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln103, i32 10

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %or_ln103 = or i1 %tmp_62, i1 %icmp_ln103

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:24 %and_ln103 = and i1 %or_ln103, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:25 %zext_ln103 = zext i1 %and_ln103

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:26 %delta_1 = add i15 %sext_ln103_1, i15 %zext_ln103

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3">
<![CDATA[
entry_ifconv:38 %k = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="3">
<![CDATA[
entry_ifconv:39 %trunc_ln109 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:40 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:42 %u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0

]]></Node>
<StgValue><ssdm name="u_index"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:43 %zext_ln113_2 = zext i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:44 %LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="LUT_B0_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:45 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:0 %LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="LUT_B1_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:0 %LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="LUT_B2_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:0 %LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="LUT_B3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:27 %sext_ln103_2 = sext i15 %delta_1

]]></Node>
<StgValue><ssdm name="sext_ln103_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:28 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln103_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %xor_ln103 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:30 %or_ln103_2 = or i1 %tmp_63, i1 %xor_ln103

]]></Node>
<StgValue><ssdm name="or_ln103_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %xor_ln103_1 = xor i1 %tmp, i1 %or_ln103_2

]]></Node>
<StgValue><ssdm name="xor_ln103_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %xor_ln103_2 = xor i1 %xor_ln103_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln103_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:33 %or_ln103_1 = or i1 %tmp_63, i1 %xor_ln103_2

]]></Node>
<StgValue><ssdm name="or_ln103_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %and_ln103_1 = and i1 %or_ln103_1, i1 %xor_ln103

]]></Node>
<StgValue><ssdm name="and_ln103_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:35 %delta_2 = select i1 %and_ln103_1, i16 32767, i16 %sext_ln103_2

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="16">
<![CDATA[
entry_ifconv:36 %sext_ln109 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:37 %sext_ln109_1 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="1">
<![CDATA[
entry_ifconv:41 %zext_ln109 = zext i1 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:45 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:46 %zext_ln113_3 = zext i8 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:47 %mul_ln113 = mul i24 %sext_ln109_1, i24 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:48 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:49 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:50 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:51 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:52 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:53 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:54 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:55 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:2 %zext_ln114_4 = zext i10 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:3 %mul_ln114 = mul i26 %zext_ln114_4, i26 %sext_ln109

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:4 %add_ln114 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:5 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:6 %zext_ln114 = zext i1 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:2 %zext_ln115_4 = zext i10 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="zext_ln115_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:3 %mul_ln115 = mul i26 %zext_ln115_4, i26 %sext_ln109

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:4 %add_ln115 = add i3 %k, i3 2

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:5 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:6 %zext_ln115 = zext i1 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:2 %zext_ln116_4 = zext i8 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:3 %mul_ln116 = mul i24 %zext_ln116_4, i24 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:4 %add_ln116 = add i3 %k, i3 3

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:5 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln116, i32 2

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:6 %zext_ln116 = zext i1 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3">
<![CDATA[
for.inc:0 %k_2 = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="2" op_0_bw="3">
<![CDATA[
for.inc:1 %trunc_ln109_1 = trunc i3 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc:2 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8">
<![CDATA[
for.inc:4 %u_index_1 = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1

]]></Node>
<StgValue><ssdm name="u_index_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="8">
<![CDATA[
for.inc:5 %zext_ln113_4 = zext i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:6 %LUT_B0_addr_2 = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8">
<![CDATA[
for.inc:7 %LUT_B0_load_1 = load i8 %LUT_B0_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B0_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:0 %LUT_B1_addr_2 = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:1 %LUT_B1_load_1 = load i8 %LUT_B1_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B1_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:0 %LUT_B2_addr_2 = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:1 %LUT_B2_load_1 = load i8 %LUT_B2_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B2_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:0 %LUT_B3_addr_2 = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:1 %LUT_B3_load_1 = load i8 %LUT_B3_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B3_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:12 %specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:52 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:53 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:54 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:55 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
entry_ifconv:56 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i16 0, i2 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:57 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="26">
<![CDATA[
entry_ifconv:58 %sext_ln113 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="24">
<![CDATA[
entry_ifconv:59 %sext_ln113_1 = sext i24 %mul_ln113

]]></Node>
<StgValue><ssdm name="sext_ln113_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="24">
<![CDATA[
entry_ifconv:60 %sext_ln113_2 = sext i24 %mul_ln113

]]></Node>
<StgValue><ssdm name="sext_ln113_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:61 %sub_ln113 = sub i27 %sext_ln113, i27 %sext_ln113_2

]]></Node>
<StgValue><ssdm name="sub_ln113"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:62 %icmp_ln113 = icmp_eq  i26 %shl_ln, i26 %sext_ln113_1

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:63 %br_ln113 = br i1 %icmp_ln113, void %if.end.i.i511, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.238:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.238:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit35

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.137:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.137:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit35

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.036:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.036:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit35

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.339:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
<literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.339:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit35

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:0 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 26

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i511:1 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:2 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 9

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i511:3 %trunc_ln113 = trunc i27 %sub_ln113

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i511:4 %icmp_ln113_2 = icmp_ne  i9 %trunc_ln113, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:5 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 25

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:6 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 10

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:7 %or_ln113 = or i1 %tmp_69, i1 %icmp_ln113_2

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:8 %and_ln113 = and i1 %or_ln113, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln113"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i511:9 %zext_ln113 = zext i1 %and_ln113

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i511:10 %add_ln113 = add i16 %trunc_ln4, i16 %zext_ln113

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i511:11 %switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.0, i2 1, void %V42.i.i22.i.i482680.case.1, i2 2, void %V42.i.i22.i.i482680.case.2

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:15 %tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4, i16 0, i2 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:16 %shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_47, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:17 %sext_ln114 = sext i26 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:18 %sext_ln114_1 = sext i26 %mul_ln114

]]></Node>
<StgValue><ssdm name="sext_ln114_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:19 %sub_ln114 = sub i27 %sext_ln114, i27 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="sub_ln114"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:20 %icmp_ln114 = icmp_eq  i26 %shl_ln1, i26 %mul_ln114

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:21 %br_ln114 = br i1 %icmp_ln114, void %if.end.i.i319, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.253:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.253:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.152:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.152:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.354:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.354:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.051:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.051:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit50

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:0 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 26

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i319:1 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:2 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i319:3 %trunc_ln114 = trunc i27 %sub_ln114

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i319:4 %icmp_ln114_1 = icmp_ne  i9 %trunc_ln114, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:5 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 25

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:6 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 10

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:7 %or_ln114 = or i1 %tmp_76, i1 %icmp_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:8 %and_ln114 = and i1 %or_ln114, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln114"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i319:9 %zext_ln114_1 = zext i1 %and_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i319:10 %add_ln114_1 = add i16 %trunc_ln5, i16 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i319:11 %switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.0, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.1, i2 1, void %V42.i.i22.i.i290706.case.2

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:15 %tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5, i16 0, i2 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:16 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_48, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:17 %sext_ln115 = sext i26 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:18 %sext_ln115_1 = sext i26 %mul_ln115

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:19 %sub_ln115 = sub i27 %sext_ln115, i27 %sext_ln115_1

]]></Node>
<StgValue><ssdm name="sub_ln115"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:20 %icmp_ln115 = icmp_eq  i26 %shl_ln2, i26 %mul_ln115

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:21 %br_ln115 = br i1 %icmp_ln115, void %if.end.i.i127, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.268:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.268:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit65

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.369:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.369:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit65

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.066:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.066:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit65

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.167:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.167:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit65

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:0 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 26

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i127:1 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:2 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i127:3 %trunc_ln115 = trunc i27 %sub_ln115

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i127:4 %icmp_ln115_1 = icmp_ne  i9 %trunc_ln115, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:5 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 25

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:6 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 10

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:7 %or_ln115 = or i1 %tmp_83, i1 %icmp_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:8 %and_ln115 = and i1 %or_ln115, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i127:9 %zext_ln115_1 = zext i1 %and_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i127:10 %add_ln115_1 = add i16 %trunc_ln6, i16 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i127:11 %switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.1, i2 2, void %V42.i.i22.i.i98733.case.0, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:15 %tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6, i16 0, i2 %trunc_ln109

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:16 %shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_49, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:17 %sext_ln116 = sext i26 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="26" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:18 %sext_ln116_1 = sext i24 %mul_ln116

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:19 %sext_ln116_2 = sext i24 %mul_ln116

]]></Node>
<StgValue><ssdm name="sext_ln116_2"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:20 %sub_ln116 = sub i27 %sext_ln116, i27 %sext_ln116_2

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:21 %icmp_ln116 = icmp_eq  i26 %shl_ln3, i26 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:22 %br_ln116 = br i1 %icmp_ln116, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.384:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.384:1 %br_ln116 = br void %V42.i.i22.i.i760.exit80

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.182:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.182:1 %br_ln116 = br void %V42.i.i22.i.i760.exit80

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.081:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.081:1 %br_ln116 = br void %V42.i.i22.i.i760.exit80

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.283:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.283:1 %br_ln116 = br void %V42.i.i22.i.i760.exit80

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:0 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 26

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:1 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln116, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:2 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i:3 %trunc_ln116 = trunc i27 %sub_ln116

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:4 %icmp_ln116_1 = icmp_ne  i9 %trunc_ln116, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln116_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:5 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 25

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:6 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 10

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:7 %or_ln116 = or i1 %tmp_90, i1 %icmp_ln116_1

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:8 %and_ln116 = and i1 %or_ln116, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i:9 %zext_ln116_1 = zext i1 %and_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:10 %add_ln116_1 = add i16 %trunc_ln7, i16 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i:11 %switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0, i2 2, void %V42.i.i22.i.i760.case.1, i2 0, void %V42.i.i22.i.i760.case.3

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="1">
<![CDATA[
for.inc:3 %zext_ln109_1 = zext i1 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8">
<![CDATA[
for.inc:7 %LUT_B0_load_1 = load i8 %LUT_B0_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B0_load_1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="8">
<![CDATA[
for.inc:8 %zext_ln113_5 = zext i8 %LUT_B0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc:9 %mul_ln113_1 = mul i24 %zext_ln113_5, i24 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="1">
<![CDATA[
for.inc:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="1">
<![CDATA[
for.inc:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1">
<![CDATA[
for.inc:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="1">
<![CDATA[
for.inc:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:1 %LUT_B1_load_1 = load i8 %LUT_B1_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B1_load_1"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:2 %zext_ln114_5 = zext i10 %LUT_B1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:3 %mul_ln114_1 = mul i26 %zext_ln114_5, i26 %sext_ln109

]]></Node>
<StgValue><ssdm name="mul_ln114_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:4 %add_ln114_2 = add i3 %k_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:5 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:6 %zext_ln114_2 = zext i1 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:1 %LUT_B2_load_1 = load i8 %LUT_B2_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B2_load_1"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:2 %zext_ln115_5 = zext i10 %LUT_B2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln115_5"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:3 %mul_ln115_1 = mul i26 %zext_ln115_5, i26 %sext_ln109

]]></Node>
<StgValue><ssdm name="mul_ln115_1"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:4 %add_ln115_2 = add i3 %k_2, i3 2

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:5 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:6 %zext_ln115_2 = zext i1 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:1 %LUT_B3_load_1 = load i8 %LUT_B3_addr_2

]]></Node>
<StgValue><ssdm name="LUT_B3_load_1"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:2 %zext_ln116_5 = zext i8 %LUT_B3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:3 %mul_ln116_1 = mul i24 %zext_ln116_5, i24 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="mul_ln116_1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:4 %add_ln116_2 = add i3 %k_2, i3 3

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:5 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln116_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:6 %zext_ln116_2 = zext i1 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i509:0 %switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.339, i2 0, void %V42.i.i22.i.i482680.case.036, i2 1, void %V42.i.i22.i.i482680.case.137, i2 2, void %V42.i.i22.i.i482680.case.238

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:0 %store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:0 %store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0:0 %store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:0 %store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:0 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113, i32 15

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:1 %xor_ln113 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:2 %or_ln113_6 = or i1 %tmp_70, i1 %xor_ln113

]]></Node>
<StgValue><ssdm name="or_ln113_6"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:3 %xor_ln113_2 = xor i1 %tmp_65, i1 %or_ln113_6

]]></Node>
<StgValue><ssdm name="xor_ln113_2"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:4 %xor_ln113_1 = xor i1 %tmp_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_1"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:5 %xor_ln113_3 = xor i1 %xor_ln113_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_3"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:6 %or_ln113_1 = or i1 %tmp_70, i1 %xor_ln113_3

]]></Node>
<StgValue><ssdm name="or_ln113_1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:7 %and_ln113_1 = and i1 %or_ln113_1, i1 %xor_ln113_1

]]></Node>
<StgValue><ssdm name="and_ln113_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:8 %or_ln113_8 = or i1 %tmp_68, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="or_ln113_8"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:9 %xor_ln113_4 = xor i1 %or_ln113_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_4"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:10 %and_ln113_2 = and i1 %tmp_65, i1 %xor_ln113_4

]]></Node>
<StgValue><ssdm name="and_ln113_2"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:11 %or_ln113_2 = or i1 %and_ln113_2, i1 %and_ln113_1

]]></Node>
<StgValue><ssdm name="or_ln113_2"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:12 %br_ln113 = br i1 %or_ln113_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588:0 %br_ln113 = br i1 %and_ln113_1, void %if.else.i.i.i596, void %if.then2.i.i.i595

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596:0 %br_ln113 = br i1 %and_ln113_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i600:0 %switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.329, i2 0, void %V42.i.i22.i.i482680.case.026, i2 1, void %V42.i.i22.i.i482680.case.127, i2 2, void %V42.i.i22.i.i482680.case.228

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i595:0 %switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.334, i2 0, void %V42.i.i22.i.i482680.case.031, i2 1, void %V42.i.i22.i.i482680.case.132, i2 2, void %V42.i.i22.i.i482680.case.233

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i317:0 %switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.051, i2 2, void %V42.i.i22.i.i290706.case.354, i2 0, void %V42.i.i22.i.i290706.case.152, i2 1, void %V42.i.i22.i.i290706.case.253

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0:0 %store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:0 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:1 %xor_ln114 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:2 %or_ln114_6 = or i1 %tmp_77, i1 %xor_ln114

]]></Node>
<StgValue><ssdm name="or_ln114_6"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:3 %xor_ln114_2 = xor i1 %tmp_72, i1 %or_ln114_6

]]></Node>
<StgValue><ssdm name="xor_ln114_2"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:4 %xor_ln114_1 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:5 %xor_ln114_3 = xor i1 %xor_ln114_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_3"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:6 %or_ln114_1 = or i1 %tmp_77, i1 %xor_ln114_3

]]></Node>
<StgValue><ssdm name="or_ln114_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:7 %and_ln114_1 = and i1 %or_ln114_1, i1 %xor_ln114_1

]]></Node>
<StgValue><ssdm name="and_ln114_1"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:8 %or_ln114_8 = or i1 %tmp_75, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="or_ln114_8"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:9 %xor_ln114_4 = xor i1 %or_ln114_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_4"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:10 %and_ln114_2 = and i1 %tmp_72, i1 %xor_ln114_4

]]></Node>
<StgValue><ssdm name="and_ln114_2"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:11 %or_ln114_2 = or i1 %and_ln114_2, i1 %and_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114_2"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:12 %br_ln114 = br i1 %or_ln114_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396:0 %br_ln114 = br i1 %and_ln114_1, void %if.else.i.i.i404, void %if.then2.i.i.i403

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404:0 %br_ln114 = br i1 %and_ln114_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i408:0 %switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.041, i2 2, void %V42.i.i22.i.i290706.case.344, i2 0, void %V42.i.i22.i.i290706.case.142, i2 1, void %V42.i.i22.i.i290706.case.243

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i403:0 %switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.046, i2 2, void %V42.i.i22.i.i290706.case.349, i2 0, void %V42.i.i22.i.i290706.case.147, i2 1, void %V42.i.i22.i.i290706.case.248

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i125:0 %switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.167, i2 2, void %V42.i.i22.i.i98733.case.066, i2 1, void %V42.i.i22.i.i98733.case.369, i2 0, void %V42.i.i22.i.i98733.case.268

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1:0 %store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:0 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:1 %xor_ln115 = xor i1 %tmp_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:2 %or_ln115_6 = or i1 %tmp_84, i1 %xor_ln115

]]></Node>
<StgValue><ssdm name="or_ln115_6"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:3 %xor_ln115_2 = xor i1 %tmp_79, i1 %or_ln115_6

]]></Node>
<StgValue><ssdm name="xor_ln115_2"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:4 %xor_ln115_1 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:5 %xor_ln115_3 = xor i1 %xor_ln115_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_3"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:6 %or_ln115_1 = or i1 %tmp_84, i1 %xor_ln115_3

]]></Node>
<StgValue><ssdm name="or_ln115_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:7 %and_ln115_1 = and i1 %or_ln115_1, i1 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="and_ln115_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:8 %or_ln115_8 = or i1 %tmp_82, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="or_ln115_8"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:9 %xor_ln115_4 = xor i1 %or_ln115_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_4"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:10 %and_ln115_2 = and i1 %tmp_79, i1 %xor_ln115_4

]]></Node>
<StgValue><ssdm name="and_ln115_2"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:11 %or_ln115_2 = or i1 %and_ln115_2, i1 %and_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115_2"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:12 %br_ln115 = br i1 %or_ln115_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204:0 %br_ln115 = br i1 %and_ln115_1, void %if.else.i.i.i212, void %if.then2.i.i.i211

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212:0 %br_ln115 = br i1 %and_ln115_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i216:0 %switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.157, i2 2, void %V42.i.i22.i.i98733.case.056, i2 1, void %V42.i.i22.i.i98733.case.359, i2 0, void %V42.i.i22.i.i98733.case.258

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i211:0 %switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.162, i2 2, void %V42.i.i22.i.i98733.case.061, i2 1, void %V42.i.i22.i.i98733.case.364, i2 0, void %V42.i.i22.i.i98733.case.263

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.283, i2 1, void %V42.i.i22.i.i760.case.081, i2 2, void %V42.i.i22.i.i760.case.182, i2 0, void %V42.i.i22.i.i760.case.384

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:0 %store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:1 %br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1:0 %store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1:1 %br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0:0 %store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0:1 %br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:0 %store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:1 %br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:0 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln116_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:1 %xor_ln116 = xor i1 %tmp_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:2 %or_ln116_6 = or i1 %tmp_91, i1 %xor_ln116

]]></Node>
<StgValue><ssdm name="or_ln116_6"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:3 %xor_ln116_2 = xor i1 %tmp_86, i1 %or_ln116_6

]]></Node>
<StgValue><ssdm name="xor_ln116_2"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:4 %xor_ln116_1 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_1"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:5 %xor_ln116_3 = xor i1 %xor_ln116_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_3"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:6 %or_ln116_1 = or i1 %tmp_91, i1 %xor_ln116_3

]]></Node>
<StgValue><ssdm name="or_ln116_1"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:7 %and_ln116_1 = and i1 %or_ln116_1, i1 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="and_ln116_1"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:8 %or_ln116_8 = or i1 %tmp_89, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="or_ln116_8"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:9 %xor_ln116_4 = xor i1 %or_ln116_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_4"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:10 %and_ln116_2 = and i1 %tmp_86, i1 %xor_ln116_4

]]></Node>
<StgValue><ssdm name="and_ln116_2"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:11 %or_ln116_2 = or i1 %and_ln116_2, i1 %and_ln116_1

]]></Node>
<StgValue><ssdm name="or_ln116_2"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:12 %br_ln116 = br i1 %or_ln116_2, void %for.inc, void %if.end.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25:0 %br_ln116 = br i1 %and_ln116_1, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln116 = br i1 %and_ln116_2, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i:0 %switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.273, i2 1, void %V42.i.i22.i.i760.case.071, i2 2, void %V42.i.i22.i.i760.case.172, i2 0, void %V42.i.i22.i.i760.case.374

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i:0 %switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.278, i2 1, void %V42.i.i22.i.i760.case.076, i2 2, void %V42.i.i22.i.i760.case.177, i2 0, void %V42.i.i22.i.i760.case.379

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="1">
<![CDATA[
for.inc:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="1">
<![CDATA[
for.inc:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1">
<![CDATA[
for.inc:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="1">
<![CDATA[
for.inc:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.inc:18 %tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i16 0, i2 %trunc_ln109_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc:19 %shl_ln113_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_50, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln113_1"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="27" op_0_bw="26">
<![CDATA[
for.inc:20 %sext_ln113_3 = sext i26 %shl_ln113_1

]]></Node>
<StgValue><ssdm name="sext_ln113_3"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="26" op_0_bw="24">
<![CDATA[
for.inc:21 %sext_ln113_4 = sext i24 %mul_ln113_1

]]></Node>
<StgValue><ssdm name="sext_ln113_4"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="27" op_0_bw="24">
<![CDATA[
for.inc:22 %sext_ln113_5 = sext i24 %mul_ln113_1

]]></Node>
<StgValue><ssdm name="sext_ln113_5"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:23 %sub_ln113_1 = sub i27 %sext_ln113_3, i27 %sext_ln113_5

]]></Node>
<StgValue><ssdm name="sub_ln113_1"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc:24 %icmp_ln113_3 = icmp_eq  i26 %shl_ln113_1, i26 %sext_ln113_4

]]></Node>
<StgValue><ssdm name="icmp_ln113_3"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:25 %br_ln113 = br i1 %icmp_ln113_3, void %if.end.i.i511.1, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.298:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.298:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit95

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.197:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.197:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit95

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.096:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.096:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit95

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.399:0 %store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
<literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.399:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit95

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:0 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i511.1:1 %trunc_ln113_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln113_1"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:2 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i511.1:3 %trunc_ln113_2 = trunc i27 %sub_ln113_1

]]></Node>
<StgValue><ssdm name="trunc_ln113_2"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i511.1:4 %icmp_ln113_5 = icmp_ne  i9 %trunc_ln113_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_5"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:5 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:6 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511.1:7 %or_ln113_3 = or i1 %tmp_97, i1 %icmp_ln113_5

]]></Node>
<StgValue><ssdm name="or_ln113_3"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511.1:8 %and_ln113_3 = and i1 %or_ln113_3, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="and_ln113_3"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i511.1:9 %zext_ln113_1 = zext i1 %and_ln113_3

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i511.1:10 %add_ln113_1 = add i16 %trunc_ln113_1, i16 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i511.1:11 %switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.3, i2 0, void %V42.i.i22.i.i482680.1.case.0, i2 1, void %V42.i.i22.i.i482680.1.case.1, i2 2, void %V42.i.i22.i.i482680.1.case.2

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:15 %tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4, i16 0, i2 %trunc_ln109_1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:16 %shl_ln114_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_51, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln114_1"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:17 %sext_ln114_2 = sext i26 %shl_ln114_1

]]></Node>
<StgValue><ssdm name="sext_ln114_2"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:18 %sext_ln114_3 = sext i26 %mul_ln114_1

]]></Node>
<StgValue><ssdm name="sext_ln114_3"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:19 %sub_ln114_1 = sub i27 %sext_ln114_2, i27 %sext_ln114_3

]]></Node>
<StgValue><ssdm name="sub_ln114_1"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:20 %icmp_ln114_2 = icmp_eq  i26 %shl_ln114_1, i26 %mul_ln114_1

]]></Node>
<StgValue><ssdm name="icmp_ln114_2"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:21 %br_ln114 = br i1 %icmp_ln114_2, void %if.end.i.i319.1, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2113:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2113:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit110

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1112:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1112:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit110

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3114:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3114:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit110

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0111:0 %store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0111:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit110

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:0 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i319.1:1 %trunc_ln114_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln114_1"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:2 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i319.1:3 %trunc_ln114_2 = trunc i27 %sub_ln114_1

]]></Node>
<StgValue><ssdm name="trunc_ln114_2"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i319.1:4 %icmp_ln114_3 = icmp_ne  i9 %trunc_ln114_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln114_3"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:5 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:6 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319.1:7 %or_ln114_3 = or i1 %tmp_104, i1 %icmp_ln114_3

]]></Node>
<StgValue><ssdm name="or_ln114_3"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319.1:8 %and_ln114_3 = and i1 %or_ln114_3, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln114_3"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i319.1:9 %zext_ln114_3 = zext i1 %and_ln114_3

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i319.1:10 %add_ln114_3 = add i16 %trunc_ln114_1, i16 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i319.1:11 %switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0, i2 2, void %V42.i.i22.i.i290706.1.case.3, i2 0, void %V42.i.i22.i.i290706.1.case.1, i2 1, void %V42.i.i22.i.i290706.1.case.2

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:15 %tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5, i16 0, i2 %trunc_ln109_1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:16 %shl_ln115_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_52, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln115_1"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:17 %sext_ln115_2 = sext i26 %shl_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115_2"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:18 %sext_ln115_3 = sext i26 %mul_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115_3"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:19 %sub_ln115_1 = sub i27 %sext_ln115_2, i27 %sext_ln115_3

]]></Node>
<StgValue><ssdm name="sub_ln115_1"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:20 %icmp_ln115_2 = icmp_eq  i26 %shl_ln115_1, i26 %mul_ln115_1

]]></Node>
<StgValue><ssdm name="icmp_ln115_2"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:21 %br_ln115 = br i1 %icmp_ln115_2, void %if.end.i.i127.1, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2128:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2128:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit125

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3129:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3129:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit125

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0126:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0126:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit125

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1127:0 %store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1127:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit125

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:0 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i127.1:1 %trunc_ln115_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln115_1"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:2 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i127.1:3 %trunc_ln115_2 = trunc i27 %sub_ln115_1

]]></Node>
<StgValue><ssdm name="trunc_ln115_2"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i127.1:4 %icmp_ln115_3 = icmp_ne  i9 %trunc_ln115_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln115_3"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:5 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:6 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127.1:7 %or_ln115_3 = or i1 %tmp_111, i1 %icmp_ln115_3

]]></Node>
<StgValue><ssdm name="or_ln115_3"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127.1:8 %and_ln115_3 = and i1 %or_ln115_3, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln115_3"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i127.1:9 %zext_ln115_3 = zext i1 %and_ln115_3

]]></Node>
<StgValue><ssdm name="zext_ln115_3"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i127.1:10 %add_ln115_3 = add i16 %trunc_ln115_1, i16 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i127.1:11 %switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1, i2 2, void %V42.i.i22.i.i98733.1.case.0, i2 1, void %V42.i.i22.i.i98733.1.case.3, i2 0, void %V42.i.i22.i.i98733.1.case.2

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:15 %tmp_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6, i16 0, i2 %trunc_ln109_1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:16 %shl_ln116_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_53, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_1"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:17 %sext_ln116_3 = sext i26 %shl_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116_3"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="26" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:18 %sext_ln116_4 = sext i24 %mul_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116_4"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:19 %sext_ln116_5 = sext i24 %mul_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116_5"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:20 %sub_ln116_1 = sub i27 %sext_ln116_3, i27 %sext_ln116_5

]]></Node>
<StgValue><ssdm name="sub_ln116_1"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:21 %icmp_ln116_2 = icmp_eq  i26 %shl_ln116_1, i26 %sext_ln116_4

]]></Node>
<StgValue><ssdm name="icmp_ln116_2"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:22 %br_ln116 = br i1 %icmp_ln116_2, void %if.end.i.i.1, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3148:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3148:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit144

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1146:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1146:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit144

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0145:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0145:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit144

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2147:0 %store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2147:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit144

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:0 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1:1 %trunc_ln116_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln116_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln116_1"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:2 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i.1:3 %trunc_ln116_2 = trunc i27 %sub_ln116_1

]]></Node>
<StgValue><ssdm name="trunc_ln116_2"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1:4 %icmp_ln116_3 = icmp_ne  i9 %trunc_ln116_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln116_3"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:5 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:6 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.1:7 %or_ln116_3 = or i1 %tmp_117, i1 %icmp_ln116_3

]]></Node>
<StgValue><ssdm name="or_ln116_3"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.1:8 %and_ln116_3 = and i1 %or_ln116_3, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln116_3"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i.1:9 %zext_ln116_3 = zext i1 %and_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1:10 %add_ln116_3 = add i16 %trunc_ln116_1, i16 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i.1:11 %switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2, i2 1, void %V42.i.i22.i.i760.1.case.0, i2 2, void %V42.i.i22.i.i760.1.case.1, i2 0, void %V42.i.i22.i.i760.1.case.3

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit35:0 %br_ln113 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit25:0 %br_ln113 = br void %if.end15.i.i.i601

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i601:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit30:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit50:0 %br_ln114 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit40:0 %br_ln114 = br void %if.end15.i.i.i409

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i409:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit45:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit65:0 %br_ln115 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit55:0 %br_ln115 = br void %if.end15.i.i.i217

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i217:0 %br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit60:0 %br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit80:0 %br_ln116 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit70:0 %br_ln116 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln116 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit75:0 %br_ln116 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit95:0 %br_ln113 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.293:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.293:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit90

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.192:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.192:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit90

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.091:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.091:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit90

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.394:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.394:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit90

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit90:0 %br_ln113 = br void %if.end15.i.i.i601.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i601.1:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.288:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.288:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit85

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.187:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.187:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit85

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.086:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.086:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit85

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.389:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.389:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit85

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit85:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit110:0 %br_ln114 = br void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2108:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2108:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit105

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1107:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1107:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit105

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3109:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3109:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit105

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0106:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0106:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit105

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit105:0 %br_ln114 = br void %if.end15.i.i.i409.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i409.1:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2103:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2103:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit100

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1102:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1102:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit100

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3104:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3104:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit100

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0101:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0101:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit100

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit100:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit125:0 %br_ln115 = br void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2123:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2123:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit120

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3124:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3124:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit120

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0121:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0121:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit120

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1122:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1122:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit120

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit120:0 %br_ln115 = br void %if.end15.i.i.i217.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i217.1:0 %br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2118:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2118:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit115

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3119:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3119:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit115

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0116:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0116:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit115

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1117:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1117:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit115

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit115:0 %br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit144:0 %br_ln116 = br void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3143:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3143:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit139

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1141:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1141:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit139

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0140:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0140:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit139

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2142:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2142:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit139

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit139:0 %br_ln116 = br void %if.end15.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i.1:0 %br_ln116 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3138:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3138:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit134

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1136:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1136:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit134

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0135:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0135:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit134

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2137:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
<literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2137:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit134

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit134:0 %br_ln116 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0">
<![CDATA[
for.end62:0 %ret_ln120 = ret

]]></Node>
<StgValue><ssdm name="ret_ln120"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="632" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.228:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.228:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit25

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.127:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.127:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit25

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.026:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.026:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit25

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.329:0 %store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.329:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit25

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.233:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.233:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.132:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.132:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.031:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.031:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.334:0 %store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.334:1 %br_ln113 = br void %V42.i.i22.i.i482680.exit30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.243:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.243:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit40

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.142:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.142:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit40

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.344:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.344:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit40

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.041:0 %store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.041:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit40

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.248:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.248:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit45

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.147:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.147:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit45

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.349:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.349:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit45

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.046:0 %store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.046:1 %br_ln114 = br void %V42.i.i22.i.i290706.exit45

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.258:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.258:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit55

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.359:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.359:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit55

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.056:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.056:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit55

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.157:0 %store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.157:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit55

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.263:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.263:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit60

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.364:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.364:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit60

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.061:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.061:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit60

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.162:0 %store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.162:1 %br_ln115 = br void %V42.i.i22.i.i98733.exit60

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.374:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.374:1 %br_ln116 = br void %V42.i.i22.i.i760.exit70

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.172:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.172:1 %br_ln116 = br void %V42.i.i22.i.i760.exit70

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.071:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.071:1 %br_ln116 = br void %V42.i.i22.i.i760.exit70

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.273:0 %store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_2" val="1"/>
<literal name="and_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.273:1 %br_ln116 = br void %V42.i.i22.i.i760.exit70

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.379:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="0"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.379:1 %br_ln116 = br void %V42.i.i22.i.i760.exit75

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.177:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-2"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.177:1 %br_ln116 = br void %V42.i.i22.i.i760.exit75

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.076:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.076:1 %br_ln116 = br void %V42.i.i22.i.i760.exit75

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.278:0 %store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109" val="-1"/>
<literal name="or_ln116_2" val="1"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.278:1 %br_ln116 = br void %V42.i.i22.i.i760.exit75

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i509.1:0 %switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.399, i2 0, void %V42.i.i22.i.i482680.1.case.096, i2 1, void %V42.i.i22.i.i482680.1.case.197, i2 2, void %V42.i.i22.i.i482680.1.case.298

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.2:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.2:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.1:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.1:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.0:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.0:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.3:0 %store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.3:1 %br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:0 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:1 %xor_ln113_5 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_5"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:2 %or_ln113_7 = or i1 %tmp_98, i1 %xor_ln113_5

]]></Node>
<StgValue><ssdm name="or_ln113_7"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:3 %xor_ln113_6 = xor i1 %tmp_93, i1 %or_ln113_7

]]></Node>
<StgValue><ssdm name="xor_ln113_6"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:4 %xor_ln113_7 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_7"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:5 %xor_ln113_8 = xor i1 %xor_ln113_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_8"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:6 %or_ln113_4 = or i1 %tmp_98, i1 %xor_ln113_8

]]></Node>
<StgValue><ssdm name="or_ln113_4"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:7 %and_ln113_4 = and i1 %or_ln113_4, i1 %xor_ln113_7

]]></Node>
<StgValue><ssdm name="and_ln113_4"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:8 %or_ln113_9 = or i1 %tmp_96, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="or_ln113_9"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:9 %xor_ln113_9 = xor i1 %or_ln113_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_9"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:10 %and_ln113_5 = and i1 %tmp_93, i1 %xor_ln113_9

]]></Node>
<StgValue><ssdm name="and_ln113_5"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:11 %or_ln113_5 = or i1 %and_ln113_5, i1 %and_ln113_4

]]></Node>
<StgValue><ssdm name="or_ln113_5"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit_ifconv:12 %br_ln113 = br i1 %or_ln113_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1, void %if.end.i.i.i588.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588.1:0 %br_ln113 = br i1 %and_ln113_4, void %if.else.i.i.i596.1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596.1:0 %br_ln113 = br i1 %and_ln113_5, void %if.end15.i.i.i601.1, void %if.then9.i.i.i600.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_5" val="1"/>
<literal name="and_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i600.1:0 %switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.394, i2 0, void %V42.i.i22.i.i482680.1.case.091, i2 1, void %V42.i.i22.i.i482680.1.case.192, i2 2, void %V42.i.i22.i.i482680.1.case.293

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_5" val="1"/>
<literal name="and_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i595.1:0 %switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.389, i2 0, void %V42.i.i22.i.i482680.1.case.086, i2 1, void %V42.i.i22.i.i482680.1.case.187, i2 2, void %V42.i.i22.i.i482680.1.case.288

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i317.1:0 %switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0111, i2 2, void %V42.i.i22.i.i290706.1.case.3114, i2 0, void %V42.i.i22.i.i290706.1.case.1112, i2 1, void %V42.i.i22.i.i290706.1.case.2113

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2:0 %store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1:0 %store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.1:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3:0 %store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0:0 %store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.0:1 %br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:0 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:1 %xor_ln114_5 = xor i1 %tmp_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_5"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:2 %or_ln114_7 = or i1 %tmp_105, i1 %xor_ln114_5

]]></Node>
<StgValue><ssdm name="or_ln114_7"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:3 %xor_ln114_6 = xor i1 %tmp_100, i1 %or_ln114_7

]]></Node>
<StgValue><ssdm name="xor_ln114_6"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:4 %xor_ln114_7 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_7"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:5 %xor_ln114_8 = xor i1 %xor_ln114_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_8"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:6 %or_ln114_4 = or i1 %tmp_105, i1 %xor_ln114_8

]]></Node>
<StgValue><ssdm name="or_ln114_4"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:7 %and_ln114_4 = and i1 %or_ln114_4, i1 %xor_ln114_7

]]></Node>
<StgValue><ssdm name="and_ln114_4"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:8 %or_ln114_9 = or i1 %tmp_103, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="or_ln114_9"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:9 %xor_ln114_9 = xor i1 %or_ln114_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_9"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:10 %and_ln114_5 = and i1 %tmp_100, i1 %xor_ln114_9

]]></Node>
<StgValue><ssdm name="and_ln114_5"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:11 %or_ln114_5 = or i1 %and_ln114_5, i1 %and_ln114_4

]]></Node>
<StgValue><ssdm name="or_ln114_5"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit_ifconv:12 %br_ln114 = br i1 %or_ln114_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1, void %if.end.i.i.i396.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396.1:0 %br_ln114 = br i1 %and_ln114_4, void %if.else.i.i.i404.1, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404.1:0 %br_ln114 = br i1 %and_ln114_5, void %if.end15.i.i.i409.1, void %if.then9.i.i.i408.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_5" val="1"/>
<literal name="and_ln114_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i408.1:0 %switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0106, i2 2, void %V42.i.i22.i.i290706.1.case.3109, i2 0, void %V42.i.i22.i.i290706.1.case.1107, i2 1, void %V42.i.i22.i.i290706.1.case.2108

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_5" val="1"/>
<literal name="and_ln114_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i403.1:0 %switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0101, i2 2, void %V42.i.i22.i.i290706.1.case.3104, i2 0, void %V42.i.i22.i.i290706.1.case.1102, i2 1, void %V42.i.i22.i.i290706.1.case.2103

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i125.1:0 %switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1127, i2 2, void %V42.i.i22.i.i98733.1.case.0126, i2 1, void %V42.i.i22.i.i98733.1.case.3129, i2 0, void %V42.i.i22.i.i98733.1.case.2128

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2:0 %store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.2:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3:0 %store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0:0 %store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.0:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1:0 %store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.1:1 %br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:0 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:1 %xor_ln115_5 = xor i1 %tmp_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_5"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:2 %or_ln115_7 = or i1 %tmp_112, i1 %xor_ln115_5

]]></Node>
<StgValue><ssdm name="or_ln115_7"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:3 %xor_ln115_6 = xor i1 %tmp_107, i1 %or_ln115_7

]]></Node>
<StgValue><ssdm name="xor_ln115_6"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:4 %xor_ln115_7 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_7"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:5 %xor_ln115_8 = xor i1 %xor_ln115_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_8"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:6 %or_ln115_4 = or i1 %tmp_112, i1 %xor_ln115_8

]]></Node>
<StgValue><ssdm name="or_ln115_4"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:7 %and_ln115_4 = and i1 %or_ln115_4, i1 %xor_ln115_7

]]></Node>
<StgValue><ssdm name="and_ln115_4"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:8 %or_ln115_9 = or i1 %tmp_110, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="or_ln115_9"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:9 %xor_ln115_9 = xor i1 %or_ln115_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_9"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:10 %and_ln115_5 = and i1 %tmp_107, i1 %xor_ln115_9

]]></Node>
<StgValue><ssdm name="and_ln115_5"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:11 %or_ln115_5 = or i1 %and_ln115_5, i1 %and_ln115_4

]]></Node>
<StgValue><ssdm name="or_ln115_5"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit_ifconv:12 %br_ln115 = br i1 %or_ln115_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1, void %if.end.i.i.i204.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204.1:0 %br_ln115 = br i1 %and_ln115_4, void %if.else.i.i.i212.1, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212.1:0 %br_ln115 = br i1 %and_ln115_5, void %if.end15.i.i.i217.1, void %if.then9.i.i.i216.1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_5" val="1"/>
<literal name="and_ln115_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i216.1:0 %switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1122, i2 2, void %V42.i.i22.i.i98733.1.case.0121, i2 1, void %V42.i.i22.i.i98733.1.case.3124, i2 0, void %V42.i.i22.i.i98733.1.case.2123

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_5" val="1"/>
<literal name="and_ln115_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i211.1:0 %switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1117, i2 2, void %V42.i.i22.i.i98733.1.case.0116, i2 1, void %V42.i.i22.i.i98733.1.case.3119, i2 0, void %V42.i.i22.i.i98733.1.case.2118

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i.1:0 %switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2147, i2 1, void %V42.i.i22.i.i760.1.case.0145, i2 2, void %V42.i.i22.i.i760.1.case.1146, i2 0, void %V42.i.i22.i.i760.1.case.3148

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3:0 %store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.3:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1:0 %store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.1:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0:0 %store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.0:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2:0 %store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln109_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.2:1 %br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:0 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln116_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:1 %xor_ln116_5 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_5"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:2 %or_ln116_7 = or i1 %tmp_118, i1 %xor_ln116_5

]]></Node>
<StgValue><ssdm name="or_ln116_7"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:3 %xor_ln116_6 = xor i1 %tmp_114, i1 %or_ln116_7

]]></Node>
<StgValue><ssdm name="xor_ln116_6"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:4 %xor_ln116_7 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_7"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:5 %xor_ln116_8 = xor i1 %xor_ln116_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_8"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:6 %or_ln116_4 = or i1 %tmp_118, i1 %xor_ln116_8

]]></Node>
<StgValue><ssdm name="or_ln116_4"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:7 %and_ln116_4 = and i1 %or_ln116_4, i1 %xor_ln116_7

]]></Node>
<StgValue><ssdm name="and_ln116_4"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:8 %or_ln116_9 = or i1 %tmp_116, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="or_ln116_9"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:9 %xor_ln116_9 = xor i1 %or_ln116_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_9"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:10 %and_ln116_5 = and i1 %tmp_114, i1 %xor_ln116_9

]]></Node>
<StgValue><ssdm name="and_ln116_5"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:11 %or_ln116_5 = or i1 %and_ln116_5, i1 %and_ln116_4

]]></Node>
<StgValue><ssdm name="or_ln116_5"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit_ifconv:12 %br_ln116 = br i1 %or_ln116_5, void %for.end62, void %if.end.i.i.i25.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25.1:0 %br_ln116 = br i1 %and_ln116_4, void %if.else.i.i.i.1, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i.1:0 %br_ln116 = br i1 %and_ln116_5, void %if.end15.i.i.i.1, void %if.then9.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_5" val="1"/>
<literal name="and_ln116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i.1:0 %switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2142, i2 1, void %V42.i.i22.i.i760.1.case.0140, i2 2, void %V42.i.i22.i.i760.1.case.1141, i2 0, void %V42.i.i22.i.i760.1.case.3143

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln116_5" val="1"/>
<literal name="and_ln116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i.1:0 %switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2137, i2 1, void %V42.i.i22.i.i760.1.case.0135, i2 2, void %V42.i.i22.i.i760.1.case.1136, i2 0, void %V42.i.i22.i.i760.1.case.3138

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
