<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_fu_123_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:83" VARIABLE="icmp_ln83" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_129_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:83" VARIABLE="add_ln83_1" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_141_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:83" VARIABLE="add_ln83" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln84_fu_147_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:84" VARIABLE="icmp_ln84" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_153_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:83" VARIABLE="select_ln83" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_1_fu_161_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:83" VARIABLE="select_ln83_1" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_185_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:91" VARIABLE="add_ln91" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_205_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:84" VARIABLE="add_ln84" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" LOOP="VITIS_LOOP_83_1_VITIS_LOOP_84_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln96_fu_123_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:96" VARIABLE="icmp_ln96" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_129_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:96" VARIABLE="add_ln96_1" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_141_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:96" VARIABLE="add_ln96" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln97_fu_147_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:97" VARIABLE="icmp_ln97" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_153_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:96" VARIABLE="select_ln96" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_1_fu_161_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:96" VARIABLE="select_ln96_1" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_185_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:104" VARIABLE="add_ln104" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_205_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:97" VARIABLE="add_ln97" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_97_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_809_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:48" VARIABLE="icmp_ln48" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_815_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:48" VARIABLE="add_ln48_1" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_827_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:48" VARIABLE="add_ln48" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_833_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:49" VARIABLE="icmp_ln49" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_839_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:48" VARIABLE="select_ln48" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_1_fu_847_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:48" VARIABLE="select_ln48_1" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_911_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_957_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_1" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_1005_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_2" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_3_fu_1056_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_3" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_4_fu_1109_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_4" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_5_fu_1161_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_5" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_6_fu_1258_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_6" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_7_fu_1311_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_7" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_8_fu_1363_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_8" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_9_fu_1415_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_9" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_10_fu_1467_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="add_ln35_10" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_1653_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="xor_ln35" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1667_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:41" VARIABLE="add_ln41" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_1" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_2" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_3" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_4" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_5" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_6" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_7" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_8" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_9" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_s" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_10" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_11" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_12" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_13" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_14" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_15" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_16" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_17" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_18" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_19" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_20" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_21" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_22" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_23" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_24" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_25" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_26" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_27" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_28" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_29" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:35" VARIABLE="mul_i_i_30" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_1" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_2" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_3" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_4" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_5" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_6" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_7" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_8" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_9" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_s" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_10" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_11" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_12" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_13" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_14" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_15" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_16" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_17" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_18" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_19" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_20" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_21" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_22" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_23" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_24" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_25" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_26" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_27" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_28" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_29" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:39" VARIABLE="p_sum_1_30" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_877_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:49" VARIABLE="add_ln49" MODULE="mmult_hw_wrapped_Pipeline_L1_L2" LOOP="L1_L2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln113_fu_143_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="icmp_ln113" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_149_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="add_ln113_1" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_161_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="add_ln113" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln114_fu_167_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:114" VARIABLE="icmp_ln114" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln113_fu_173_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="select_ln113" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln113_1_fu_181_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="select_ln113_1" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp110_mid1_fu_201_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="cmp110_mid1" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp11062_fu_207_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="cmp11062" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln113_2_fu_213_p3" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:113" VARIABLE="select_ln113_2" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_225_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:122" VARIABLE="add_ln122" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln129_fu_236_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:129" VARIABLE="icmp_ln129" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="e_last_V_fu_242_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:129" VARIABLE="e_last_V" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_248_p2" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:114" VARIABLE="add_ln114" MODULE="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" LOOP="VITIS_LOOP_113_7_VITIS_LOOP_114_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="sum_v_fifo_U" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:32" VARIABLE="sum_v" MODULE="mmult_hw_wrapped" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="a_U" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:78" VARIABLE="a" MODULE="mmult_hw_wrapped" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="b_U" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:79" VARIABLE="b" MODULE="mmult_hw_wrapped" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_U" SOURCE="../Archivos_Fuente/mmult/mmult_accel.cpp:80" VARIABLE="out" MODULE="mmult_hw_wrapped" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="CONTROL_BUS_s_axi_U" SOURCE="" VARIABLE="" MODULE="mmult_hw_wrapped" LOOP="" BUNDLEDNAME="CONTROL_BUS" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
