GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module 'DDR3_Memory_Interface_Top'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v":31236)
Compiling module 'ddr3_test'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":38)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":77)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 29("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":113)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":136)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":152)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":158)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 29("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v":188)
Compiling module 'Gowin_PLL'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\gowin_pll\gowin_pll.v":10)
Compiling module 'top'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":4)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 15 for port 'O_ddr_addr'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":98)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":0)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "led[7]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":7)
WARN  (EX0211) : The output port "led[6]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":7)
WARN  (EX0211) : The output port "led[5]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":7)
WARN  (EX0211) : The output port "led[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":7)
WARN  (EX0211) : The output port "led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":7)
WARN  (EX0211) : The output port "led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v":7)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\gw138.vg" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\gw138_syn.rpt.html" completed
GowinSynthesis finish
