=====
SETUP
5.999
8.213
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_1_s1
8.213
=====
SETUP
5.999
8.213
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_4_s1
8.213
=====
SETUP
5.999
8.213
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_18_s1
8.213
=====
SETUP
5.999
8.213
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_19_s1
8.213
=====
SETUP
6.007
8.206
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_17_s1
8.206
=====
SETUP
6.183
8.029
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_5_s1
8.029
=====
SETUP
6.183
8.029
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_6_s1
8.029
=====
SETUP
6.183
8.029
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_13_s1
8.029
=====
SETUP
6.355
7.857
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.690
5.152
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s4
5.154
5.671
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n33_s2
6.296
6.667
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s3
6.671
7.133
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1
7.857
=====
SETUP
6.367
7.846
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_2_s1
7.846
=====
SETUP
6.367
7.846
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_3_s1
7.846
=====
SETUP
6.367
7.846
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_20_s1
7.846
=====
SETUP
6.367
7.846
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_21_s1
7.846
=====
SETUP
6.370
7.842
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_11_s1
7.842
=====
SETUP
6.499
7.713
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_28_s1
7.713
=====
SETUP
6.499
7.713
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s1
7.713
=====
SETUP
6.687
7.525
14.212
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1
2.271
2.503
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s13
3.612
4.182
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s11
4.184
4.739
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s7
5.136
5.598
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s4
5.599
6.154
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4
6.832
7.381
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1
7.525
=====
SETUP
6.722
7.490
14.212
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0
2.271
2.503
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3
2.701
3.256
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3
3.832
4.285
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2
4.712
5.267
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4
5.705
6.222
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n211_s2
6.941
7.490
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_14_s0
7.490
=====
SETUP
6.722
7.490
14.212
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0
2.271
2.503
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3
2.701
3.256
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3
3.832
4.285
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2
4.712
5.267
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4
5.705
6.222
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n210_s2
6.941
7.490
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_15_s0
7.490
=====
SETUP
6.728
7.485
14.212
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0
2.271
2.503
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3
2.701
3.256
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3
3.832
4.285
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2
4.712
5.267
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4
5.705
6.222
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n219_s2
6.936
7.485
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_6_s0
7.485
=====
SETUP
6.728
7.485
14.212
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_0_s0
2.271
2.503
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n221_s3
2.701
3.256
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n217_s3
3.832
4.285
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1120_s2
4.712
5.267
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n225_s4
5.705
6.222
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n218_s2
6.936
7.485
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/time_cnt_7_s0
7.485
=====
SETUP
6.733
7.479
14.212
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_0_s1
2.271
2.503
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s18
3.210
3.663
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s7
4.153
4.670
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1382_s3
5.083
5.454
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/n1387_s1
6.207
6.756
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/phase_flag_2_s0
7.479
=====
SETUP
6.741
7.471
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.811
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s14
4.589
5.159
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s9
5.303
5.765
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s18
5.938
6.487
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.488
6.950
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_7_s1
7.471
=====
SETUP
5.413
8.799
14.212
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0
8.799
=====
SETUP
5.413
8.799
14.212
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
8.799
=====
HOLD
0.076
1.836
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.836
=====
HOLD
0.192
6.067
5.875
MiniLED_driver_inst/u2/sram_top_ins_wren_s1
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.067
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.713
=====
HOLD
0.198
1.958
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
1.958
=====
HOLD
0.231
1.860
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.860
=====
HOLD
0.235
6.349
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.349
=====
HOLD
0.235
6.349
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.349
=====
HOLD
0.235
6.349
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.349
=====
HOLD
0.238
6.352
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.352
=====
HOLD
0.238
6.352
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.352
=====
HOLD
0.238
6.352
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.352
=====
HOLD
0.238
6.352
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.352
=====
HOLD
0.338
1.967
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.967
=====
HOLD
0.338
1.968
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.968
=====
HOLD
0.340
1.969
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.969
=====
HOLD
0.340
1.969
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
1.969
=====
HOLD
0.341
1.970
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.970
=====
HOLD
0.350
1.980
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.980
=====
HOLD
0.351
2.112
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
2.112
=====
HOLD
0.351
2.112
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
2.112
=====
HOLD
0.352
1.981
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.981
