#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x130f04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x130f044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x130f04610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x128008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x130f04d70_0 .net "in", 31 0, o0x128008010;  0 drivers
v0x130f14d60_0 .var "out", 31 0;
S_0x130f04780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1280080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x130f14e20_0 .net "clk", 0 0, o0x1280080d0;  0 drivers
o0x128008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x130f14ec0_0 .net "data_address", 31 0, o0x128008100;  0 drivers
o0x128008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x130f14f70_0 .net "data_read", 0 0, o0x128008130;  0 drivers
v0x130f15020_0 .var "data_readdata", 31 0;
o0x128008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x130f150d0_0 .net "data_write", 0 0, o0x128008190;  0 drivers
o0x1280081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x130f151b0_0 .net "data_writedata", 31 0, o0x1280081c0;  0 drivers
S_0x130f049a0 .scope module, "jal_tb" "jal_tb" 6 1;
 .timescale 0 0;
v0x130f21b50_0 .net "active", 0 0, L_0x130f2a860;  1 drivers
v0x130f21c00_0 .var "clk", 0 0;
v0x130f21d10_0 .var "clk_enable", 0 0;
v0x130f21da0_0 .net "data_address", 31 0, v0x130f1fb30_0;  1 drivers
v0x130f21e30_0 .net "data_read", 0 0, L_0x130f29ea0;  1 drivers
v0x130f21ec0_0 .var "data_readdata", 31 0;
v0x130f21f50_0 .net "data_write", 0 0, L_0x130f29930;  1 drivers
v0x130f21fe0_0 .net "data_writedata", 31 0, v0x130f18940_0;  1 drivers
v0x130f220b0_0 .net "instr_address", 31 0, L_0x130f2a990;  1 drivers
v0x130f221c0_0 .var "instr_readdata", 31 0;
v0x130f22250_0 .net "register_v0", 31 0, L_0x130f281e0;  1 drivers
v0x130f22320_0 .var "reset", 0 0;
S_0x130f152f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x130f049a0;
 .timescale 0 0;
v0x130f154c0_0 .var "b_imm", 17 0;
v0x130f15580_0 .var "b_offset", 31 0;
v0x130f15630_0 .var "curr_addr", 31 0;
v0x130f156f0_0 .var "i", 4 0;
v0x130f157a0_0 .var "imm", 15 0;
v0x130f15890_0 .var "imm_instr", 31 0;
v0x130f15940_0 .var "opcode", 5 0;
v0x130f159f0_0 .var "rs", 4 0;
v0x130f15aa0_0 .var "rt", 4 0;
E_0x130f043e0 .event posedge, v0x130f18c50_0;
S_0x130f15bb0 .scope module, "dut" "mips_cpu_harvard" 6 179, 7 1 0, S_0x130f049a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x130f233a0 .functor OR 1, L_0x130f23050, L_0x130f23260, C4<0>, C4<0>;
L_0x130f23490 .functor BUFZ 1, L_0x130f22b40, C4<0>, C4<0>, C4<0>;
L_0x130f238c0 .functor AND 1, L_0x130f22b40, L_0x130f23a10, C4<1>, C4<1>;
L_0x130f23b90 .functor OR 1, L_0x130f238c0, L_0x130f23930, C4<0>, C4<0>;
L_0x130f23cc0 .functor OR 1, L_0x130f23b90, L_0x130f23740, C4<0>, C4<0>;
L_0x130f23de0 .functor OR 1, L_0x130f23cc0, L_0x130f25080, C4<0>, C4<0>;
L_0x130f23e90 .functor OR 1, L_0x130f23de0, L_0x130f24b10, C4<0>, C4<0>;
L_0x130f24a20 .functor AND 1, L_0x130f24530, L_0x130f24650, C4<1>, C4<1>;
L_0x130f24b10 .functor OR 1, L_0x130f242d0, L_0x130f24a20, C4<0>, C4<0>;
L_0x130f25080 .functor AND 1, L_0x130f24800, L_0x130f24d30, C4<1>, C4<1>;
L_0x130f255e0 .functor OR 1, L_0x130f24f20, L_0x130f25250, C4<0>, C4<0>;
L_0x130f23660 .functor OR 1, L_0x130f259d0, L_0x130f25c80, C4<0>, C4<0>;
L_0x130f25fb0 .functor AND 1, L_0x130f254a0, L_0x130f23660, C4<1>, C4<1>;
L_0x130f261b0 .functor OR 1, L_0x130f25e40, L_0x130f262f0, C4<0>, C4<0>;
L_0x130f26640 .functor OR 1, L_0x130f261b0, L_0x130f26520, C4<0>, C4<0>;
L_0x130f260a0 .functor AND 1, L_0x130f22b40, L_0x130f26640, C4<1>, C4<1>;
L_0x130f263d0 .functor AND 1, L_0x130f22b40, L_0x130f26830, C4<1>, C4<1>;
L_0x130f266f0 .functor AND 1, L_0x130f22b40, L_0x130f24900, C4<1>, C4<1>;
L_0x130f272f0 .functor AND 1, v0x130f1fa10_0, v0x130f21850_0, C4<1>, C4<1>;
L_0x130f27360 .functor AND 1, L_0x130f272f0, L_0x130f23e90, C4<1>, C4<1>;
L_0x130f27490 .functor OR 1, L_0x130f24b10, L_0x130f25080, C4<0>, C4<0>;
L_0x130f28250 .functor BUFZ 32, L_0x130f27e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130f28340 .functor BUFZ 32, L_0x130f280f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130f292b0 .functor AND 1, v0x130f21d10_0, L_0x130f260a0, C4<1>, C4<1>;
L_0x130f29320 .functor AND 1, L_0x130f292b0, v0x130f1fa10_0, C4<1>, C4<1>;
L_0x130f27b60 .functor AND 1, L_0x130f29320, L_0x130f29500, C4<1>, C4<1>;
L_0x130f297e0 .functor AND 1, v0x130f1fa10_0, v0x130f21850_0, C4<1>, C4<1>;
L_0x130f29930 .functor AND 1, L_0x130f297e0, L_0x130f24060, C4<1>, C4<1>;
L_0x130f295a0 .functor OR 1, L_0x130f299e0, L_0x130f29a80, C4<0>, C4<0>;
L_0x130f29e30 .functor AND 1, L_0x130f295a0, L_0x130f29690, C4<1>, C4<1>;
L_0x130f29ea0 .functor OR 1, L_0x130f23740, L_0x130f29e30, C4<0>, C4<0>;
L_0x130f2a860 .functor BUFZ 1, v0x130f1fa10_0, C4<0>, C4<0>, C4<0>;
L_0x130f2a990 .functor BUFZ 32, v0x130f1faa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130f1ace0_0 .net *"_ivl_100", 31 0, L_0x130f24c90;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1ad70_0 .net *"_ivl_103", 25 0, L_0x1280404d8;  1 drivers
L_0x128040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1ae00_0 .net/2u *"_ivl_104", 31 0, L_0x128040520;  1 drivers
v0x130f1ae90_0 .net *"_ivl_106", 0 0, L_0x130f24800;  1 drivers
v0x130f1af20_0 .net *"_ivl_109", 5 0, L_0x130f24e80;  1 drivers
L_0x128040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x130f1afc0_0 .net/2u *"_ivl_110", 5 0, L_0x128040568;  1 drivers
v0x130f1b070_0 .net *"_ivl_112", 0 0, L_0x130f24d30;  1 drivers
v0x130f1b110_0 .net *"_ivl_116", 31 0, L_0x130f251b0;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1b1c0_0 .net *"_ivl_119", 25 0, L_0x1280405b0;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x130f1b2d0_0 .net/2u *"_ivl_12", 5 0, L_0x1280400a0;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x130f1b380_0 .net/2u *"_ivl_120", 31 0, L_0x1280405f8;  1 drivers
v0x130f1b430_0 .net *"_ivl_122", 0 0, L_0x130f24f20;  1 drivers
v0x130f1b4d0_0 .net *"_ivl_124", 31 0, L_0x130f253c0;  1 drivers
L_0x128040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1b580_0 .net *"_ivl_127", 25 0, L_0x128040640;  1 drivers
L_0x128040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x130f1b630_0 .net/2u *"_ivl_128", 31 0, L_0x128040688;  1 drivers
v0x130f1b6e0_0 .net *"_ivl_130", 0 0, L_0x130f25250;  1 drivers
v0x130f1b780_0 .net *"_ivl_134", 31 0, L_0x130f25730;  1 drivers
L_0x1280406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1b910_0 .net *"_ivl_137", 25 0, L_0x1280406d0;  1 drivers
L_0x128040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1b9a0_0 .net/2u *"_ivl_138", 31 0, L_0x128040718;  1 drivers
v0x130f1ba50_0 .net *"_ivl_140", 0 0, L_0x130f254a0;  1 drivers
v0x130f1baf0_0 .net *"_ivl_143", 5 0, L_0x130f25ae0;  1 drivers
L_0x128040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x130f1bba0_0 .net/2u *"_ivl_144", 5 0, L_0x128040760;  1 drivers
v0x130f1bc50_0 .net *"_ivl_146", 0 0, L_0x130f259d0;  1 drivers
v0x130f1bcf0_0 .net *"_ivl_149", 5 0, L_0x130f25da0;  1 drivers
L_0x1280407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x130f1bda0_0 .net/2u *"_ivl_150", 5 0, L_0x1280407a8;  1 drivers
v0x130f1be50_0 .net *"_ivl_152", 0 0, L_0x130f25c80;  1 drivers
v0x130f1bef0_0 .net *"_ivl_155", 0 0, L_0x130f23660;  1 drivers
v0x130f1bf90_0 .net *"_ivl_159", 1 0, L_0x130f26110;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x130f1c040_0 .net/2u *"_ivl_16", 5 0, L_0x1280400e8;  1 drivers
L_0x1280407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x130f1c0f0_0 .net/2u *"_ivl_160", 1 0, L_0x1280407f0;  1 drivers
v0x130f1c1a0_0 .net *"_ivl_162", 0 0, L_0x130f25e40;  1 drivers
L_0x128040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x130f1c240_0 .net/2u *"_ivl_164", 5 0, L_0x128040838;  1 drivers
v0x130f1c2f0_0 .net *"_ivl_166", 0 0, L_0x130f262f0;  1 drivers
v0x130f1b820_0 .net *"_ivl_169", 0 0, L_0x130f261b0;  1 drivers
L_0x128040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x130f1c580_0 .net/2u *"_ivl_170", 5 0, L_0x128040880;  1 drivers
v0x130f1c610_0 .net *"_ivl_172", 0 0, L_0x130f26520;  1 drivers
v0x130f1c6a0_0 .net *"_ivl_175", 0 0, L_0x130f26640;  1 drivers
L_0x1280408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x130f1c730_0 .net/2u *"_ivl_178", 5 0, L_0x1280408c8;  1 drivers
v0x130f1c7d0_0 .net *"_ivl_180", 0 0, L_0x130f26830;  1 drivers
L_0x128040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x130f1c870_0 .net/2u *"_ivl_184", 5 0, L_0x128040910;  1 drivers
v0x130f1c920_0 .net *"_ivl_186", 0 0, L_0x130f24900;  1 drivers
L_0x128040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x130f1c9c0_0 .net/2u *"_ivl_194", 4 0, L_0x128040958;  1 drivers
v0x130f1ca70_0 .net *"_ivl_197", 4 0, L_0x130f26f20;  1 drivers
v0x130f1cb20_0 .net *"_ivl_199", 4 0, L_0x130f26db0;  1 drivers
v0x130f1cbd0_0 .net *"_ivl_20", 31 0, L_0x130f22eb0;  1 drivers
v0x130f1cc80_0 .net *"_ivl_200", 4 0, L_0x130f26e50;  1 drivers
v0x130f1cd30_0 .net *"_ivl_205", 0 0, L_0x130f272f0;  1 drivers
v0x130f1cdd0_0 .net *"_ivl_209", 0 0, L_0x130f27490;  1 drivers
L_0x1280409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x130f1ce70_0 .net/2u *"_ivl_210", 31 0, L_0x1280409a0;  1 drivers
v0x130f1cf20_0 .net *"_ivl_212", 31 0, L_0x130f26480;  1 drivers
v0x130f1cfd0_0 .net *"_ivl_214", 31 0, L_0x130f26fc0;  1 drivers
v0x130f1d080_0 .net *"_ivl_216", 31 0, L_0x130f27830;  1 drivers
v0x130f1d130_0 .net *"_ivl_218", 31 0, L_0x130f276f0;  1 drivers
v0x130f1d1e0_0 .net *"_ivl_227", 0 0, L_0x130f292b0;  1 drivers
v0x130f1d280_0 .net *"_ivl_229", 0 0, L_0x130f29320;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1d320_0 .net *"_ivl_23", 25 0, L_0x128040130;  1 drivers
v0x130f1d3d0_0 .net *"_ivl_230", 31 0, L_0x130f29460;  1 drivers
L_0x128040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1d480_0 .net *"_ivl_233", 30 0, L_0x128040ac0;  1 drivers
L_0x128040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x130f1d530_0 .net/2u *"_ivl_234", 31 0, L_0x128040b08;  1 drivers
v0x130f1d5e0_0 .net *"_ivl_236", 0 0, L_0x130f29500;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x130f1d680_0 .net/2u *"_ivl_24", 31 0, L_0x128040178;  1 drivers
v0x130f1d730_0 .net *"_ivl_241", 0 0, L_0x130f297e0;  1 drivers
L_0x128040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x130f1d7d0_0 .net/2u *"_ivl_244", 5 0, L_0x128040b50;  1 drivers
L_0x128040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x130f1d880_0 .net/2u *"_ivl_248", 5 0, L_0x128040b98;  1 drivers
v0x130f1d930_0 .net *"_ivl_255", 0 0, L_0x130f29690;  1 drivers
v0x130f1c390_0 .net *"_ivl_257", 0 0, L_0x130f29e30;  1 drivers
v0x130f1c430_0 .net *"_ivl_26", 0 0, L_0x130f23050;  1 drivers
v0x130f1c4d0_0 .net *"_ivl_261", 15 0, L_0x130f2a2d0;  1 drivers
v0x130f1d9c0_0 .net *"_ivl_262", 17 0, L_0x130f29b60;  1 drivers
L_0x128040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130f1da70_0 .net *"_ivl_265", 1 0, L_0x128040c28;  1 drivers
v0x130f1db20_0 .net *"_ivl_268", 15 0, L_0x130f2a580;  1 drivers
L_0x128040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130f1dbd0_0 .net *"_ivl_270", 1 0, L_0x128040c70;  1 drivers
v0x130f1dc80_0 .net *"_ivl_273", 0 0, L_0x130f2a4b0;  1 drivers
L_0x128040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x130f1dd30_0 .net/2u *"_ivl_274", 13 0, L_0x128040cb8;  1 drivers
L_0x128040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1dde0_0 .net/2u *"_ivl_276", 13 0, L_0x128040d00;  1 drivers
v0x130f1de90_0 .net *"_ivl_278", 13 0, L_0x130f2a620;  1 drivers
v0x130f1df40_0 .net *"_ivl_28", 31 0, L_0x130f23170;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1dff0_0 .net *"_ivl_31", 25 0, L_0x1280401c0;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x130f1e0a0_0 .net/2u *"_ivl_32", 31 0, L_0x128040208;  1 drivers
v0x130f1e150_0 .net *"_ivl_34", 0 0, L_0x130f23260;  1 drivers
v0x130f1e1f0_0 .net *"_ivl_4", 31 0, L_0x130f22a10;  1 drivers
v0x130f1e2a0_0 .net *"_ivl_41", 2 0, L_0x130f23540;  1 drivers
L_0x128040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x130f1e350_0 .net/2u *"_ivl_42", 2 0, L_0x128040250;  1 drivers
v0x130f1e400_0 .net *"_ivl_47", 2 0, L_0x130f23820;  1 drivers
L_0x128040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x130f1e4b0_0 .net/2u *"_ivl_48", 2 0, L_0x128040298;  1 drivers
v0x130f1e560_0 .net *"_ivl_53", 0 0, L_0x130f23a10;  1 drivers
v0x130f1e600_0 .net *"_ivl_55", 0 0, L_0x130f238c0;  1 drivers
v0x130f1e6a0_0 .net *"_ivl_57", 0 0, L_0x130f23b90;  1 drivers
v0x130f1e740_0 .net *"_ivl_59", 0 0, L_0x130f23cc0;  1 drivers
v0x130f1e7e0_0 .net *"_ivl_61", 0 0, L_0x130f23de0;  1 drivers
v0x130f1e880_0 .net *"_ivl_65", 2 0, L_0x130f23fa0;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x130f1e930_0 .net/2u *"_ivl_66", 2 0, L_0x1280402e0;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1e9e0_0 .net *"_ivl_7", 25 0, L_0x128040010;  1 drivers
v0x130f1ea90_0 .net *"_ivl_70", 31 0, L_0x130f24230;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1eb40_0 .net *"_ivl_73", 25 0, L_0x128040328;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x130f1ebf0_0 .net/2u *"_ivl_74", 31 0, L_0x128040370;  1 drivers
v0x130f1eca0_0 .net *"_ivl_76", 0 0, L_0x130f242d0;  1 drivers
v0x130f1ed40_0 .net *"_ivl_78", 31 0, L_0x130f24490;  1 drivers
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1edf0_0 .net/2u *"_ivl_8", 31 0, L_0x128040058;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1eea0_0 .net *"_ivl_81", 25 0, L_0x1280403b8;  1 drivers
L_0x128040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x130f1ef50_0 .net/2u *"_ivl_82", 31 0, L_0x128040400;  1 drivers
v0x130f1f000_0 .net *"_ivl_84", 0 0, L_0x130f24530;  1 drivers
v0x130f1f0a0_0 .net *"_ivl_87", 0 0, L_0x130f243f0;  1 drivers
v0x130f1f150_0 .net *"_ivl_88", 31 0, L_0x130f24700;  1 drivers
L_0x128040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f1f200_0 .net *"_ivl_91", 30 0, L_0x128040448;  1 drivers
L_0x128040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x130f1f2b0_0 .net/2u *"_ivl_92", 31 0, L_0x128040490;  1 drivers
v0x130f1f360_0 .net *"_ivl_94", 0 0, L_0x130f24650;  1 drivers
v0x130f1f400_0 .net *"_ivl_97", 0 0, L_0x130f24a20;  1 drivers
v0x130f1f4a0_0 .net "active", 0 0, L_0x130f2a860;  alias, 1 drivers
v0x130f1f540_0 .net "alu_op1", 31 0, L_0x130f28250;  1 drivers
v0x130f1f5e0_0 .net "alu_op2", 31 0, L_0x130f28340;  1 drivers
v0x130f1f680_0 .net "alui_instr", 0 0, L_0x130f23930;  1 drivers
v0x130f1f720_0 .net "b_flag", 0 0, v0x130f16800_0;  1 drivers
v0x130f1f7d0_0 .net "b_imm", 17 0, L_0x130f2a390;  1 drivers
v0x130f1f860_0 .net "b_offset", 31 0, L_0x130f2a780;  1 drivers
v0x130f1f8f0_0 .net "clk", 0 0, v0x130f21c00_0;  1 drivers
v0x130f1f980_0 .net "clk_enable", 0 0, v0x130f21d10_0;  1 drivers
v0x130f1fa10_0 .var "cpu_active", 0 0;
v0x130f1faa0_0 .var "curr_addr", 31 0;
v0x130f1fb30_0 .var "data_address", 31 0;
v0x130f1fbd0_0 .net "data_read", 0 0, L_0x130f29ea0;  alias, 1 drivers
v0x130f1fc70_0 .net "data_readdata", 31 0, v0x130f21ec0_0;  1 drivers
v0x130f1fd50_0 .net "data_write", 0 0, L_0x130f29930;  alias, 1 drivers
v0x130f1fdf0_0 .net "data_writedata", 31 0, v0x130f18940_0;  alias, 1 drivers
v0x130f1fe90_0 .var "delay_slot", 31 0;
v0x130f1ff30_0 .net "effective_addr", 31 0, v0x130f16bc0_0;  1 drivers
v0x130f1ffd0_0 .net "funct_code", 5 0, L_0x130f22970;  1 drivers
v0x130f20080_0 .net "hi_out", 31 0, v0x130f18d00_0;  1 drivers
v0x130f20140_0 .net "hl_reg_enable", 0 0, L_0x130f27b60;  1 drivers
v0x130f20210_0 .net "instr_address", 31 0, L_0x130f2a990;  alias, 1 drivers
v0x130f202b0_0 .net "instr_opcode", 5 0, L_0x130f22810;  1 drivers
v0x130f20350_0 .net "instr_readdata", 31 0, v0x130f221c0_0;  1 drivers
v0x130f20420_0 .net "j_imm", 0 0, L_0x130f255e0;  1 drivers
v0x130f204c0_0 .net "j_reg", 0 0, L_0x130f25fb0;  1 drivers
v0x130f20560_0 .net "link_const", 0 0, L_0x130f24b10;  1 drivers
v0x130f20600_0 .net "link_reg", 0 0, L_0x130f25080;  1 drivers
v0x130f206a0_0 .net "lo_out", 31 0, v0x130f19430_0;  1 drivers
v0x130f20740_0 .net "load_data", 31 0, v0x130f17cb0_0;  1 drivers
v0x130f207f0_0 .net "load_instr", 0 0, L_0x130f23740;  1 drivers
v0x130f20880_0 .net "lw", 0 0, L_0x130f22c60;  1 drivers
v0x130f20920_0 .net "mfhi", 0 0, L_0x130f263d0;  1 drivers
v0x130f209c0_0 .net "mflo", 0 0, L_0x130f266f0;  1 drivers
v0x130f20a60_0 .net "movefrom", 0 0, L_0x130f233a0;  1 drivers
v0x130f20b00_0 .net "muldiv", 0 0, L_0x130f260a0;  1 drivers
v0x130f20ba0_0 .var "next_delay_slot", 31 0;
v0x130f20c50_0 .net "partial_store", 0 0, L_0x130f295a0;  1 drivers
v0x130f20cf0_0 .net "r_format", 0 0, L_0x130f22b40;  1 drivers
v0x130f20d90_0 .net "reg_a_read_data", 31 0, L_0x130f27e40;  1 drivers
v0x130f20e50_0 .net "reg_a_read_index", 4 0, L_0x130f26cd0;  1 drivers
v0x130f20f00_0 .net "reg_b_read_data", 31 0, L_0x130f280f0;  1 drivers
v0x130f20f90_0 .net "reg_b_read_index", 4 0, L_0x130f26910;  1 drivers
v0x130f21050_0 .net "reg_dst", 0 0, L_0x130f23490;  1 drivers
v0x130f210e0_0 .net "reg_write", 0 0, L_0x130f23e90;  1 drivers
v0x130f21180_0 .net "reg_write_data", 31 0, L_0x130f27ac0;  1 drivers
v0x130f21240_0 .net "reg_write_enable", 0 0, L_0x130f27360;  1 drivers
v0x130f212f0_0 .net "reg_write_index", 4 0, L_0x130f27190;  1 drivers
v0x130f213a0_0 .net "register_v0", 31 0, L_0x130f281e0;  alias, 1 drivers
v0x130f21450_0 .net "reset", 0 0, v0x130f22320_0;  1 drivers
v0x130f214e0_0 .net "result", 31 0, v0x130f17010_0;  1 drivers
v0x130f21590_0 .net "result_hi", 31 0, v0x130f169b0_0;  1 drivers
v0x130f21660_0 .net "result_lo", 31 0, v0x130f16b10_0;  1 drivers
v0x130f21730_0 .net "sb", 0 0, L_0x130f299e0;  1 drivers
v0x130f217c0_0 .net "sh", 0 0, L_0x130f29a80;  1 drivers
v0x130f21850_0 .var "state", 0 0;
v0x130f218f0_0 .net "store_instr", 0 0, L_0x130f24060;  1 drivers
v0x130f21990_0 .net "sw", 0 0, L_0x130f22dd0;  1 drivers
E_0x130f15830/0 .event edge, v0x130f16800_0, v0x130f1fe90_0, v0x130f1f860_0, v0x130f20420_0;
E_0x130f15830/1 .event edge, v0x130f16a60_0, v0x130f204c0_0, v0x130f1a0f0_0;
E_0x130f15830 .event/or E_0x130f15830/0, E_0x130f15830/1;
E_0x130f15f40 .event edge, v0x130f18620_0, v0x130f16bc0_0;
L_0x130f22810 .part v0x130f221c0_0, 26, 6;
L_0x130f22970 .part v0x130f221c0_0, 0, 6;
L_0x130f22a10 .concat [ 6 26 0 0], L_0x130f22810, L_0x128040010;
L_0x130f22b40 .cmp/eq 32, L_0x130f22a10, L_0x128040058;
L_0x130f22c60 .cmp/eq 6, L_0x130f22810, L_0x1280400a0;
L_0x130f22dd0 .cmp/eq 6, L_0x130f22810, L_0x1280400e8;
L_0x130f22eb0 .concat [ 6 26 0 0], L_0x130f22810, L_0x128040130;
L_0x130f23050 .cmp/eq 32, L_0x130f22eb0, L_0x128040178;
L_0x130f23170 .concat [ 6 26 0 0], L_0x130f22810, L_0x1280401c0;
L_0x130f23260 .cmp/eq 32, L_0x130f23170, L_0x128040208;
L_0x130f23540 .part L_0x130f22810, 3, 3;
L_0x130f23740 .cmp/eq 3, L_0x130f23540, L_0x128040250;
L_0x130f23820 .part L_0x130f22810, 3, 3;
L_0x130f23930 .cmp/eq 3, L_0x130f23820, L_0x128040298;
L_0x130f23a10 .reduce/nor L_0x130f260a0;
L_0x130f23fa0 .part L_0x130f22810, 3, 3;
L_0x130f24060 .cmp/eq 3, L_0x130f23fa0, L_0x1280402e0;
L_0x130f24230 .concat [ 6 26 0 0], L_0x130f22810, L_0x128040328;
L_0x130f242d0 .cmp/eq 32, L_0x130f24230, L_0x128040370;
L_0x130f24490 .concat [ 6 26 0 0], L_0x130f22810, L_0x1280403b8;
L_0x130f24530 .cmp/eq 32, L_0x130f24490, L_0x128040400;
L_0x130f243f0 .part v0x130f221c0_0, 20, 1;
L_0x130f24700 .concat [ 1 31 0 0], L_0x130f243f0, L_0x128040448;
L_0x130f24650 .cmp/eq 32, L_0x130f24700, L_0x128040490;
L_0x130f24c90 .concat [ 6 26 0 0], L_0x130f22810, L_0x1280404d8;
L_0x130f24800 .cmp/eq 32, L_0x130f24c90, L_0x128040520;
L_0x130f24e80 .part v0x130f221c0_0, 0, 6;
L_0x130f24d30 .cmp/eq 6, L_0x130f24e80, L_0x128040568;
L_0x130f251b0 .concat [ 6 26 0 0], L_0x130f22810, L_0x1280405b0;
L_0x130f24f20 .cmp/eq 32, L_0x130f251b0, L_0x1280405f8;
L_0x130f253c0 .concat [ 6 26 0 0], L_0x130f22810, L_0x128040640;
L_0x130f25250 .cmp/eq 32, L_0x130f253c0, L_0x128040688;
L_0x130f25730 .concat [ 6 26 0 0], L_0x130f22810, L_0x1280406d0;
L_0x130f254a0 .cmp/eq 32, L_0x130f25730, L_0x128040718;
L_0x130f25ae0 .part v0x130f221c0_0, 0, 6;
L_0x130f259d0 .cmp/eq 6, L_0x130f25ae0, L_0x128040760;
L_0x130f25da0 .part v0x130f221c0_0, 0, 6;
L_0x130f25c80 .cmp/eq 6, L_0x130f25da0, L_0x1280407a8;
L_0x130f26110 .part L_0x130f22970, 3, 2;
L_0x130f25e40 .cmp/eq 2, L_0x130f26110, L_0x1280407f0;
L_0x130f262f0 .cmp/eq 6, L_0x130f22970, L_0x128040838;
L_0x130f26520 .cmp/eq 6, L_0x130f22970, L_0x128040880;
L_0x130f26830 .cmp/eq 6, L_0x130f22970, L_0x1280408c8;
L_0x130f24900 .cmp/eq 6, L_0x130f22970, L_0x128040910;
L_0x130f26cd0 .part v0x130f221c0_0, 21, 5;
L_0x130f26910 .part v0x130f221c0_0, 16, 5;
L_0x130f26f20 .part v0x130f221c0_0, 11, 5;
L_0x130f26db0 .part v0x130f221c0_0, 16, 5;
L_0x130f26e50 .functor MUXZ 5, L_0x130f26db0, L_0x130f26f20, L_0x130f23490, C4<>;
L_0x130f27190 .functor MUXZ 5, L_0x130f26e50, L_0x128040958, L_0x130f24b10, C4<>;
L_0x130f26480 .arith/sum 32, v0x130f1fe90_0, L_0x1280409a0;
L_0x130f26fc0 .functor MUXZ 32, v0x130f17010_0, v0x130f17cb0_0, L_0x130f23740, C4<>;
L_0x130f27830 .functor MUXZ 32, L_0x130f26fc0, v0x130f19430_0, L_0x130f266f0, C4<>;
L_0x130f276f0 .functor MUXZ 32, L_0x130f27830, v0x130f18d00_0, L_0x130f263d0, C4<>;
L_0x130f27ac0 .functor MUXZ 32, L_0x130f276f0, L_0x130f26480, L_0x130f27490, C4<>;
L_0x130f29460 .concat [ 1 31 0 0], v0x130f21850_0, L_0x128040ac0;
L_0x130f29500 .cmp/eq 32, L_0x130f29460, L_0x128040b08;
L_0x130f299e0 .cmp/eq 6, L_0x130f22810, L_0x128040b50;
L_0x130f29a80 .cmp/eq 6, L_0x130f22810, L_0x128040b98;
L_0x130f29690 .reduce/nor v0x130f21850_0;
L_0x130f2a2d0 .part v0x130f221c0_0, 0, 16;
L_0x130f29b60 .concat [ 16 2 0 0], L_0x130f2a2d0, L_0x128040c28;
L_0x130f2a580 .part L_0x130f29b60, 0, 16;
L_0x130f2a390 .concat [ 2 16 0 0], L_0x128040c70, L_0x130f2a580;
L_0x130f2a4b0 .part L_0x130f2a390, 17, 1;
L_0x130f2a620 .functor MUXZ 14, L_0x128040d00, L_0x128040cb8, L_0x130f2a4b0, C4<>;
L_0x130f2a780 .concat [ 18 14 0 0], L_0x130f2a390, L_0x130f2a620;
S_0x130f15f70 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x130f15bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x130f162d0_0 .net *"_ivl_10", 15 0, L_0x130f28c40;  1 drivers
L_0x128040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130f16390_0 .net/2u *"_ivl_14", 15 0, L_0x128040a78;  1 drivers
v0x130f16440_0 .net *"_ivl_17", 15 0, L_0x130f28d80;  1 drivers
v0x130f16500_0 .net *"_ivl_5", 0 0, L_0x130f28590;  1 drivers
v0x130f165b0_0 .net *"_ivl_6", 15 0, L_0x130f25b80;  1 drivers
v0x130f166a0_0 .net *"_ivl_9", 15 0, L_0x130f28940;  1 drivers
v0x130f16750_0 .net "addr_rt", 4 0, L_0x130f28ff0;  1 drivers
v0x130f16800_0 .var "b_flag", 0 0;
v0x130f168a0_0 .net "funct", 5 0, L_0x130f27580;  1 drivers
v0x130f169b0_0 .var "hi", 31 0;
v0x130f16a60_0 .net "instructionword", 31 0, v0x130f221c0_0;  alias, 1 drivers
v0x130f16b10_0 .var "lo", 31 0;
v0x130f16bc0_0 .var "memaddroffset", 31 0;
v0x130f16c70_0 .var "multresult", 63 0;
v0x130f16d20_0 .net "op1", 31 0, L_0x130f28250;  alias, 1 drivers
v0x130f16dd0_0 .net "op2", 31 0, L_0x130f28340;  alias, 1 drivers
v0x130f16e80_0 .net "opcode", 5 0, L_0x130f284f0;  1 drivers
v0x130f17010_0 .var "result", 31 0;
v0x130f170a0_0 .net "shamt", 4 0, L_0x130f28f50;  1 drivers
v0x130f17150_0 .net/s "sign_op1", 31 0, L_0x130f28250;  alias, 1 drivers
v0x130f17210_0 .net/s "sign_op2", 31 0, L_0x130f28340;  alias, 1 drivers
v0x130f172a0_0 .net "simmediatedata", 31 0, L_0x130f28ce0;  1 drivers
v0x130f17330_0 .net "simmediatedatas", 31 0, L_0x130f28ce0;  alias, 1 drivers
v0x130f173c0_0 .net "uimmediatedata", 31 0, L_0x130f28e20;  1 drivers
v0x130f17450_0 .net "unsign_op1", 31 0, L_0x130f28250;  alias, 1 drivers
v0x130f17520_0 .net "unsign_op2", 31 0, L_0x130f28340;  alias, 1 drivers
v0x130f17600_0 .var "unsigned_result", 31 0;
E_0x130f16240/0 .event edge, v0x130f16e80_0, v0x130f16d20_0, v0x130f172a0_0, v0x130f168a0_0;
E_0x130f16240/1 .event edge, v0x130f16dd0_0, v0x130f170a0_0, v0x130f16c70_0, v0x130f16750_0;
E_0x130f16240/2 .event edge, v0x130f173c0_0, v0x130f17600_0;
E_0x130f16240 .event/or E_0x130f16240/0, E_0x130f16240/1, E_0x130f16240/2;
L_0x130f284f0 .part v0x130f221c0_0, 26, 6;
L_0x130f27580 .part v0x130f221c0_0, 0, 6;
L_0x130f28590 .part v0x130f221c0_0, 15, 1;
LS_0x130f25b80_0_0 .concat [ 1 1 1 1], L_0x130f28590, L_0x130f28590, L_0x130f28590, L_0x130f28590;
LS_0x130f25b80_0_4 .concat [ 1 1 1 1], L_0x130f28590, L_0x130f28590, L_0x130f28590, L_0x130f28590;
LS_0x130f25b80_0_8 .concat [ 1 1 1 1], L_0x130f28590, L_0x130f28590, L_0x130f28590, L_0x130f28590;
LS_0x130f25b80_0_12 .concat [ 1 1 1 1], L_0x130f28590, L_0x130f28590, L_0x130f28590, L_0x130f28590;
L_0x130f25b80 .concat [ 4 4 4 4], LS_0x130f25b80_0_0, LS_0x130f25b80_0_4, LS_0x130f25b80_0_8, LS_0x130f25b80_0_12;
L_0x130f28940 .part v0x130f221c0_0, 0, 16;
L_0x130f28c40 .concat [ 16 0 0 0], L_0x130f28940;
L_0x130f28ce0 .concat [ 16 16 0 0], L_0x130f28c40, L_0x130f25b80;
L_0x130f28d80 .part v0x130f221c0_0, 0, 16;
L_0x130f28e20 .concat [ 16 16 0 0], L_0x130f28d80, L_0x128040a78;
L_0x130f28f50 .part v0x130f221c0_0, 6, 5;
L_0x130f28ff0 .part v0x130f221c0_0, 16, 5;
S_0x130f17750 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x130f15bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x130f179f0_0 .net "address", 31 0, v0x130f16bc0_0;  alias, 1 drivers
v0x130f17aa0_0 .net "datafromMem", 31 0, v0x130f21ec0_0;  alias, 1 drivers
v0x130f17b40_0 .net "instr_word", 31 0, v0x130f221c0_0;  alias, 1 drivers
v0x130f17c10_0 .net "opcode", 5 0, L_0x130f290f0;  1 drivers
v0x130f17cb0_0 .var "out_transformed", 31 0;
v0x130f17da0_0 .net "regword", 31 0, L_0x130f280f0;  alias, 1 drivers
v0x130f17e50_0 .net "whichbyte", 1 0, L_0x130f29190;  1 drivers
E_0x130f17990/0 .event edge, v0x130f17c10_0, v0x130f17aa0_0, v0x130f17e50_0, v0x130f16a60_0;
E_0x130f17990/1 .event edge, v0x130f17da0_0;
E_0x130f17990 .event/or E_0x130f17990/0, E_0x130f17990/1;
L_0x130f290f0 .part v0x130f221c0_0, 26, 6;
L_0x130f29190 .part v0x130f16bc0_0, 0, 2;
S_0x130f17f80 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x130f15bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x130f18220_0 .net *"_ivl_1", 1 0, L_0x130f2a090;  1 drivers
L_0x128040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130f182e0_0 .net *"_ivl_5", 0 0, L_0x128040be0;  1 drivers
v0x130f18390_0 .net "bytenum", 2 0, L_0x130f29d40;  1 drivers
v0x130f18450_0 .net "dataword", 31 0, v0x130f21ec0_0;  alias, 1 drivers
v0x130f18510_0 .net "eff_addr", 31 0, v0x130f16bc0_0;  alias, 1 drivers
v0x130f18620_0 .net "opcode", 5 0, L_0x130f22810;  alias, 1 drivers
v0x130f186b0_0 .net "regbyte", 7 0, L_0x130f2a170;  1 drivers
v0x130f18760_0 .net "reghalfword", 15 0, L_0x130f2a210;  1 drivers
v0x130f18810_0 .net "regword", 31 0, L_0x130f280f0;  alias, 1 drivers
v0x130f18940_0 .var "storedata", 31 0;
E_0x130f181c0/0 .event edge, v0x130f18620_0, v0x130f17da0_0, v0x130f18390_0, v0x130f186b0_0;
E_0x130f181c0/1 .event edge, v0x130f17aa0_0, v0x130f18760_0;
E_0x130f181c0 .event/or E_0x130f181c0/0, E_0x130f181c0/1;
L_0x130f2a090 .part v0x130f16bc0_0, 0, 2;
L_0x130f29d40 .concat [ 2 1 0 0], L_0x130f2a090, L_0x128040be0;
L_0x130f2a170 .part L_0x130f280f0, 0, 8;
L_0x130f2a210 .part L_0x130f280f0, 0, 16;
S_0x130f18a10 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x130f15bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x130f18c50_0 .net "clk", 0 0, v0x130f21c00_0;  alias, 1 drivers
v0x130f18d00_0 .var "data", 31 0;
v0x130f18db0_0 .net "data_in", 31 0, v0x130f169b0_0;  alias, 1 drivers
v0x130f18e80_0 .net "data_out", 31 0, v0x130f18d00_0;  alias, 1 drivers
v0x130f18f20_0 .net "enable", 0 0, L_0x130f27b60;  alias, 1 drivers
v0x130f19000_0 .net "reset", 0 0, v0x130f22320_0;  alias, 1 drivers
S_0x130f19120 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x130f15bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x130f193a0_0 .net "clk", 0 0, v0x130f21c00_0;  alias, 1 drivers
v0x130f19430_0 .var "data", 31 0;
v0x130f194c0_0 .net "data_in", 31 0, v0x130f16b10_0;  alias, 1 drivers
v0x130f19590_0 .net "data_out", 31 0, v0x130f19430_0;  alias, 1 drivers
v0x130f19630_0 .net "enable", 0 0, L_0x130f27b60;  alias, 1 drivers
v0x130f19700_0 .net "reset", 0 0, v0x130f22320_0;  alias, 1 drivers
S_0x130f19810 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x130f15bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x130f27e40 .functor BUFZ 32, L_0x130f279d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130f280f0 .functor BUFZ 32, L_0x130f27f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130f1a4a0_2 .array/port v0x130f1a4a0, 2;
L_0x130f281e0 .functor BUFZ 32, v0x130f1a4a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130f19b40_0 .net *"_ivl_0", 31 0, L_0x130f279d0;  1 drivers
v0x130f19c00_0 .net *"_ivl_10", 6 0, L_0x130f27fd0;  1 drivers
L_0x128040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130f19ca0_0 .net *"_ivl_13", 1 0, L_0x128040a30;  1 drivers
v0x130f19d40_0 .net *"_ivl_2", 6 0, L_0x130f27d20;  1 drivers
L_0x1280409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130f19df0_0 .net *"_ivl_5", 1 0, L_0x1280409e8;  1 drivers
v0x130f19ee0_0 .net *"_ivl_8", 31 0, L_0x130f27f30;  1 drivers
v0x130f19f90_0 .net "r_clk", 0 0, v0x130f21c00_0;  alias, 1 drivers
v0x130f1a060_0 .net "r_clk_enable", 0 0, v0x130f21d10_0;  alias, 1 drivers
v0x130f1a0f0_0 .net "read_data1", 31 0, L_0x130f27e40;  alias, 1 drivers
v0x130f1a200_0 .net "read_data2", 31 0, L_0x130f280f0;  alias, 1 drivers
v0x130f1a290_0 .net "read_reg1", 4 0, L_0x130f26cd0;  alias, 1 drivers
v0x130f1a340_0 .net "read_reg2", 4 0, L_0x130f26910;  alias, 1 drivers
v0x130f1a3f0_0 .net "register_v0", 31 0, L_0x130f281e0;  alias, 1 drivers
v0x130f1a4a0 .array "registers", 0 31, 31 0;
v0x130f1a840_0 .net "reset", 0 0, v0x130f22320_0;  alias, 1 drivers
v0x130f1a910_0 .net "write_control", 0 0, L_0x130f27360;  alias, 1 drivers
v0x130f1a9a0_0 .net "write_data", 31 0, L_0x130f27ac0;  alias, 1 drivers
v0x130f1ab30_0 .net "write_reg", 4 0, L_0x130f27190;  alias, 1 drivers
L_0x130f279d0 .array/port v0x130f1a4a0, L_0x130f27d20;
L_0x130f27d20 .concat [ 5 2 0 0], L_0x130f26cd0, L_0x1280409e8;
L_0x130f27f30 .array/port v0x130f1a4a0, L_0x130f27fd0;
L_0x130f27fd0 .concat [ 5 2 0 0], L_0x130f26910, L_0x128040a30;
S_0x130f04b10 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x12800b8e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x130f22430_0 .net "clk", 0 0, o0x12800b8e0;  0 drivers
v0x130f224e0_0 .var "curr_addr", 31 0;
o0x12800b940 .functor BUFZ 1, C4<z>; HiZ drive
v0x130f22580_0 .net "enable", 0 0, o0x12800b940;  0 drivers
o0x12800b970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x130f22610_0 .net "next_addr", 31 0, o0x12800b970;  0 drivers
o0x12800b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x130f226b0_0 .net "reset", 0 0, o0x12800b9a0;  0 drivers
E_0x130f15d90 .event posedge, v0x130f22430_0;
    .scope S_0x130f19810;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x130f1a4a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x130f19810;
T_1 ;
    %wait E_0x130f043e0;
    %load/vec4 v0x130f1a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x130f1a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x130f1a910_0;
    %load/vec4 v0x130f1ab30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x130f1a9a0_0;
    %load/vec4 v0x130f1ab30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f1a4a0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x130f15f70;
T_2 ;
    %wait E_0x130f16240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %load/vec4 v0x130f16e80_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f172a0_0;
    %add;
    %store/vec4 v0x130f16bc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x130f16e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x130f168a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x130f17210_0;
    %ix/getv 4, v0x130f170a0_0;
    %shiftl 4;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x130f17210_0;
    %ix/getv 4, v0x130f170a0_0;
    %shiftr 4;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x130f17210_0;
    %ix/getv 4, v0x130f170a0_0;
    %shiftr/s 4;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x130f17210_0;
    %load/vec4 v0x130f17450_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x130f17210_0;
    %load/vec4 v0x130f17450_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x130f17210_0;
    %load/vec4 v0x130f17450_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x130f17150_0;
    %pad/s 64;
    %load/vec4 v0x130f17210_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x130f16c70_0, 0, 64;
    %load/vec4 v0x130f16c70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x130f169b0_0, 0, 32;
    %load/vec4 v0x130f16c70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x130f16b10_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x130f17450_0;
    %pad/u 64;
    %load/vec4 v0x130f17520_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x130f16c70_0, 0, 64;
    %load/vec4 v0x130f16c70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x130f169b0_0, 0, 32;
    %load/vec4 v0x130f16c70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x130f16b10_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f17210_0;
    %mod/s;
    %store/vec4 v0x130f169b0_0, 0, 32;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f17210_0;
    %div/s;
    %store/vec4 v0x130f16b10_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %mod;
    %store/vec4 v0x130f169b0_0, 0, 32;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %div;
    %store/vec4 v0x130f16b10_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x130f16d20_0;
    %store/vec4 v0x130f169b0_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x130f16d20_0;
    %store/vec4 v0x130f16b10_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f17210_0;
    %add;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %add;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %sub;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %and;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %or;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %xor;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %or;
    %inv;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f17210_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x130f16750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x130f17150_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x130f17150_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x130f17150_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x130f17150_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f17210_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f16dd0_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x130f17150_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x130f17150_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f16800_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f172a0_0;
    %add;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f172a0_0;
    %add;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x130f17150_0;
    %load/vec4 v0x130f172a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f17330_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f173c0_0;
    %and;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f173c0_0;
    %or;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x130f17450_0;
    %load/vec4 v0x130f173c0_0;
    %xor;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x130f173c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x130f17600_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x130f17600_0;
    %store/vec4 v0x130f17010_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x130f17750;
T_3 ;
    %wait E_0x130f17990;
    %load/vec4 v0x130f17c10_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x130f17e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x130f17e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x130f17e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x130f17e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x130f17b40_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x130f17e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x130f17da0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x130f17da0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x130f17da0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x130f17e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17da0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f17da0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x130f17aa0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x130f17da0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f17cb0_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x130f19120;
T_4 ;
    %wait E_0x130f043e0;
    %load/vec4 v0x130f19700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130f19430_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x130f19630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x130f194c0_0;
    %assign/vec4 v0x130f19430_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x130f18a10;
T_5 ;
    %wait E_0x130f043e0;
    %load/vec4 v0x130f19000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130f18d00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x130f18f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x130f18db0_0;
    %assign/vec4 v0x130f18d00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x130f17f80;
T_6 ;
    %wait E_0x130f181c0;
    %load/vec4 v0x130f18620_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x130f18810_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130f18940_0, 4, 8;
    %load/vec4 v0x130f18810_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130f18940_0, 4, 8;
    %load/vec4 v0x130f18810_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130f18940_0, 4, 8;
    %load/vec4 v0x130f18810_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130f18940_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x130f18620_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x130f18390_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x130f186b0_0;
    %load/vec4 v0x130f18450_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f18940_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x130f18450_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x130f186b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f18450_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x130f18940_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x130f18450_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x130f186b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f18450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f18940_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x130f18450_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x130f186b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f18940_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x130f18620_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x130f18390_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x130f18760_0;
    %load/vec4 v0x130f18450_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f18940_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x130f18450_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x130f18760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f18940_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x130f15bb0;
T_7 ;
    %wait E_0x130f15f40;
    %load/vec4 v0x130f202b0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x130f1ff30_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x130f1fb30_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x130f15bb0;
T_8 ;
    %wait E_0x130f15830;
    %load/vec4 v0x130f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x130f1fe90_0;
    %load/vec4 v0x130f1f860_0;
    %add;
    %store/vec4 v0x130f20ba0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x130f20420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x130f1fe90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x130f20350_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x130f20ba0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x130f204c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x130f20d90_0;
    %store/vec4 v0x130f20ba0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x130f1fe90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x130f20ba0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x130f15bb0;
T_9 ;
    %wait E_0x130f043e0;
    %load/vec4 v0x130f1f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x130f21450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x130f1faa0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x130f1fe90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x130f1fa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x130f21850_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x130f1fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x130f21850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x130f21850_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x130f21850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x130f21850_0, 0;
    %load/vec4 v0x130f1fe90_0;
    %assign/vec4 v0x130f1faa0_0, 0;
    %load/vec4 v0x130f20ba0_0;
    %assign/vec4 v0x130f1fe90_0, 0;
    %load/vec4 v0x130f1faa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x130f1fa10_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x130f15bb0;
T_10 ;
    %wait E_0x130f043e0;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x130f21450_0, v0x130f1f980_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x130f20350_0, v0x130f1f4a0_0, v0x130f21240_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x130f20e50_0, v0x130f20f90_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x130f20d90_0, v0x130f20f00_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x130f21180_0, v0x130f214e0_0, v0x130f212f0_0, v0x130f207f0_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x130f20b00_0, v0x130f21660_0, v0x130f21590_0, v0x130f206a0_0, v0x130f20080_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x130f1f720_0, v0x130f1f860_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x130f1faa0_0, v0x130f21850_0, v0x130f1fe90_0, v0x130f20ba0_0, v0x130f204c0_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x130f20210_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x130f049a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f21c00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x130f21c00_0;
    %inv;
    %store/vec4 v0x130f21c00_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x130f049a0;
T_12 ;
    %fork t_1, S_0x130f152f0;
    %jmp t_0;
    .scope S_0x130f152f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f22320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f21d10_0, 0, 1;
    %wait E_0x130f043e0;
    %delay 2, 0;
    %wait E_0x130f043e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f22320_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x130f15940_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x130f159f0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x130f15aa0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x130f157a0_0, 0, 16;
    %load/vec4 v0x130f15940_0;
    %load/vec4 v0x130f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f157a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f15890_0, 0, 32;
    %load/vec4 v0x130f15890_0;
    %store/vec4 v0x130f221c0_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x130f15630_0, 0, 32;
    %load/vec4 v0x130f220b0_0;
    %load/vec4 v0x130f15630_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 6 85 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x130f15630_0, v0x130f220b0_0 {0 0 0};
T_12.1 ;
    %wait E_0x130f043e0;
    %delay 2, 0;
    %load/vec4 v0x130f15630_0;
    %addi 4, 0, 32;
    %store/vec4 v0x130f15630_0, 0, 32;
    %load/vec4 v0x130f220b0_0;
    %load/vec4 v0x130f15630_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 90 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x130f15630_0, v0x130f220b0_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x130f21ec0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x130f15940_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x130f159f0_0, 0, 5;
    %load/vec4 v0x130f156f0_0;
    %store/vec4 v0x130f15aa0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x130f157a0_0, 0, 16;
    %load/vec4 v0x130f15940_0;
    %load/vec4 v0x130f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f157a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f15890_0, 0, 32;
    %load/vec4 v0x130f15890_0;
    %store/vec4 v0x130f221c0_0, 0, 32;
    %wait E_0x130f043e0;
    %delay 2, 0;
    %load/vec4 v0x130f21f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 6 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x130f21e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x130f15630_0;
    %addi 4, 0, 32;
    %store/vec4 v0x130f15630_0, 0, 32;
    %load/vec4 v0x130f220b0_0;
    %load/vec4 v0x130f15630_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 6 110 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x130f15630_0, v0x130f220b0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x130f156f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.13, 5;
    %jmp/1 T_12.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x130f15940_0, 0, 6;
    %load/vec4 v0x130f156f0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x130f159f0_0, 0, 5;
    %load/vec4 v0x130f156f0_0;
    %store/vec4 v0x130f15aa0_0, 0, 5;
    %load/vec4 v0x130f156f0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x130f157a0_0, 0, 16;
    %load/vec4 v0x130f15940_0;
    %load/vec4 v0x130f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f157a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f15890_0, 0, 32;
    %load/vec4 v0x130f15890_0;
    %store/vec4 v0x130f221c0_0, 0, 32;
    %wait E_0x130f043e0;
    %delay 2, 0;
    %load/vec4 v0x130f15630_0;
    %addi 4, 0, 32;
    %store/vec4 v0x130f15630_0, 0, 32;
    %load/vec4 v0x130f220b0_0;
    %load/vec4 v0x130f15630_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 6 129 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x130f15630_0, v0x130f220b0_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x130f156f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %jmp T_12.12;
T_12.13 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x130f21ec0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.17, 5;
    %jmp/1 T_12.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x130f15940_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x130f159f0_0, 0, 5;
    %load/vec4 v0x130f156f0_0;
    %store/vec4 v0x130f15aa0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x130f157a0_0, 0, 16;
    %load/vec4 v0x130f15940_0;
    %load/vec4 v0x130f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f157a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f15890_0, 0, 32;
    %load/vec4 v0x130f15890_0;
    %store/vec4 v0x130f221c0_0, 0, 32;
    %wait E_0x130f043e0;
    %delay 2, 0;
    %load/vec4 v0x130f21f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 6 149 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.19 ;
    %load/vec4 v0x130f21e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 6 150 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.21 ;
    %load/vec4 v0x130f15630_0;
    %addi 4, 0, 32;
    %store/vec4 v0x130f15630_0, 0, 32;
    %load/vec4 v0x130f220b0_0;
    %load/vec4 v0x130f15630_0;
    %cmp/e;
    %jmp/0xz  T_12.22, 4;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 6 152 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x130f15630_0, v0x130f220b0_0 {0 0 0};
T_12.23 ;
    %load/vec4 v0x130f156f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %load/vec4 v0x130f21ec0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x130f21ec0_0, 0, 32;
    %jmp T_12.16;
T_12.17 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.25, 5;
    %jmp/1 T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x130f15940_0, 0, 6;
    %load/vec4 v0x130f156f0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x130f159f0_0, 0, 5;
    %load/vec4 v0x130f156f0_0;
    %store/vec4 v0x130f15aa0_0, 0, 5;
    %load/vec4 v0x130f156f0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x130f157a0_0, 0, 16;
    %load/vec4 v0x130f15940_0;
    %load/vec4 v0x130f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x130f157a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f15890_0, 0, 32;
    %load/vec4 v0x130f15890_0;
    %store/vec4 v0x130f221c0_0, 0, 32;
    %wait E_0x130f043e0;
    %delay 2, 0;
    %load/vec4 v0x130f157a0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x130f154c0_0, 0, 18;
    %load/vec4 v0x130f154c0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.26, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.27, 8;
T_12.26 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.27, 8;
 ; End of false expr.
    %blend;
T_12.27;
    %load/vec4 v0x130f154c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x130f15580_0, 0, 32;
    %load/vec4 v0x130f15630_0;
    %addi 4, 0, 32;
    %load/vec4 v0x130f15580_0;
    %add;
    %store/vec4 v0x130f15630_0, 0, 32;
    %load/vec4 v0x130f220b0_0;
    %load/vec4 v0x130f15630_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 6 174 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x130f15630_0, v0x130f220b0_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x130f156f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x130f156f0_0, 0, 5;
    %jmp T_12.24;
T_12.25 ;
    %pop/vec4 1;
    %end;
    .scope S_0x130f049a0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x130f04b10;
T_13 ;
    %wait E_0x130f15d90;
    %load/vec4 v0x130f226b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x130f224e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x130f22580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x130f22610_0;
    %assign/vec4 v0x130f224e0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/bne_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
