; BTOR description generated by Yosys 0.51 (git sha1 c4b5190229616f7ebf8197f43990b4429de3e420, clang++ 16.0.0 -fPIC -O3) for module adder_d1.
1 sort bitvec 32
2 input 1 b ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d1.v:4.24-4.25
3 input 1 a ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d1.v:3.24-3.25
4 sort bitvec 1
5 input 4 clk ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d1.v:2.24-2.27
6 state 1
7 output 6 s ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d1.v:5.24-5.25
8 add 1 3 2 $add$/Users/nikilshyamsunder/capra/protocols/examples/adders/add_d1.v:9$2 ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d1.v:9.14-9.19
9 next 1 6 8 $procdff$3 ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d1.v:8.5-10.8
; end of yosys output
