
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000bdf8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000bdf8  2000bdf8  00013df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  2000be00  2000be00  00013e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000218  2000c330  2000c330  00014330  2**2
                  ALLOC
  4 .stack        00003000  2000c548  2000c548  00014330  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  00014330  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000990  00000000  00000000  00014636  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018d7  00000000  00000000  00014fc6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000db52  00000000  00000000  0001689d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000019c9  00000000  00000000  000243ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000570c  00000000  00000000  00025db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002d10  00000000  00000000  0002b4c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004ae5  00000000  00000000  0002e1d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000034eb  00000000  00000000  00032cb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00075c0a  00000000  00000000  000361a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000abdae  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000910  00000000  00000000  000abdd3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200028c5 	.word	0x200028c5
2000006c:	200028f1 	.word	0x200028f1
20000070:	20003441 	.word	0x20003441
20000074:	2000346d 	.word	0x2000346d
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001de5 	.word	0x20001de5
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003851 	.word	0x20003851
2000021c:	20003879 	.word	0x20003879
20000220:	200038a1 	.word	0x200038a1
20000224:	200038c9 	.word	0x200038c9
20000228:	200038f1 	.word	0x200038f1
2000022c:	20003919 	.word	0x20003919
20000230:	20003941 	.word	0x20003941
20000234:	20003969 	.word	0x20003969
20000238:	20003991 	.word	0x20003991
2000023c:	200039b9 	.word	0x200039b9
20000240:	200039e1 	.word	0x200039e1
20000244:	20003a09 	.word	0x20003a09
20000248:	20003a31 	.word	0x20003a31
2000024c:	20003a59 	.word	0x20003a59
20000250:	20003a81 	.word	0x20003a81
20000254:	20003aa9 	.word	0x20003aa9
20000258:	20003ad1 	.word	0x20003ad1
2000025c:	20003af9 	.word	0x20003af9
20000260:	20003b21 	.word	0x20003b21
20000264:	20003b49 	.word	0x20003b49
20000268:	20003b71 	.word	0x20003b71
2000026c:	20003b99 	.word	0x20003b99
20000270:	20003bc1 	.word	0x20003bc1
20000274:	20003be9 	.word	0x20003be9
20000278:	20003c11 	.word	0x20003c11
2000027c:	20003c39 	.word	0x20003c39
20000280:	20003c61 	.word	0x20003c61
20000284:	20003c89 	.word	0x20003c89
20000288:	20003cb1 	.word	0x20003cb1
2000028c:	20003cd9 	.word	0x20003cd9
20000290:	20003d01 	.word	0x20003d01
20000294:	20003d29 	.word	0x20003d29

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200035bd 	.word	0x200035bd
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000be00 	.word	0x2000be00
20000450:	2000be00 	.word	0x2000be00
20000454:	2000be00 	.word	0x2000be00
20000458:	2000c330 	.word	0x2000c330
2000045c:	00000000 	.word	0x00000000
20000460:	2000c330 	.word	0x2000c330
20000464:	2000c548 	.word	0x2000c548
20000468:	20004525 	.word	0x20004525
2000046c:	2000052d 	.word	0x2000052d

20000470 <__do_global_dtors_aux>:
20000470:	f24c 3330 	movw	r3, #49968	; 0xc330
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64b 6000 	movw	r0, #48640	; 0xbe00
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#define MS_MULT 100000
#define CYCLE_MULT 10000 //  TODO

#define TRIGGER_DURATION 30

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f003 f816 	bl	200034d4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f003 f846 	bl	20003540 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f003 f85e 	bl	2000357c <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b084      	sub	sp, #16
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]
	//uint32_t cycles = ms * MS_MULT;
	//volatile uint32_t* address = (volatile uint32_t *)SOLENOID_ADDR;
	//*address = cycles;

	// Use a GPIO pin and a forced loop
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f003 f852 	bl	2000357c <MSS_GPIO_set_output>
	volatile uint32_t i;
	for(i = 0; i < ms * CYCLE_MULT; i++) { }
200004d8:	f04f 0300 	mov.w	r3, #0
200004dc:	60fb      	str	r3, [r7, #12]
200004de:	e003      	b.n	200004e8 <trigger_solenoid_activate+0x24>
200004e0:	68fb      	ldr	r3, [r7, #12]
200004e2:	f103 0301 	add.w	r3, r3, #1
200004e6:	60fb      	str	r3, [r7, #12]
200004e8:	687b      	ldr	r3, [r7, #4]
200004ea:	f242 7210 	movw	r2, #10000	; 0x2710
200004ee:	fb02 f203 	mul.w	r2, r2, r3
200004f2:	68fb      	ldr	r3, [r7, #12]
200004f4:	429a      	cmp	r2, r3
200004f6:	d8f3      	bhi.n	200004e0 <trigger_solenoid_activate+0x1c>
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	f04f 0100 	mov.w	r1, #0
20000500:	f003 f83c 	bl	2000357c <MSS_GPIO_set_output>

    // second delay for safety
	for(i = 0; i < 300 * CYCLE_MULT; i++) { }
20000504:	f04f 0300 	mov.w	r3, #0
20000508:	60fb      	str	r3, [r7, #12]
2000050a:	e003      	b.n	20000514 <trigger_solenoid_activate+0x50>
2000050c:	68fb      	ldr	r3, [r7, #12]
2000050e:	f103 0301 	add.w	r3, r3, #1
20000512:	60fb      	str	r3, [r7, #12]
20000514:	68fa      	ldr	r2, [r7, #12]
20000516:	f24c 63bf 	movw	r3, #50879	; 0xc6bf
2000051a:	f2c0 032d 	movt	r3, #45	; 0x2d
2000051e:	429a      	cmp	r2, r3
20000520:	d9f4      	bls.n	2000050c <trigger_solenoid_activate+0x48>
}
20000522:	f107 0710 	add.w	r7, r7, #16
20000526:	46bd      	mov	sp, r7
20000528:	bd80      	pop	{r7, pc}
2000052a:	bf00      	nop

2000052c <main>:

static lcd_screen_state_t lcd_state;
static lcd_screen_state_t last_state;
static circle_t trg;

int main() {
2000052c:	b580      	push	{r7, lr}
2000052e:	b082      	sub	sp, #8
20000530:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000532:	f002 ffcf 	bl	200034d4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000536:	f04f 0000 	mov.w	r0, #0
2000053a:	f04f 0105 	mov.w	r1, #5
2000053e:	f002 ffff 	bl	20003540 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000542:	f04f 0000 	mov.w	r0, #0
20000546:	f04f 0100 	mov.w	r1, #0
2000054a:	f003 f817 	bl	2000357c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000054e:	f7ff ffa7 	bl	200004a0 <trigger_solenoid_pin_init>
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;
    //uint8_t mode = MANUAL;

    n64_reset();
20000552:	f000 fff9 	bl	20001548 <n64_reset>
    n64_enable();
20000556:	f001 f809 	bl	2000156c <n64_enable>

    n64_get_state(&last_buttons);
2000055a:	463b      	mov	r3, r7
2000055c:	4618      	mov	r0, r3
2000055e:	f000 ffdb 	bl	20001518 <n64_get_state>

    /*
     * Initialize display and refresh timer
     */
    disp_init();
20000562:	f001 f8e5 	bl	20001730 <disp_init>
    set_clk(CLK_SPEED); //Only for scaling
20000566:	f24e 1000 	movw	r0, #57600	; 0xe100
2000056a:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
2000056e:	f001 fd05 	bl	20001f7c <set_clk>
    //g_disp_update_argument.lcd_state=NULL;
    //g_disp_update_argument.last_state=NULL;
    g_disp_update_argument.lcd_state = &lcd_state;
20000572:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
20000576:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000057a:	f24c 3234 	movw	r2, #49972	; 0xc334
2000057e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000582:	601a      	str	r2, [r3, #0]
    g_disp_update_argument.last_state = NULL;
20000584:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
20000588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058c:	f04f 0200 	mov.w	r2, #0
20000590:	605a      	str	r2, [r3, #4]
    //add_timer_periodic(disp_update, (void*) &g_disp_update_argument, to_ticks(DISPLAY_UPDATE_MS));

    printf("A.N.T.S. 3000, ready for action!\r\n");
20000592:	f24b 70c4 	movw	r0, #47044	; 0xb7c4
20000596:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000059a:	f004 fc71 	bl	20004e80 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000059e:	f000 fe51 	bl	20001244 <Pixy_init>

    while (1) {

        n64_get_state( &n64_buttons );
200005a2:	f107 0304 	add.w	r3, r7, #4
200005a6:	4618      	mov	r0, r3
200005a8:	f000 ffb6 	bl	20001518 <n64_get_state>

        do_solenoid( &n64_buttons, &last_buttons );
200005ac:	f107 0204 	add.w	r2, r7, #4
200005b0:	463b      	mov	r3, r7
200005b2:	4610      	mov	r0, r2
200005b4:	4619      	mov	r1, r3
200005b6:	f000 f841 	bl	2000063c <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
200005ba:	f107 0204 	add.w	r2, r7, #4
200005be:	463b      	mov	r3, r7
200005c0:	4610      	mov	r0, r2
200005c2:	4619      	mov	r1, r3
200005c4:	f000 f8ca 	bl	2000075c <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
200005c8:	f107 0204 	add.w	r2, r7, #4
200005cc:	463b      	mov	r3, r7
200005ce:	4610      	mov	r0, r2
200005d0:	4619      	mov	r1, r3
200005d2:	f000 f9b3 	bl	2000093c <do_automatic>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
200005d6:	687b      	ldr	r3, [r7, #4]
200005d8:	603b      	str	r3, [r7, #0]
    }
200005da:	e7e2      	b.n	200005a2 <main+0x76>

200005dc <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
200005dc:	b580      	push	{r7, lr}
200005de:	b082      	sub	sp, #8
200005e0:	af00      	add	r7, sp, #0
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200005e2:	f64a 3098 	movw	r0, #43928	; 0xab98
200005e6:	f2c0 0002 	movt	r0, #2
200005ea:	f001 f84d 	bl	20001688 <set_y_servo_analog_pw>
    while (stop_switch(READ_LOWER_STOP)) { }
200005ee:	f240 13a4 	movw	r3, #420	; 0x1a4
200005f2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005f6:	681b      	ldr	r3, [r3, #0]
200005f8:	2b00      	cmp	r3, #0
200005fa:	d1f8      	bne.n	200005ee <_reload_motion+0x12>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
200005fc:	f64e 0048 	movw	r0, #59464	; 0xe848
20000600:	f2c0 0001 	movt	r0, #1
20000604:	f001 f840 	bl	20001688 <set_y_servo_analog_pw>
    volatile uint32_t i;
    for(i = 0; i < 120*CYCLE_MULT; i++) { }
20000608:	f04f 0300 	mov.w	r3, #0
2000060c:	607b      	str	r3, [r7, #4]
2000060e:	e003      	b.n	20000618 <_reload_motion+0x3c>
20000610:	687b      	ldr	r3, [r7, #4]
20000612:	f103 0301 	add.w	r3, r3, #1
20000616:	607b      	str	r3, [r7, #4]
20000618:	687a      	ldr	r2, [r7, #4]
2000061a:	f644 737f 	movw	r3, #20351	; 0x4f7f
2000061e:	f2c0 0312 	movt	r3, #18
20000622:	429a      	cmp	r2, r3
20000624:	d9f4      	bls.n	20000610 <_reload_motion+0x34>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
20000626:	f644 10f0 	movw	r0, #18928	; 0x49f0
2000062a:	f2c0 0002 	movt	r0, #2
2000062e:	f001 f82b 	bl	20001688 <set_y_servo_analog_pw>
}
20000632:	f107 0708 	add.w	r7, r7, #8
20000636:	46bd      	mov	sp, r7
20000638:	bd80      	pop	{r7, pc}
2000063a:	bf00      	nop

2000063c <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
2000063c:	b580      	push	{r7, lr}
2000063e:	b082      	sub	sp, #8
20000640:	af00      	add	r7, sp, #0
20000642:	6078      	str	r0, [r7, #4]
20000644:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (n64_pressed(Z)) {
20000646:	687b      	ldr	r3, [r7, #4]
20000648:	781b      	ldrb	r3, [r3, #0]
2000064a:	f003 0304 	and.w	r3, r3, #4
2000064e:	2b00      	cmp	r3, #0
20000650:	d015      	beq.n	2000067e <do_solenoid+0x42>
20000652:	683b      	ldr	r3, [r7, #0]
20000654:	781b      	ldrb	r3, [r3, #0]
20000656:	f003 0304 	and.w	r3, r3, #4
2000065a:	2b00      	cmp	r3, #0
2000065c:	d10f      	bne.n	2000067e <do_solenoid+0x42>
        printf("Z pressed, activating trigger solenoid\r\n");
2000065e:	f24b 70e8 	movw	r0, #47080	; 0xb7e8
20000662:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000666:	f004 fc0b 	bl	20004e80 <puts>
        trigger_solenoid_activate(milliseconds);
2000066a:	f64b 6304 	movw	r3, #48644	; 0xbe04
2000066e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000672:	681b      	ldr	r3, [r3, #0]
20000674:	4618      	mov	r0, r3
20000676:	f7ff ff25 	bl	200004c4 <trigger_solenoid_activate>
        _reload_motion();
2000067a:	f7ff ffaf 	bl	200005dc <_reload_motion>
    }

    if (n64_pressed(C_Up)) {
2000067e:	687b      	ldr	r3, [r7, #4]
20000680:	785b      	ldrb	r3, [r3, #1]
20000682:	f003 0310 	and.w	r3, r3, #16
20000686:	2b00      	cmp	r3, #0
20000688:	d021      	beq.n	200006ce <do_solenoid+0x92>
2000068a:	683b      	ldr	r3, [r7, #0]
2000068c:	785b      	ldrb	r3, [r3, #1]
2000068e:	f003 0310 	and.w	r3, r3, #16
20000692:	2b00      	cmp	r3, #0
20000694:	d11b      	bne.n	200006ce <do_solenoid+0x92>
        milliseconds += increment;
20000696:	f64b 6304 	movw	r3, #48644	; 0xbe04
2000069a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000069e:	681a      	ldr	r2, [r3, #0]
200006a0:	f64b 6308 	movw	r3, #48648	; 0xbe08
200006a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a8:	681b      	ldr	r3, [r3, #0]
200006aa:	441a      	add	r2, r3
200006ac:	f64b 6304 	movw	r3, #48644	; 0xbe04
200006b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b4:	601a      	str	r2, [r3, #0]
        printf("Incrementing solenoid time to: %d ms\r\n", milliseconds);
200006b6:	f64b 6304 	movw	r3, #48644	; 0xbe04
200006ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006be:	681b      	ldr	r3, [r3, #0]
200006c0:	f64b 0010 	movw	r0, #47120	; 0xb810
200006c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006c8:	4619      	mov	r1, r3
200006ca:	f004 fb6b 	bl	20004da4 <printf>
    }
    if (n64_pressed(C_Down)) {
200006ce:	687b      	ldr	r3, [r7, #4]
200006d0:	785b      	ldrb	r3, [r3, #1]
200006d2:	f003 0320 	and.w	r3, r3, #32
200006d6:	2b00      	cmp	r3, #0
200006d8:	d03b      	beq.n	20000752 <do_solenoid+0x116>
200006da:	683b      	ldr	r3, [r7, #0]
200006dc:	785b      	ldrb	r3, [r3, #1]
200006de:	f003 0320 	and.w	r3, r3, #32
200006e2:	2b00      	cmp	r3, #0
200006e4:	d135      	bne.n	20000752 <do_solenoid+0x116>
        if (milliseconds <= increment) {
200006e6:	f64b 6304 	movw	r3, #48644	; 0xbe04
200006ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ee:	681a      	ldr	r2, [r3, #0]
200006f0:	f64b 6308 	movw	r3, #48648	; 0xbe08
200006f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f8:	681b      	ldr	r3, [r3, #0]
200006fa:	429a      	cmp	r2, r3
200006fc:	d80c      	bhi.n	20000718 <do_solenoid+0xdc>
            printf("Cannot decrement solenoid time, at min: %d ms\r\n", milliseconds);
200006fe:	f64b 6304 	movw	r3, #48644	; 0xbe04
20000702:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000706:	681b      	ldr	r3, [r3, #0]
20000708:	f64b 0038 	movw	r0, #47160	; 0xb838
2000070c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000710:	4619      	mov	r1, r3
20000712:	f004 fb47 	bl	20004da4 <printf>
20000716:	e01c      	b.n	20000752 <do_solenoid+0x116>
        }
        else {
            milliseconds -= increment;
20000718:	f64b 6304 	movw	r3, #48644	; 0xbe04
2000071c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000720:	681a      	ldr	r2, [r3, #0]
20000722:	f64b 6308 	movw	r3, #48648	; 0xbe08
20000726:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000072a:	681b      	ldr	r3, [r3, #0]
2000072c:	ebc3 0202 	rsb	r2, r3, r2
20000730:	f64b 6304 	movw	r3, #48644	; 0xbe04
20000734:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000738:	601a      	str	r2, [r3, #0]
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
2000073a:	f64b 6304 	movw	r3, #48644	; 0xbe04
2000073e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000742:	681b      	ldr	r3, [r3, #0]
20000744:	f64b 0068 	movw	r0, #47208	; 0xb868
20000748:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000074c:	4619      	mov	r1, r3
2000074e:	f004 fb29 	bl	20004da4 <printf>
        }
    }
}
20000752:	f107 0708 	add.w	r7, r7, #8
20000756:	46bd      	mov	sp, r7
20000758:	bd80      	pop	{r7, pc}
2000075a:	bf00      	nop

2000075c <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
2000075c:	b580      	push	{r7, lr}
2000075e:	b082      	sub	sp, #8
20000760:	af00      	add	r7, sp, #0
20000762:	6078      	str	r0, [r7, #4]
20000764:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000766:	687b      	ldr	r3, [r7, #4]
20000768:	781b      	ldrb	r3, [r3, #0]
2000076a:	f003 0320 	and.w	r3, r3, #32
2000076e:	2b00      	cmp	r3, #0
20000770:	d013      	beq.n	2000079a <do_servos_manual+0x3e>
20000772:	683b      	ldr	r3, [r7, #0]
20000774:	781b      	ldrb	r3, [r3, #0]
20000776:	f003 0320 	and.w	r3, r3, #32
2000077a:	2b00      	cmp	r3, #0
2000077c:	d10d      	bne.n	2000079a <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
2000077e:	f240 1348 	movw	r3, #328	; 0x148
20000782:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000786:	f04f 0200 	mov.w	r2, #0
2000078a:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
2000078c:	f64b 0090 	movw	r0, #47248	; 0xb890
20000790:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000794:	f004 fb74 	bl	20004e80 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000798:	e03e      	b.n	20000818 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000079a:	687b      	ldr	r3, [r7, #4]
2000079c:	781b      	ldrb	r3, [r3, #0]
2000079e:	f003 0310 	and.w	r3, r3, #16
200007a2:	2b00      	cmp	r3, #0
200007a4:	d013      	beq.n	200007ce <do_servos_manual+0x72>
200007a6:	683b      	ldr	r3, [r7, #0]
200007a8:	781b      	ldrb	r3, [r3, #0]
200007aa:	f003 0310 	and.w	r3, r3, #16
200007ae:	2b00      	cmp	r3, #0
200007b0:	d10d      	bne.n	200007ce <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
200007b2:	f240 134c 	movw	r3, #332	; 0x14c
200007b6:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007ba:	f04f 0200 	mov.w	r2, #0
200007be:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
200007c0:	f64b 00a8 	movw	r0, #47272	; 0xb8a8
200007c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007c8:	f004 fb5a 	bl	20004e80 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200007cc:	e024      	b.n	20000818 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
200007ce:	687b      	ldr	r3, [r7, #4]
200007d0:	781b      	ldrb	r3, [r3, #0]
200007d2:	f003 0310 	and.w	r3, r3, #16
200007d6:	2b00      	cmp	r3, #0
200007d8:	d105      	bne.n	200007e6 <do_servos_manual+0x8a>
200007da:	683b      	ldr	r3, [r7, #0]
200007dc:	781b      	ldrb	r3, [r3, #0]
200007de:	f003 0310 	and.w	r3, r3, #16
200007e2:	2b00      	cmp	r3, #0
200007e4:	d10b      	bne.n	200007fe <do_servos_manual+0xa2>
200007e6:	687b      	ldr	r3, [r7, #4]
200007e8:	781b      	ldrb	r3, [r3, #0]
200007ea:	f003 0320 	and.w	r3, r3, #32
200007ee:	2b00      	cmp	r3, #0
200007f0:	d112      	bne.n	20000818 <do_servos_manual+0xbc>
200007f2:	683b      	ldr	r3, [r7, #0]
200007f4:	781b      	ldrb	r3, [r3, #0]
200007f6:	f003 0320 	and.w	r3, r3, #32
200007fa:	2b00      	cmp	r3, #0
200007fc:	d00c      	beq.n	20000818 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
200007fe:	f240 1344 	movw	r3, #324	; 0x144
20000802:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000806:	f04f 0200 	mov.w	r2, #0
2000080a:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
2000080c:	f64b 00c0 	movw	r0, #47296	; 0xb8c0
20000810:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000814:	f004 fb34 	bl	20004e80 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000818:	687b      	ldr	r3, [r7, #4]
2000081a:	781b      	ldrb	r3, [r3, #0]
2000081c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000820:	2b00      	cmp	r3, #0
20000822:	d013      	beq.n	2000084c <do_servos_manual+0xf0>
20000824:	683b      	ldr	r3, [r7, #0]
20000826:	781b      	ldrb	r3, [r3, #0]
20000828:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000082c:	2b00      	cmp	r3, #0
2000082e:	d10d      	bne.n	2000084c <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
20000830:	f240 1308 	movw	r3, #264	; 0x108
20000834:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000838:	f04f 0200 	mov.w	r2, #0
2000083c:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
2000083e:	f64b 00d8 	movw	r0, #47320	; 0xb8d8
20000842:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000846:	f004 fb1b 	bl	20004e80 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
2000084a:	e03e      	b.n	200008ca <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
2000084c:	687b      	ldr	r3, [r7, #4]
2000084e:	781b      	ldrb	r3, [r3, #0]
20000850:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000854:	2b00      	cmp	r3, #0
20000856:	d013      	beq.n	20000880 <do_servos_manual+0x124>
20000858:	683b      	ldr	r3, [r7, #0]
2000085a:	781b      	ldrb	r3, [r3, #0]
2000085c:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000860:	2b00      	cmp	r3, #0
20000862:	d10d      	bne.n	20000880 <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
20000864:	f240 130c 	movw	r3, #268	; 0x10c
20000868:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000086c:	f04f 0200 	mov.w	r2, #0
20000870:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
20000872:	f64b 00f0 	movw	r0, #47344	; 0xb8f0
20000876:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000087a:	f004 fb01 	bl	20004e80 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
2000087e:	e024      	b.n	200008ca <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000880:	687b      	ldr	r3, [r7, #4]
20000882:	781b      	ldrb	r3, [r3, #0]
20000884:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000888:	2b00      	cmp	r3, #0
2000088a:	d105      	bne.n	20000898 <do_servos_manual+0x13c>
2000088c:	683b      	ldr	r3, [r7, #0]
2000088e:	781b      	ldrb	r3, [r3, #0]
20000890:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000894:	2b00      	cmp	r3, #0
20000896:	d10b      	bne.n	200008b0 <do_servos_manual+0x154>
20000898:	687b      	ldr	r3, [r7, #4]
2000089a:	781b      	ldrb	r3, [r3, #0]
2000089c:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008a0:	2b00      	cmp	r3, #0
200008a2:	d112      	bne.n	200008ca <do_servos_manual+0x16e>
200008a4:	683b      	ldr	r3, [r7, #0]
200008a6:	781b      	ldrb	r3, [r3, #0]
200008a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008ac:	2b00      	cmp	r3, #0
200008ae:	d00c      	beq.n	200008ca <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
200008b0:	f240 1304 	movw	r3, #260	; 0x104
200008b4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008b8:	f04f 0200 	mov.w	r2, #0
200008bc:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
200008be:	f64b 1008 	movw	r0, #47368	; 0xb908
200008c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008c6:	f004 fadb 	bl	20004e80 <puts>
    }

    // Read out the counts
    if (n64_pressed(C_Right)) {
200008ca:	687b      	ldr	r3, [r7, #4]
200008cc:	785b      	ldrb	r3, [r3, #1]
200008ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008d2:	2b00      	cmp	r3, #0
200008d4:	d007      	beq.n	200008e6 <do_servos_manual+0x18a>
200008d6:	683b      	ldr	r3, [r7, #0]
200008d8:	785b      	ldrb	r3, [r3, #1]
200008da:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008de:	2b00      	cmp	r3, #0
200008e0:	d101      	bne.n	200008e6 <do_servos_manual+0x18a>
    	servos_print_counts();
200008e2:	f000 fefd 	bl	200016e0 <servos_print_counts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008e6:	687b      	ldr	r3, [r7, #4]
200008e8:	789a      	ldrb	r2, [r3, #2]
200008ea:	683b      	ldr	r3, [r7, #0]
200008ec:	789b      	ldrb	r3, [r3, #2]
200008ee:	b252      	sxtb	r2, r2
200008f0:	b25b      	sxtb	r3, r3
200008f2:	429a      	cmp	r2, r3
200008f4:	d107      	bne.n	20000906 <do_servos_manual+0x1aa>
    	state->Y_axis != last_state->Y_axis ) {
200008f6:	687b      	ldr	r3, [r7, #4]
200008f8:	78da      	ldrb	r2, [r3, #3]
200008fa:	683b      	ldr	r3, [r7, #0]
200008fc:	78db      	ldrb	r3, [r3, #3]
    	servos_print_counts();
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008fe:	b252      	sxtb	r2, r2
20000900:	b25b      	sxtb	r3, r3
20000902:	429a      	cmp	r2, r3
20000904:	d016      	beq.n	20000934 <do_servos_manual+0x1d8>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000906:	6878      	ldr	r0, [r7, #4]
20000908:	f24c 3140 	movw	r1, #49984	; 0xc340
2000090c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000910:	f000 fe72 	bl	200015f8 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
20000914:	f24c 3340 	movw	r3, #49984	; 0xc340
20000918:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000091c:	681b      	ldr	r3, [r3, #0]
2000091e:	4618      	mov	r0, r3
20000920:	f000 fe86 	bl	20001630 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000924:	f24c 3340 	movw	r3, #49984	; 0xc340
20000928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000092c:	685b      	ldr	r3, [r3, #4]
2000092e:	4618      	mov	r0, r3
20000930:	f000 feaa 	bl	20001688 <set_y_servo_analog_pw>
    }
}
20000934:	f107 0708 	add.w	r7, r7, #8
20000938:	46bd      	mov	sp, r7
2000093a:	bd80      	pop	{r7, pc}

2000093c <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.25
#define EWMA_LAMBDA_INVERSE 0.75

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
2000093c:	b590      	push	{r4, r7, lr}
2000093e:	b08b      	sub	sp, #44	; 0x2c
20000940:	af00      	add	r7, sp, #0
20000942:	6078      	str	r0, [r7, #4]
20000944:	6039      	str	r1, [r7, #0]

    if (! n64_pressed(R)) {
20000946:	687b      	ldr	r3, [r7, #4]
20000948:	785b      	ldrb	r3, [r3, #1]
2000094a:	f003 0308 	and.w	r3, r3, #8
2000094e:	2b00      	cmp	r3, #0
20000950:	f000 81d4 	beq.w	20000cfc <do_automatic+0x3c0>
20000954:	683b      	ldr	r3, [r7, #0]
20000956:	785b      	ldrb	r3, [r3, #1]
20000958:	f003 0308 	and.w	r3, r3, #8
2000095c:	2b00      	cmp	r3, #0
2000095e:	f040 81cf 	bne.w	20000d00 <do_automatic+0x3c4>
        return;
    }

    printf("Beginning seek-and-destroy!\r\n");
20000962:	f64b 1020 	movw	r0, #47392	; 0xb920
20000966:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000096a:	f004 fa89 	bl	20004e80 <puts>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
2000096e:	f240 1304 	movw	r3, #260	; 0x104
20000972:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000976:	f04f 0200 	mov.w	r2, #0
2000097a:	601a      	str	r2, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
2000097c:	f240 1344 	movw	r3, #324	; 0x144
20000980:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000984:	f04f 0200 	mov.w	r2, #0
20000988:	601a      	str	r2, [r3, #0]

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
2000098a:	f04f 0301 	mov.w	r3, #1
2000098e:	60fb      	str	r3, [r7, #12]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
20000990:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000994:	f2c0 0302 	movt	r3, #2
20000998:	613b      	str	r3, [r7, #16]
    uint32_t y_pw = SERVO_NEUTRAL;
2000099a:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000099e:	f2c0 0302 	movt	r3, #2
200009a2:	617b      	str	r3, [r7, #20]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
200009a4:	f04f 0300 	mov.w	r3, #0
200009a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uint8_t y_on_target = 0;
200009ac:	f04f 0300 	mov.w	r3, #0
200009b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint32_t junk_frame_count = 0;
200009b4:	f04f 0300 	mov.w	r3, #0
200009b8:	627b      	str	r3, [r7, #36]	; 0x24

    while (active) {
200009ba:	e19a      	b.n	20000cf2 <do_automatic+0x3b6>

        if ( Pixy_get_target_location(&target) == -1 ) {
200009bc:	f107 0308 	add.w	r3, r7, #8
200009c0:	4618      	mov	r0, r3
200009c2:	f000 fd81 	bl	200014c8 <Pixy_get_target_location>
200009c6:	4603      	mov	r3, r0
200009c8:	f1b3 3fff 	cmp.w	r3, #4294967295
200009cc:	d122      	bne.n	20000a14 <do_automatic+0xd8>
        	// This seems to be resetting the servos immeadiately after setting them
        	// so we might have a problem with reading too fast from the pixy...

    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	printf("x: %d\ty: %d\r\n", -1, -1);
200009ce:	f64b 1040 	movw	r0, #47424	; 0xb940
200009d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009d6:	f04f 31ff 	mov.w	r1, #4294967295
200009da:	f04f 32ff 	mov.w	r2, #4294967295
200009de:	f004 f9e1 	bl	20004da4 <printf>

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
200009e2:	f04f 0005 	mov.w	r0, #5
200009e6:	f001 fb77 	bl	200020d8 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
200009ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200009ec:	f103 0301 	add.w	r3, r3, #1
200009f0:	627b      	str	r3, [r7, #36]	; 0x24

        	if (junk_frame_count == 20) {
200009f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200009f4:	2b14      	cmp	r3, #20
200009f6:	f040 814a 	bne.w	20000c8e <do_automatic+0x352>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
200009fa:	f644 10f0 	movw	r0, #18928	; 0x49f0
200009fe:	f2c0 0002 	movt	r0, #2
20000a02:	f000 fe15 	bl	20001630 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000a06:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000a0a:	f2c0 0002 	movt	r0, #2
20000a0e:	f000 fe3b 	bl	20001688 <set_y_servo_analog_pw>
20000a12:	e13d      	b.n	20000c90 <do_automatic+0x354>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000a14:	893b      	ldrh	r3, [r7, #8]
20000a16:	b21a      	sxth	r2, r3
20000a18:	897b      	ldrh	r3, [r7, #10]
20000a1a:	b21b      	sxth	r3, r3
20000a1c:	f64b 1040 	movw	r0, #47424	; 0xb940
20000a20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a24:	4611      	mov	r1, r2
20000a26:	461a      	mov	r2, r3
20000a28:	f004 f9bc 	bl	20004da4 <printf>
		    junk_frame_count = 0;
20000a2c:	f04f 0300 	mov.w	r3, #0
20000a30:	627b      	str	r3, [r7, #36]	; 0x24

        	// X servo adjustment
		    if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
20000a32:	893b      	ldrh	r3, [r7, #8]
20000a34:	b21b      	sxth	r3, r3
20000a36:	2b9a      	cmp	r3, #154	; 0x9a
20000a38:	dc0f      	bgt.n	20000a5a <do_automatic+0x11e>
		        // go left (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000a3a:	893b      	ldrh	r3, [r7, #8]
20000a3c:	b21b      	sxth	r3, r3
20000a3e:	f240 2271 	movw	r2, #625	; 0x271
20000a42:	fb02 f303 	mul.w	r3, r2, r3
20000a46:	f503 4336 	add.w	r3, r3, #46592	; 0xb600
20000a4a:	f503 73cc 	add.w	r3, r3, #408	; 0x198
20000a4e:	61bb      	str	r3, [r7, #24]
		    	x_on_target = 0;
20000a50:	f04f 0300 	mov.w	r3, #0
20000a54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
20000a58:	e024      	b.n	20000aa4 <do_automatic+0x168>
		    }
		    else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
20000a5a:	893b      	ldrh	r3, [r7, #8]
20000a5c:	b21b      	sxth	r3, r3
20000a5e:	2ba5      	cmp	r3, #165	; 0xa5
20000a60:	dd0f      	ble.n	20000a82 <do_automatic+0x146>
		        // go right (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000a62:	893b      	ldrh	r3, [r7, #8]
20000a64:	b21b      	sxth	r3, r3
20000a66:	f240 2271 	movw	r2, #625	; 0x271
20000a6a:	fb02 f303 	mul.w	r3, r2, r3
20000a6e:	f503 4356 	add.w	r3, r3, #54784	; 0xd600
20000a72:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
20000a76:	61bb      	str	r3, [r7, #24]
		    	x_on_target = 0;
20000a78:	f04f 0300 	mov.w	r3, #0
20000a7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
20000a80:	e010      	b.n	20000aa4 <do_automatic+0x168>
		    }
		    else {
		    	new_x_pw = SERVO_NEUTRAL;
20000a82:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a86:	f2c0 0302 	movt	r3, #2
20000a8a:	61bb      	str	r3, [r7, #24]
		    	x_on_target++; // use to enforce on target count before firing
20000a8c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000a90:	f103 0301 	add.w	r3, r3, #1
20000a94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    	printf("X on target!\r\n");
20000a98:	f64b 1050 	movw	r0, #47440	; 0xb950
20000a9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aa0:	f004 f9ee 	bl	20004e80 <puts>
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000aa4:	69b8      	ldr	r0, [r7, #24]
20000aa6:	f003 fa95 	bl	20003fd4 <__aeabi_ui2d>
20000aaa:	4602      	mov	r2, r0
20000aac:	460b      	mov	r3, r1
20000aae:	4610      	mov	r0, r2
20000ab0:	4619      	mov	r1, r3
20000ab2:	f04f 0200 	mov.w	r2, #0
20000ab6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000aba:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000abe:	f003 faff 	bl	200040c0 <__aeabi_dmul>
20000ac2:	4602      	mov	r2, r0
20000ac4:	460b      	mov	r3, r1
20000ac6:	4610      	mov	r0, r2
20000ac8:	4619      	mov	r1, r3
20000aca:	f003 fd0b 	bl	200044e4 <__aeabi_d2uiz>
20000ace:	4604      	mov	r4, r0
20000ad0:	6938      	ldr	r0, [r7, #16]
20000ad2:	f003 fa7f 	bl	20003fd4 <__aeabi_ui2d>
20000ad6:	4602      	mov	r2, r0
20000ad8:	460b      	mov	r3, r1
20000ada:	4610      	mov	r0, r2
20000adc:	4619      	mov	r1, r3
20000ade:	f04f 0200 	mov.w	r2, #0
20000ae2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000ae6:	f503 03d0 	add.w	r3, r3, #6815744	; 0x680000
20000aea:	f003 fae9 	bl	200040c0 <__aeabi_dmul>
20000aee:	4602      	mov	r2, r0
20000af0:	460b      	mov	r3, r1
20000af2:	4610      	mov	r0, r2
20000af4:	4619      	mov	r1, r3
20000af6:	f003 fcf5 	bl	200044e4 <__aeabi_d2uiz>
20000afa:	4603      	mov	r3, r0
20000afc:	4423      	add	r3, r4
20000afe:	613b      	str	r3, [r7, #16]

		    // Y servo adjustment
		    if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000b00:	897b      	ldrh	r3, [r7, #10]
20000b02:	b21b      	sxth	r3, r3
20000b04:	2b5e      	cmp	r3, #94	; 0x5e
20000b06:	dc0f      	bgt.n	20000b28 <do_automatic+0x1ec>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000b08:	897b      	ldrh	r3, [r7, #10]
20000b0a:	b21b      	sxth	r3, r3
20000b0c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000b10:	fb02 f303 	mul.w	r3, r2, r3
20000b14:	f503 33bc 	add.w	r3, r3, #96256	; 0x17800
20000b18:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
20000b1c:	61fb      	str	r3, [r7, #28]
		    	y_on_target = 0;
20000b1e:	f04f 0300 	mov.w	r3, #0
20000b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
20000b26:	e024      	b.n	20000b72 <do_automatic+0x236>
		    }
		    else if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
20000b28:	897b      	ldrh	r3, [r7, #10]
20000b2a:	b21b      	sxth	r3, r3
20000b2c:	2b69      	cmp	r3, #105	; 0x69
20000b2e:	dd0f      	ble.n	20000b50 <do_automatic+0x214>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_X_CENTER);
20000b30:	897b      	ldrh	r3, [r7, #10]
20000b32:	b21b      	sxth	r3, r3
20000b34:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000b38:	fb02 f303 	mul.w	r3, r2, r3
20000b3c:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
20000b40:	f103 03f8 	add.w	r3, r3, #248	; 0xf8
20000b44:	61fb      	str	r3, [r7, #28]
		    	y_on_target = 0;
20000b46:	f04f 0300 	mov.w	r3, #0
20000b4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
20000b4e:	e010      	b.n	20000b72 <do_automatic+0x236>
		    }
		    else {
		    	new_y_pw = SERVO_NEUTRAL;
20000b50:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000b54:	f2c0 0302 	movt	r3, #2
20000b58:	61fb      	str	r3, [r7, #28]
		    	y_on_target++;
20000b5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000b5e:	f103 0301 	add.w	r3, r3, #1
20000b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    	printf("Y on target!\r\n");
20000b66:	f64b 1060 	movw	r0, #47456	; 0xb960
20000b6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b6e:	f004 f987 	bl	20004e80 <puts>
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000b72:	69f8      	ldr	r0, [r7, #28]
20000b74:	f003 fa2e 	bl	20003fd4 <__aeabi_ui2d>
20000b78:	4602      	mov	r2, r0
20000b7a:	460b      	mov	r3, r1
20000b7c:	4610      	mov	r0, r2
20000b7e:	4619      	mov	r1, r3
20000b80:	f04f 0200 	mov.w	r2, #0
20000b84:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000b88:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000b8c:	f003 fa98 	bl	200040c0 <__aeabi_dmul>
20000b90:	4602      	mov	r2, r0
20000b92:	460b      	mov	r3, r1
20000b94:	4610      	mov	r0, r2
20000b96:	4619      	mov	r1, r3
20000b98:	f003 fca4 	bl	200044e4 <__aeabi_d2uiz>
20000b9c:	4604      	mov	r4, r0
20000b9e:	6978      	ldr	r0, [r7, #20]
20000ba0:	f003 fa18 	bl	20003fd4 <__aeabi_ui2d>
20000ba4:	4602      	mov	r2, r0
20000ba6:	460b      	mov	r3, r1
20000ba8:	4610      	mov	r0, r2
20000baa:	4619      	mov	r1, r3
20000bac:	f04f 0200 	mov.w	r2, #0
20000bb0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000bb4:	f503 03d0 	add.w	r3, r3, #6815744	; 0x680000
20000bb8:	f003 fa82 	bl	200040c0 <__aeabi_dmul>
20000bbc:	4602      	mov	r2, r0
20000bbe:	460b      	mov	r3, r1
20000bc0:	4610      	mov	r0, r2
20000bc2:	4619      	mov	r1, r3
20000bc4:	f003 fc8e 	bl	200044e4 <__aeabi_d2uiz>
20000bc8:	4603      	mov	r3, r0
20000bca:	4423      	add	r3, r4
20000bcc:	617b      	str	r3, [r7, #20]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000bce:	6938      	ldr	r0, [r7, #16]
20000bd0:	f000 fd2e 	bl	20001630 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000bd4:	6978      	ldr	r0, [r7, #20]
20000bd6:	f000 fd57 	bl	20001688 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = target.x;
20000bda:	893b      	ldrh	r3, [r7, #8]
20000bdc:	b2da      	uxtb	r2, r3
20000bde:	f24c 333c 	movw	r3, #49980	; 0xc33c
20000be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be6:	701a      	strb	r2, [r3, #0]
        	trg.y = target.y;
20000be8:	897b      	ldrh	r3, [r7, #10]
20000bea:	b2da      	uxtb	r2, r3
20000bec:	f24c 333c 	movw	r3, #49980	; 0xc33c
20000bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf4:	705a      	strb	r2, [r3, #1]
        	lcd_state.target_pos = &trg;
20000bf6:	f24c 3334 	movw	r3, #49972	; 0xc334
20000bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bfe:	f24c 323c 	movw	r2, #49980	; 0xc33c
20000c02:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c06:	601a      	str	r2, [r3, #0]
        	lcd_state.distance = 50;
20000c08:	f24c 3334 	movw	r3, #49972	; 0xc334
20000c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c10:	f04f 0232 	mov.w	r2, #50	; 0x32
20000c14:	711a      	strb	r2, [r3, #4]
        	lcd_state.shots = 22;
20000c16:	f24c 3334 	movw	r3, #49972	; 0xc334
20000c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c1e:	f04f 0216 	mov.w	r2, #22
20000c22:	715a      	strb	r2, [r3, #5]
        	lcd_state.target_mode = 1;
20000c24:	f24c 3334 	movw	r3, #49972	; 0xc334
20000c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c2c:	f04f 0201 	mov.w	r2, #1
20000c30:	719a      	strb	r2, [r3, #6]
        	g_disp_update_argument.lcd_state = &lcd_state;
20000c32:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
20000c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3a:	f24c 3234 	movw	r2, #49972	; 0xc334
20000c3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c42:	601a      	str	r2, [r3, #0]
        	g_disp_update_argument.last_state = NULL;
20000c44:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
20000c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c4c:	f04f 0200 	mov.w	r2, #0
20000c50:	605a      	str	r2, [r3, #4]
        	disp_update((void*)&g_disp_update_argument);
20000c52:	f24c 30d8 	movw	r0, #50136	; 0xc3d8
20000c56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c5a:	f000 fdbb 	bl	200017d4 <disp_update>
        	start_hardware_timer();
20000c5e:	f001 f8f3 	bl	20001e48 <start_hardware_timer>
        	// spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if (x_on_target && y_on_target) {
20000c62:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000c66:	2b00      	cmp	r3, #0
20000c68:	d012      	beq.n	20000c90 <do_automatic+0x354>
20000c6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000c6e:	2b00      	cmp	r3, #0
20000c70:	d00e      	beq.n	20000c90 <do_automatic+0x354>
        		printf("Target acquired, firing!\r\n");
20000c72:	f64b 1070 	movw	r0, #47472	; 0xb970
20000c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c7a:	f004 f901 	bl	20004e80 <puts>
        		trigger_solenoid_activate(TRIGGER_DURATION);// TODO, rename and/or tie to ms count
20000c7e:	f04f 001e 	mov.w	r0, #30
20000c82:	f7ff fc1f 	bl	200004c4 <trigger_solenoid_activate>
        		//_reload_motion();
        		active = 0;
20000c86:	f04f 0300 	mov.w	r3, #0
20000c8a:	60fb      	str	r3, [r7, #12]
20000c8c:	e000      	b.n	20000c90 <do_automatic+0x354>

        	if (junk_frame_count == 20) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000c8e:	bf00      	nop
        		//_reload_motion();
        		active = 0;
        	}
        }

        if (n64_pressed(B)) {
20000c90:	687b      	ldr	r3, [r7, #4]
20000c92:	781b      	ldrb	r3, [r3, #0]
20000c94:	f003 0302 	and.w	r3, r3, #2
20000c98:	2b00      	cmp	r3, #0
20000c9a:	d01c      	beq.n	20000cd6 <do_automatic+0x39a>
20000c9c:	683b      	ldr	r3, [r7, #0]
20000c9e:	781b      	ldrb	r3, [r3, #0]
20000ca0:	f003 0302 	and.w	r3, r3, #2
20000ca4:	2b00      	cmp	r3, #0
20000ca6:	d116      	bne.n	20000cd6 <do_automatic+0x39a>
            active = 0;
20000ca8:	f04f 0300 	mov.w	r3, #0
20000cac:	60fb      	str	r3, [r7, #12]
            servo_do(X_SET_NEUTRAL);
20000cae:	f240 1304 	movw	r3, #260	; 0x104
20000cb2:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000cb6:	f04f 0200 	mov.w	r2, #0
20000cba:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000cbc:	f240 1344 	movw	r3, #324	; 0x144
20000cc0:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000cc4:	f04f 0200 	mov.w	r2, #0
20000cc8:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000cca:	f64b 108c 	movw	r0, #47500	; 0xb98c
20000cce:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cd2:	f004 f8d5 	bl	20004e80 <puts>
        }

        *last_state = *state;
20000cd6:	683a      	ldr	r2, [r7, #0]
20000cd8:	687b      	ldr	r3, [r7, #4]
20000cda:	4611      	mov	r1, r2
20000cdc:	461a      	mov	r2, r3
20000cde:	f04f 0304 	mov.w	r3, #4
20000ce2:	4608      	mov	r0, r1
20000ce4:	4611      	mov	r1, r2
20000ce6:	461a      	mov	r2, r3
20000ce8:	f003 ff26 	bl	20004b38 <memcpy>
        n64_get_state( state );
20000cec:	6878      	ldr	r0, [r7, #4]
20000cee:	f000 fc13 	bl	20001518 <n64_get_state>
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    while (active) {
20000cf2:	68fb      	ldr	r3, [r7, #12]
20000cf4:	2b00      	cmp	r3, #0
20000cf6:	f47f ae61 	bne.w	200009bc <do_automatic+0x80>
20000cfa:	e002      	b.n	20000d02 <do_automatic+0x3c6>
#define EWMA_LAMBDA_INVERSE 0.75

void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if (! n64_pressed(R)) {
        return;
20000cfc:	bf00      	nop
20000cfe:	e000      	b.n	20000d02 <do_automatic+0x3c6>
20000d00:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000d02:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000d06:	46bd      	mov	sp, r7
20000d08:	bd90      	pop	{r4, r7, pc}
20000d0a:	bf00      	nop

20000d0c <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20000d0c:	b580      	push	{r7, lr}
20000d0e:	af00      	add	r7, sp, #0
		MSS_UART_init(
20000d10:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000d14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d18:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000d1c:	f04f 0203 	mov.w	r2, #3
20000d20:	f001 fae2 	bl	200022e8 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
20000d24:	bd80      	pop	{r7, pc}
20000d26:	bf00      	nop

20000d28 <LCD_printStr>:
	
	void LCD_printStr(char Str[78])
	{
20000d28:	b580      	push	{r7, lr}
20000d2a:	b082      	sub	sp, #8
20000d2c:	af00      	add	r7, sp, #0
20000d2e:	6078      	str	r0, [r7, #4]
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20000d30:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000d34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d38:	6879      	ldr	r1, [r7, #4]
20000d3a:	f001 fc49 	bl	200025d0 <MSS_UART_polled_tx_string>
	}
20000d3e:	f107 0708 	add.w	r7, r7, #8
20000d42:	46bd      	mov	sp, r7
20000d44:	bd80      	pop	{r7, pc}
20000d46:	bf00      	nop

20000d48 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20000d48:	b580      	push	{r7, lr}
20000d4a:	b082      	sub	sp, #8
20000d4c:	af00      	add	r7, sp, #0
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20000d4e:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d52:	713b      	strb	r3, [r7, #4]
		uint8_t message2[] = {0x00};
20000d54:	f04f 0300 	mov.w	r3, #0
20000d58:	703b      	strb	r3, [r7, #0]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000d5a:	f107 0304 	add.w	r3, r7, #4
20000d5e:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000d62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d66:	4619      	mov	r1, r3
20000d68:	f04f 0201 	mov.w	r2, #1
20000d6c:	f001 fbbe 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d70:	463b      	mov	r3, r7
20000d72:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000d76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d7a:	4619      	mov	r1, r3
20000d7c:	f04f 0201 	mov.w	r2, #1
20000d80:	f001 fbb4 	bl	200024ec <MSS_UART_polled_tx>
	}
20000d84:	f107 0708 	add.w	r7, r7, #8
20000d88:	46bd      	mov	sp, r7
20000d8a:	bd80      	pop	{r7, pc}

20000d8c <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20000d8c:	b580      	push	{r7, lr}
20000d8e:	b086      	sub	sp, #24
20000d90:	af00      	add	r7, sp, #0
20000d92:	6078      	str	r0, [r7, #4]
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20000d94:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d98:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x18};
20000d9a:	f04f 0318 	mov.w	r3, #24
20000d9e:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posX};
20000da0:	687b      	ldr	r3, [r7, #4]
20000da2:	b2db      	uxtb	r3, r3
20000da4:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000da6:	f107 0314 	add.w	r3, r7, #20
20000daa:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000dae:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000db2:	4619      	mov	r1, r3
20000db4:	f04f 0201 	mov.w	r2, #1
20000db8:	f001 fb98 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000dbc:	f107 0310 	add.w	r3, r7, #16
20000dc0:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000dc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dc8:	4619      	mov	r1, r3
20000dca:	f04f 0201 	mov.w	r2, #1
20000dce:	f001 fb8d 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000dd2:	f107 030c 	add.w	r3, r7, #12
20000dd6:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000dda:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dde:	4619      	mov	r1, r3
20000de0:	f04f 0201 	mov.w	r2, #1
20000de4:	f001 fb82 	bl	200024ec <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20000de8:	f107 0718 	add.w	r7, r7, #24
20000dec:	46bd      	mov	sp, r7
20000dee:	bd80      	pop	{r7, pc}

20000df0 <LCD_setY>:

	void LCD_setY(posY)
	{
20000df0:	b580      	push	{r7, lr}
20000df2:	b086      	sub	sp, #24
20000df4:	af00      	add	r7, sp, #0
20000df6:	6078      	str	r0, [r7, #4]
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20000df8:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000dfc:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x19};
20000dfe:	f04f 0319 	mov.w	r3, #25
20000e02:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posY};
20000e04:	687b      	ldr	r3, [r7, #4]
20000e06:	b2db      	uxtb	r3, r3
20000e08:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000e0a:	f107 0314 	add.w	r3, r7, #20
20000e0e:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000e12:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e16:	4619      	mov	r1, r3
20000e18:	f04f 0201 	mov.w	r2, #1
20000e1c:	f001 fb66 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000e20:	f107 0310 	add.w	r3, r7, #16
20000e24:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e2c:	4619      	mov	r1, r3
20000e2e:	f04f 0201 	mov.w	r2, #1
20000e32:	f001 fb5b 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000e36:	f107 030c 	add.w	r3, r7, #12
20000e3a:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000e3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e42:	4619      	mov	r1, r3
20000e44:	f04f 0201 	mov.w	r2, #1
20000e48:	f001 fb50 	bl	200024ec <MSS_UART_polled_tx>
	}
20000e4c:	f107 0718 	add.w	r7, r7, #24
20000e50:	46bd      	mov	sp, r7
20000e52:	bd80      	pop	{r7, pc}

20000e54 <LCD_setPos>:

	void LCD_setPos(uint8_t posX, uint8_t posY){
20000e54:	b580      	push	{r7, lr}
20000e56:	b082      	sub	sp, #8
20000e58:	af00      	add	r7, sp, #0
20000e5a:	4602      	mov	r2, r0
20000e5c:	460b      	mov	r3, r1
20000e5e:	71fa      	strb	r2, [r7, #7]
20000e60:	71bb      	strb	r3, [r7, #6]
		LCD_setX(posX);
20000e62:	79fb      	ldrb	r3, [r7, #7]
20000e64:	4618      	mov	r0, r3
20000e66:	f7ff ff91 	bl	20000d8c <LCD_setX>
		LCD_setY(posY);
20000e6a:	79bb      	ldrb	r3, [r7, #6]
20000e6c:	4618      	mov	r0, r3
20000e6e:	f7ff ffbf 	bl	20000df0 <LCD_setY>
	}
20000e72:	f107 0708 	add.w	r7, r7, #8
20000e76:	46bd      	mov	sp, r7
20000e78:	bd80      	pop	{r7, pc}
20000e7a:	bf00      	nop

20000e7c <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20000e7c:	b580      	push	{r7, lr}
20000e7e:	b08c      	sub	sp, #48	; 0x30
20000e80:	af00      	add	r7, sp, #0
20000e82:	60f8      	str	r0, [r7, #12]
20000e84:	60b9      	str	r1, [r7, #8]
20000e86:	607a      	str	r2, [r7, #4]
20000e88:	603b      	str	r3, [r7, #0]
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000e8a:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000e8e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uint8_t message2[] = {0x0C};
20000e92:	f04f 030c 	mov.w	r3, #12
20000e96:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		uint8_t message3[] = {x1};
20000e9a:	68fb      	ldr	r3, [r7, #12]
20000e9c:	b2db      	uxtb	r3, r3
20000e9e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message4[] = {y1};
20000ea2:	68bb      	ldr	r3, [r7, #8]
20000ea4:	b2db      	uxtb	r3, r3
20000ea6:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message5[] = {x2};
20000eaa:	687b      	ldr	r3, [r7, #4]
20000eac:	b2db      	uxtb	r3, r3
20000eae:	773b      	strb	r3, [r7, #28]
		uint8_t message6[] = {y2};
20000eb0:	683b      	ldr	r3, [r7, #0]
20000eb2:	b2db      	uxtb	r3, r3
20000eb4:	763b      	strb	r3, [r7, #24]
		uint8_t message7[] = {set};
20000eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000eb8:	b2db      	uxtb	r3, r3
20000eba:	753b      	strb	r3, [r7, #20]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000ebc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20000ec0:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000ec4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ec8:	4619      	mov	r1, r3
20000eca:	f04f 0201 	mov.w	r2, #1
20000ece:	f001 fb0d 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000ed2:	f107 0328 	add.w	r3, r7, #40	; 0x28
20000ed6:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000eda:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ede:	4619      	mov	r1, r3
20000ee0:	f04f 0201 	mov.w	r2, #1
20000ee4:	f001 fb02 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000eec:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000ef0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ef4:	4619      	mov	r1, r3
20000ef6:	f04f 0201 	mov.w	r2, #1
20000efa:	f001 faf7 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000efe:	f107 0320 	add.w	r3, r7, #32
20000f02:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000f06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f0a:	4619      	mov	r1, r3
20000f0c:	f04f 0201 	mov.w	r2, #1
20000f10:	f001 faec 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000f14:	f107 031c 	add.w	r3, r7, #28
20000f18:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000f1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f20:	4619      	mov	r1, r3
20000f22:	f04f 0201 	mov.w	r2, #1
20000f26:	f001 fae1 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000f2a:	f107 0318 	add.w	r3, r7, #24
20000f2e:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000f32:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f36:	4619      	mov	r1, r3
20000f38:	f04f 0201 	mov.w	r2, #1
20000f3c:	f001 fad6 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20000f40:	f107 0314 	add.w	r3, r7, #20
20000f44:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000f48:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f4c:	4619      	mov	r1, r3
20000f4e:	f04f 0201 	mov.w	r2, #1
20000f52:	f001 facb 	bl	200024ec <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000f56:	f107 0730 	add.w	r7, r7, #48	; 0x30
20000f5a:	46bd      	mov	sp, r7
20000f5c:	bd80      	pop	{r7, pc}
20000f5e:	bf00      	nop

20000f60 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20000f60:	b580      	push	{r7, lr}
20000f62:	b08c      	sub	sp, #48	; 0x30
20000f64:	af02      	add	r7, sp, #8
20000f66:	60f8      	str	r0, [r7, #12]
20000f68:	60b9      	str	r1, [r7, #8]
20000f6a:	607a      	str	r2, [r7, #4]
20000f6c:	603b      	str	r3, [r7, #0]
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20000f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000f70:	2b00      	cmp	r3, #0
20000f72:	d056      	beq.n	20001022 <LCD_drawBox+0xc2>
			uint8_t message[] = {0x7C};
20000f74:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000f78:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			uint8_t message2[] = {0x0F};
20000f7c:	f04f 030f 	mov.w	r3, #15
20000f80:	f887 3020 	strb.w	r3, [r7, #32]
			uint8_t message3[] = {x1};
20000f84:	68fb      	ldr	r3, [r7, #12]
20000f86:	b2db      	uxtb	r3, r3
20000f88:	773b      	strb	r3, [r7, #28]
			uint8_t message4[] = {y1};
20000f8a:	68bb      	ldr	r3, [r7, #8]
20000f8c:	b2db      	uxtb	r3, r3
20000f8e:	763b      	strb	r3, [r7, #24]
			uint8_t message5[] = {x2};
20000f90:	687b      	ldr	r3, [r7, #4]
20000f92:	b2db      	uxtb	r3, r3
20000f94:	753b      	strb	r3, [r7, #20]
			uint8_t message6[] = {y2};
20000f96:	683b      	ldr	r3, [r7, #0]
20000f98:	b2db      	uxtb	r3, r3
20000f9a:	743b      	strb	r3, [r7, #16]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000f9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000fa0:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000fa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fa8:	4619      	mov	r1, r3
20000faa:	f04f 0201 	mov.w	r2, #1
20000fae:	f001 fa9d 	bl	200024ec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000fb2:	f107 0320 	add.w	r3, r7, #32
20000fb6:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000fba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fbe:	4619      	mov	r1, r3
20000fc0:	f04f 0201 	mov.w	r2, #1
20000fc4:	f001 fa92 	bl	200024ec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000fc8:	f107 031c 	add.w	r3, r7, #28
20000fcc:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000fd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fd4:	4619      	mov	r1, r3
20000fd6:	f04f 0201 	mov.w	r2, #1
20000fda:	f001 fa87 	bl	200024ec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000fde:	f107 0318 	add.w	r3, r7, #24
20000fe2:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000fe6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fea:	4619      	mov	r1, r3
20000fec:	f04f 0201 	mov.w	r2, #1
20000ff0:	f001 fa7c 	bl	200024ec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000ff4:	f107 0314 	add.w	r3, r7, #20
20000ff8:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20000ffc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001000:	4619      	mov	r1, r3
20001002:	f04f 0201 	mov.w	r2, #1
20001006:	f001 fa71 	bl	200024ec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
2000100a:	f107 0310 	add.w	r3, r7, #16
2000100e:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20001012:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001016:	4619      	mov	r1, r3
20001018:	f04f 0201 	mov.w	r2, #1
2000101c:	f001 fa66 	bl	200024ec <MSS_UART_polled_tx>
20001020:	e023      	b.n	2000106a <LCD_drawBox+0x10a>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20001022:	f04f 0300 	mov.w	r3, #0
20001026:	9300      	str	r3, [sp, #0]
20001028:	68f8      	ldr	r0, [r7, #12]
2000102a:	68b9      	ldr	r1, [r7, #8]
2000102c:	68fa      	ldr	r2, [r7, #12]
2000102e:	683b      	ldr	r3, [r7, #0]
20001030:	f7ff ff24 	bl	20000e7c <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20001034:	f04f 0300 	mov.w	r3, #0
20001038:	9300      	str	r3, [sp, #0]
2000103a:	68f8      	ldr	r0, [r7, #12]
2000103c:	68b9      	ldr	r1, [r7, #8]
2000103e:	687a      	ldr	r2, [r7, #4]
20001040:	68bb      	ldr	r3, [r7, #8]
20001042:	f7ff ff1b 	bl	20000e7c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20001046:	f04f 0300 	mov.w	r3, #0
2000104a:	9300      	str	r3, [sp, #0]
2000104c:	68f8      	ldr	r0, [r7, #12]
2000104e:	6839      	ldr	r1, [r7, #0]
20001050:	687a      	ldr	r2, [r7, #4]
20001052:	683b      	ldr	r3, [r7, #0]
20001054:	f7ff ff12 	bl	20000e7c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20001058:	f04f 0300 	mov.w	r3, #0
2000105c:	9300      	str	r3, [sp, #0]
2000105e:	6878      	ldr	r0, [r7, #4]
20001060:	68b9      	ldr	r1, [r7, #8]
20001062:	687a      	ldr	r2, [r7, #4]
20001064:	683b      	ldr	r3, [r7, #0]
20001066:	f7ff ff09 	bl	20000e7c <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
2000106a:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000106e:	46bd      	mov	sp, r7
20001070:	bd80      	pop	{r7, pc}
20001072:	bf00      	nop

20001074 <LCD_drawCircle>:

	void LCD_drawCircle(x, y, rad, set)
	{
20001074:	b580      	push	{r7, lr}
20001076:	b08a      	sub	sp, #40	; 0x28
20001078:	af00      	add	r7, sp, #0
2000107a:	60f8      	str	r0, [r7, #12]
2000107c:	60b9      	str	r1, [r7, #8]
2000107e:	607a      	str	r2, [r7, #4]
20001080:	603b      	str	r3, [r7, #0]
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20001082:	f04f 037c 	mov.w	r3, #124	; 0x7c
20001086:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message2[] = {0x03};
2000108a:	f04f 0303 	mov.w	r3, #3
2000108e:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message3[] = {x};
20001092:	68fb      	ldr	r3, [r7, #12]
20001094:	b2db      	uxtb	r3, r3
20001096:	773b      	strb	r3, [r7, #28]
		uint8_t message4[] = {y};
20001098:	68bb      	ldr	r3, [r7, #8]
2000109a:	b2db      	uxtb	r3, r3
2000109c:	763b      	strb	r3, [r7, #24]
		uint8_t message5[] = {rad};
2000109e:	687b      	ldr	r3, [r7, #4]
200010a0:	b2db      	uxtb	r3, r3
200010a2:	753b      	strb	r3, [r7, #20]
		uint8_t message6[] = {set};
200010a4:	683b      	ldr	r3, [r7, #0]
200010a6:	b2db      	uxtb	r3, r3
200010a8:	743b      	strb	r3, [r7, #16]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
200010ae:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
200010b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010b6:	4619      	mov	r1, r3
200010b8:	f04f 0201 	mov.w	r2, #1
200010bc:	f001 fa16 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
200010c0:	f107 0320 	add.w	r3, r7, #32
200010c4:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
200010c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010cc:	4619      	mov	r1, r3
200010ce:	f04f 0201 	mov.w	r2, #1
200010d2:	f001 fa0b 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
200010d6:	f107 031c 	add.w	r3, r7, #28
200010da:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
200010de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010e2:	4619      	mov	r1, r3
200010e4:	f04f 0201 	mov.w	r2, #1
200010e8:	f001 fa00 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
200010ec:	f107 0318 	add.w	r3, r7, #24
200010f0:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
200010f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010f8:	4619      	mov	r1, r3
200010fa:	f04f 0201 	mov.w	r2, #1
200010fe:	f001 f9f5 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20001102:	f107 0314 	add.w	r3, r7, #20
20001106:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
2000110a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000110e:	4619      	mov	r1, r3
20001110:	f04f 0201 	mov.w	r2, #1
20001114:	f001 f9ea 	bl	200024ec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20001118:	f107 0310 	add.w	r3, r7, #16
2000111c:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20001120:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001124:	4619      	mov	r1, r3
20001126:	f04f 0201 	mov.w	r2, #1
2000112a:	f001 f9df 	bl	200024ec <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
2000112e:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001132:	46bd      	mov	sp, r7
20001134:	bd80      	pop	{r7, pc}
20001136:	bf00      	nop

20001138 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20001138:	b580      	push	{r7, lr}
2000113a:	b084      	sub	sp, #16
2000113c:	af00      	add	r7, sp, #0
2000113e:	4603      	mov	r3, r0
20001140:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001142:	f24c 4038 	movw	r0, #50232	; 0xc438
20001146:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000114a:	f04f 0100 	mov.w	r1, #0
2000114e:	f001 fe17 	bl	20002d80 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20001152:	79fb      	ldrb	r3, [r7, #7]
20001154:	f24c 4038 	movw	r0, #50232	; 0xc438
20001158:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000115c:	4619      	mov	r1, r3
2000115e:	f001 fedb 	bl	20002f18 <MSS_SPI_transfer_frame>
20001162:	4603      	mov	r3, r0
20001164:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001166:	f24c 4038 	movw	r0, #50232	; 0xc438
2000116a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000116e:	f04f 0100 	mov.w	r1, #0
20001172:	f001 fe89 	bl	20002e88 <MSS_SPI_clear_slave_select>

    return in_rx;
20001176:	7bfb      	ldrb	r3, [r7, #15]
}
20001178:	4618      	mov	r0, r3
2000117a:	f107 0710 	add.w	r7, r7, #16
2000117e:	46bd      	mov	sp, r7
20001180:	bd80      	pop	{r7, pc}
20001182:	bf00      	nop

20001184 <getWord>:

uint16_t getWord() {
20001184:	b580      	push	{r7, lr}
20001186:	b082      	sub	sp, #8
20001188:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
2000118a:	f04f 0300 	mov.w	r3, #0
2000118e:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20001190:	f24c 3388 	movw	r3, #50056	; 0xc388
20001194:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001198:	781b      	ldrb	r3, [r3, #0]
2000119a:	2b00      	cmp	r3, #0
2000119c:	d035      	beq.n	2000120a <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
2000119e:	f04f 005b 	mov.w	r0, #91	; 0x5b
200011a2:	f7ff ffc9 	bl	20001138 <getByte>
200011a6:	4603      	mov	r3, r0
200011a8:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
200011aa:	f24c 3389 	movw	r3, #50057	; 0xc389
200011ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b2:	781a      	ldrb	r2, [r3, #0]
200011b4:	4611      	mov	r1, r2
200011b6:	f24c 3348 	movw	r3, #49992	; 0xc348
200011ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011be:	5c5b      	ldrb	r3, [r3, r1]
200011c0:	71fb      	strb	r3, [r7, #7]
200011c2:	f102 0301 	add.w	r3, r2, #1
200011c6:	b2da      	uxtb	r2, r3
200011c8:	f24c 3389 	movw	r3, #50057	; 0xc389
200011cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d0:	701a      	strb	r2, [r3, #0]
        g_outLen--;
200011d2:	f24c 3388 	movw	r3, #50056	; 0xc388
200011d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011da:	781b      	ldrb	r3, [r3, #0]
200011dc:	f103 33ff 	add.w	r3, r3, #4294967295
200011e0:	b2da      	uxtb	r2, r3
200011e2:	f24c 3388 	movw	r3, #50056	; 0xc388
200011e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ea:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
200011ec:	f24c 3389 	movw	r3, #50057	; 0xc389
200011f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f4:	781b      	ldrb	r3, [r3, #0]
200011f6:	2b40      	cmp	r3, #64	; 0x40
200011f8:	d10e      	bne.n	20001218 <getWord+0x94>
            g_outReadIndex = 0;
200011fa:	f24c 3389 	movw	r3, #50057	; 0xc389
200011fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001202:	f04f 0200 	mov.w	r2, #0
20001206:	701a      	strb	r2, [r3, #0]
20001208:	e007      	b.n	2000121a <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
2000120a:	f04f 005a 	mov.w	r0, #90	; 0x5a
2000120e:	f7ff ff93 	bl	20001138 <getByte>
20001212:	4603      	mov	r3, r0
20001214:	80bb      	strh	r3, [r7, #4]
20001216:	e000      	b.n	2000121a <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20001218:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
2000121a:	88bb      	ldrh	r3, [r7, #4]
2000121c:	ea4f 2303 	mov.w	r3, r3, lsl #8
20001220:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20001222:	79fb      	ldrb	r3, [r7, #7]
20001224:	4618      	mov	r0, r3
20001226:	f7ff ff87 	bl	20001138 <getByte>
2000122a:	4603      	mov	r3, r0
2000122c:	71bb      	strb	r3, [r7, #6]
    w |= c;
2000122e:	79ba      	ldrb	r2, [r7, #6]
20001230:	88bb      	ldrh	r3, [r7, #4]
20001232:	ea42 0303 	orr.w	r3, r2, r3
20001236:	80bb      	strh	r3, [r7, #4]

    return w;
20001238:	88bb      	ldrh	r3, [r7, #4]
}
2000123a:	4618      	mov	r0, r3
2000123c:	f107 0708 	add.w	r7, r7, #8
20001240:	46bd      	mov	sp, r7
20001242:	bd80      	pop	{r7, pc}

20001244 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20001244:	b580      	push	{r7, lr}
20001246:	b084      	sub	sp, #16
20001248:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
2000124a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
2000124e:	f003 f999 	bl	20004584 <malloc>
20001252:	4603      	mov	r3, r0
20001254:	461a      	mov	r2, r3
20001256:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
2000125a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000125e:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20001260:	f04f 0308 	mov.w	r3, #8
20001264:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20001266:	f24c 4038 	movw	r0, #50232	; 0xc438
2000126a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000126e:	f001 fbad 	bl	200029cc <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20001272:	79fb      	ldrb	r3, [r7, #7]
20001274:	9300      	str	r3, [sp, #0]
20001276:	f24c 4038 	movw	r0, #50232	; 0xc438
2000127a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000127e:	f04f 0100 	mov.w	r1, #0
20001282:	f04f 0200 	mov.w	r2, #0
20001286:	f04f 0307 	mov.w	r3, #7
2000128a:	f001 fce9 	bl	20002c60 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
2000128e:	f107 0708 	add.w	r7, r7, #8
20001292:	46bd      	mov	sp, r7
20001294:	bd80      	pop	{r7, pc}
20001296:	bf00      	nop

20001298 <Pixy_get_start>:

int Pixy_get_start(void) {
20001298:	b580      	push	{r7, lr}
2000129a:	b082      	sub	sp, #8
2000129c:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
2000129e:	f64f 73ff 	movw	r3, #65535	; 0xffff
200012a2:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
200012a4:	f7ff ff6e 	bl	20001184 <getWord>
200012a8:	4603      	mov	r3, r0
200012aa:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
200012ac:	88bb      	ldrh	r3, [r7, #4]
200012ae:	2b00      	cmp	r3, #0
200012b0:	d105      	bne.n	200012be <Pixy_get_start+0x26>
200012b2:	88fb      	ldrh	r3, [r7, #6]
200012b4:	2b00      	cmp	r3, #0
200012b6:	d102      	bne.n	200012be <Pixy_get_start+0x26>
            return 0;  // no start code
200012b8:	f04f 0300 	mov.w	r3, #0
200012bc:	e033      	b.n	20001326 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
200012be:	88ba      	ldrh	r2, [r7, #4]
200012c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
200012c4:	429a      	cmp	r2, r3
200012c6:	d10e      	bne.n	200012e6 <Pixy_get_start+0x4e>
200012c8:	88fa      	ldrh	r2, [r7, #6]
200012ca:	f64a 2355 	movw	r3, #43605	; 0xaa55
200012ce:	429a      	cmp	r2, r3
200012d0:	d109      	bne.n	200012e6 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
200012d2:	f24c 33e4 	movw	r3, #50148	; 0xc3e4
200012d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012da:	f04f 0200 	mov.w	r2, #0
200012de:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
200012e0:	f04f 0301 	mov.w	r3, #1
200012e4:	e01f      	b.n	20001326 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200012e6:	88ba      	ldrh	r2, [r7, #4]
200012e8:	f64a 2356 	movw	r3, #43606	; 0xaa56
200012ec:	429a      	cmp	r2, r3
200012ee:	d10e      	bne.n	2000130e <Pixy_get_start+0x76>
200012f0:	88fa      	ldrh	r2, [r7, #6]
200012f2:	f64a 2355 	movw	r3, #43605	; 0xaa55
200012f6:	429a      	cmp	r2, r3
200012f8:	d109      	bne.n	2000130e <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
200012fa:	f24c 33e4 	movw	r3, #50148	; 0xc3e4
200012fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001302:	f04f 0201 	mov.w	r2, #1
20001306:	701a      	strb	r2, [r3, #0]
            return 1;
20001308:	f04f 0301 	mov.w	r3, #1
2000130c:	e00b      	b.n	20001326 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
2000130e:	88ba      	ldrh	r2, [r7, #4]
20001310:	f245 53aa 	movw	r3, #21930	; 0x55aa
20001314:	429a      	cmp	r2, r3
20001316:	d103      	bne.n	20001320 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20001318:	f04f 0000 	mov.w	r0, #0
2000131c:	f7ff ff0c 	bl	20001138 <getByte>

        lastw = w;
20001320:	88bb      	ldrh	r3, [r7, #4]
20001322:	80fb      	strh	r3, [r7, #6]
    }
20001324:	e7be      	b.n	200012a4 <Pixy_get_start+0xc>
}
20001326:	4618      	mov	r0, r3
20001328:	f107 0708 	add.w	r7, r7, #8
2000132c:	46bd      	mov	sp, r7
2000132e:	bd80      	pop	{r7, pc}

20001330 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20001330:	b580      	push	{r7, lr}
20001332:	b086      	sub	sp, #24
20001334:	af00      	add	r7, sp, #0
20001336:	4603      	mov	r3, r0
20001338:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
2000133a:	f24c 338c 	movw	r3, #50060	; 0xc38c
2000133e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001342:	681b      	ldr	r3, [r3, #0]
20001344:	2b00      	cmp	r3, #0
20001346:	d107      	bne.n	20001358 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20001348:	f7ff ffa6 	bl	20001298 <Pixy_get_start>
2000134c:	4603      	mov	r3, r0
2000134e:	2b00      	cmp	r3, #0
20001350:	d10a      	bne.n	20001368 <Pixy_get_blocks+0x38>
            return 0;
20001352:	f04f 0300 	mov.w	r3, #0
20001356:	e0b1      	b.n	200014bc <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20001358:	f24c 338c 	movw	r3, #50060	; 0xc38c
2000135c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001360:	f04f 0200 	mov.w	r2, #0
20001364:	601a      	str	r2, [r3, #0]
20001366:	e000      	b.n	2000136a <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20001368:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
2000136a:	f04f 0300 	mov.w	r3, #0
2000136e:	81fb      	strh	r3, [r7, #14]
20001370:	e09b      	b.n	200014aa <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20001372:	f7ff ff07 	bl	20001184 <getWord>
20001376:	4603      	mov	r3, r0
20001378:	823b      	strh	r3, [r7, #16]
        if (checksum ==
2000137a:	8a3a      	ldrh	r2, [r7, #16]
2000137c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001380:	429a      	cmp	r2, r3
20001382:	d10f      	bne.n	200013a4 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20001384:	f24c 338c 	movw	r3, #50060	; 0xc38c
20001388:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138c:	f04f 0201 	mov.w	r2, #1
20001390:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20001392:	f24c 33e4 	movw	r3, #50148	; 0xc3e4
20001396:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000139a:	f04f 0200 	mov.w	r2, #0
2000139e:	701a      	strb	r2, [r3, #0]
            return blockCount;
200013a0:	89fb      	ldrh	r3, [r7, #14]
200013a2:	e08b      	b.n	200014bc <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
200013a4:	8a3a      	ldrh	r2, [r7, #16]
200013a6:	f64a 2356 	movw	r3, #43606	; 0xaa56
200013aa:	429a      	cmp	r2, r3
200013ac:	d10f      	bne.n	200013ce <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
200013ae:	f24c 338c 	movw	r3, #50060	; 0xc38c
200013b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b6:	f04f 0201 	mov.w	r2, #1
200013ba:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
200013bc:	f24c 33e4 	movw	r3, #50148	; 0xc3e4
200013c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013c4:	f04f 0201 	mov.w	r2, #1
200013c8:	701a      	strb	r2, [r3, #0]
            return blockCount;
200013ca:	89fb      	ldrh	r3, [r7, #14]
200013cc:	e076      	b.n	200014bc <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
200013ce:	8a3b      	ldrh	r3, [r7, #16]
200013d0:	2b00      	cmp	r3, #0
200013d2:	d101      	bne.n	200013d8 <Pixy_get_blocks+0xa8>
            return blockCount;
200013d4:	89fb      	ldrh	r3, [r7, #14]
200013d6:	e071      	b.n	200014bc <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
200013d8:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
200013dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e0:	6819      	ldr	r1, [r3, #0]
200013e2:	89fa      	ldrh	r2, [r7, #14]
200013e4:	4613      	mov	r3, r2
200013e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
200013ea:	4413      	add	r3, r2
200013ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
200013f0:	440b      	add	r3, r1
200013f2:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200013f4:	f04f 0300 	mov.w	r3, #0
200013f8:	72fb      	strb	r3, [r7, #11]
200013fa:	f04f 0300 	mov.w	r3, #0
200013fe:	827b      	strh	r3, [r7, #18]
20001400:	e021      	b.n	20001446 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
20001402:	f24c 33e4 	movw	r3, #50148	; 0xc3e4
20001406:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000140a:	781b      	ldrb	r3, [r3, #0]
2000140c:	2b00      	cmp	r3, #0
2000140e:	d107      	bne.n	20001420 <Pixy_get_blocks+0xf0>
20001410:	7afb      	ldrb	r3, [r7, #11]
20001412:	2b04      	cmp	r3, #4
20001414:	d904      	bls.n	20001420 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20001416:	697b      	ldr	r3, [r7, #20]
20001418:	f04f 0200 	mov.w	r2, #0
2000141c:	815a      	strh	r2, [r3, #10]
                break;
2000141e:	e015      	b.n	2000144c <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20001420:	f7ff feb0 	bl	20001184 <getWord>
20001424:	4603      	mov	r3, r0
20001426:	81bb      	strh	r3, [r7, #12]
            sum += w;
20001428:	8a7a      	ldrh	r2, [r7, #18]
2000142a:	89bb      	ldrh	r3, [r7, #12]
2000142c:	4413      	add	r3, r2
2000142e:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20001430:	697a      	ldr	r2, [r7, #20]
20001432:	7afb      	ldrb	r3, [r7, #11]
20001434:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001438:	4413      	add	r3, r2
2000143a:	89ba      	ldrh	r2, [r7, #12]
2000143c:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
2000143e:	7afb      	ldrb	r3, [r7, #11]
20001440:	f103 0301 	add.w	r3, r3, #1
20001444:	72fb      	strb	r3, [r7, #11]
20001446:	7afb      	ldrb	r3, [r7, #11]
20001448:	2b05      	cmp	r3, #5
2000144a:	d9da      	bls.n	20001402 <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
2000144c:	8a3a      	ldrh	r2, [r7, #16]
2000144e:	8a7b      	ldrh	r3, [r7, #18]
20001450:	429a      	cmp	r2, r3
20001452:	d104      	bne.n	2000145e <Pixy_get_blocks+0x12e>
            blockCount++;
20001454:	89fb      	ldrh	r3, [r7, #14]
20001456:	f103 0301 	add.w	r3, r3, #1
2000145a:	81fb      	strh	r3, [r7, #14]
2000145c:	e005      	b.n	2000146a <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
2000145e:	f64b 10a8 	movw	r0, #47528	; 0xb9a8
20001462:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001466:	f003 fd0b 	bl	20004e80 <puts>

        w = getWord();
2000146a:	f7ff fe8b 	bl	20001184 <getWord>
2000146e:	4603      	mov	r3, r0
20001470:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20001472:	89ba      	ldrh	r2, [r7, #12]
20001474:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001478:	429a      	cmp	r2, r3
2000147a:	d107      	bne.n	2000148c <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
2000147c:	f24c 33e4 	movw	r3, #50148	; 0xc3e4
20001480:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001484:	f04f 0200 	mov.w	r2, #0
20001488:	701a      	strb	r2, [r3, #0]
2000148a:	e00e      	b.n	200014aa <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
2000148c:	89ba      	ldrh	r2, [r7, #12]
2000148e:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001492:	429a      	cmp	r2, r3
20001494:	d107      	bne.n	200014a6 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20001496:	f24c 33e4 	movw	r3, #50148	; 0xc3e4
2000149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000149e:	f04f 0201 	mov.w	r2, #1
200014a2:	701a      	strb	r2, [r3, #0]
200014a4:	e001      	b.n	200014aa <Pixy_get_blocks+0x17a>
        else
            return blockCount;
200014a6:	89fb      	ldrh	r3, [r7, #14]
200014a8:	e008      	b.n	200014bc <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200014aa:	89fa      	ldrh	r2, [r7, #14]
200014ac:	88fb      	ldrh	r3, [r7, #6]
200014ae:	429a      	cmp	r2, r3
200014b0:	d203      	bcs.n	200014ba <Pixy_get_blocks+0x18a>
200014b2:	89fb      	ldrh	r3, [r7, #14]
200014b4:	2b63      	cmp	r3, #99	; 0x63
200014b6:	f67f af5c 	bls.w	20001372 <Pixy_get_blocks+0x42>
200014ba:	e7ff      	b.n	200014bc <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
200014bc:	4618      	mov	r0, r3
200014be:	f107 0718 	add.w	r7, r7, #24
200014c2:	46bd      	mov	sp, r7
200014c4:	bd80      	pop	{r7, pc}
200014c6:	bf00      	nop

200014c8 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
200014c8:	b580      	push	{r7, lr}
200014ca:	b082      	sub	sp, #8
200014cc:	af00      	add	r7, sp, #0
200014ce:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
200014d0:	f04f 0001 	mov.w	r0, #1
200014d4:	f7ff ff2c 	bl	20001330 <Pixy_get_blocks>
200014d8:	4603      	mov	r3, r0
200014da:	2b00      	cmp	r3, #0
200014dc:	d102      	bne.n	200014e4 <Pixy_get_target_location+0x1c>
        return -1;
200014de:	f04f 33ff 	mov.w	r3, #4294967295
200014e2:	e013      	b.n	2000150c <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
200014e4:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
200014e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ec:	681b      	ldr	r3, [r3, #0]
200014ee:	885b      	ldrh	r3, [r3, #2]
200014f0:	461a      	mov	r2, r3
200014f2:	687b      	ldr	r3, [r7, #4]
200014f4:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
200014f6:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
200014fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014fe:	681b      	ldr	r3, [r3, #0]
20001500:	889b      	ldrh	r3, [r3, #4]
20001502:	461a      	mov	r2, r3
20001504:	687b      	ldr	r3, [r7, #4]
20001506:	805a      	strh	r2, [r3, #2]

    return 0;
20001508:	f04f 0300 	mov.w	r3, #0
}
2000150c:	4618      	mov	r0, r3
2000150e:	f107 0708 	add.w	r7, r7, #8
20001512:	46bd      	mov	sp, r7
20001514:	bd80      	pop	{r7, pc}
20001516:	bf00      	nop

20001518 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20001518:	b580      	push	{r7, lr}
2000151a:	b084      	sub	sp, #16
2000151c:	af00      	add	r7, sp, #0
2000151e:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20001520:	f240 0300 	movw	r3, #0
20001524:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001528:	60fb      	str	r3, [r7, #12]
    *state = *address;
2000152a:	687a      	ldr	r2, [r7, #4]
2000152c:	68fb      	ldr	r3, [r7, #12]
2000152e:	4611      	mov	r1, r2
20001530:	461a      	mov	r2, r3
20001532:	f04f 0304 	mov.w	r3, #4
20001536:	4608      	mov	r0, r1
20001538:	4611      	mov	r1, r2
2000153a:	461a      	mov	r2, r3
2000153c:	f003 fafc 	bl	20004b38 <memcpy>
}
20001540:	f107 0710 	add.w	r7, r7, #16
20001544:	46bd      	mov	sp, r7
20001546:	bd80      	pop	{r7, pc}

20001548 <n64_reset>:

// send a reset signal
void n64_reset()
{
20001548:	b480      	push	{r7}
2000154a:	b083      	sub	sp, #12
2000154c:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
2000154e:	f240 0300 	movw	r3, #0
20001552:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001556:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20001558:	687b      	ldr	r3, [r7, #4]
2000155a:	f04f 02ff 	mov.w	r2, #255	; 0xff
2000155e:	601a      	str	r2, [r3, #0]
}
20001560:	f107 070c 	add.w	r7, r7, #12
20001564:	46bd      	mov	sp, r7
20001566:	bc80      	pop	{r7}
20001568:	4770      	bx	lr
2000156a:	bf00      	nop

2000156c <n64_enable>:

// enable button polling
void n64_enable()
{
2000156c:	b480      	push	{r7}
2000156e:	b083      	sub	sp, #12
20001570:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20001572:	f240 0300 	movw	r3, #0
20001576:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000157a:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
2000157c:	687b      	ldr	r3, [r7, #4]
2000157e:	f04f 0201 	mov.w	r2, #1
20001582:	601a      	str	r2, [r3, #0]
}
20001584:	f107 070c 	add.w	r7, r7, #12
20001588:	46bd      	mov	sp, r7
2000158a:	bc80      	pop	{r7}
2000158c:	4770      	bx	lr
2000158e:	bf00      	nop

20001590 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20001590:	b480      	push	{r7}
20001592:	b085      	sub	sp, #20
20001594:	af00      	add	r7, sp, #0
20001596:	4603      	mov	r3, r0
20001598:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
2000159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000159e:	2b06      	cmp	r3, #6
200015a0:	dc07      	bgt.n	200015b2 <_map_n64_to_pwm_val+0x22>
200015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015a6:	f113 0f06 	cmn.w	r3, #6
200015aa:	db02      	blt.n	200015b2 <_map_n64_to_pwm_val+0x22>
		val = 0;
200015ac:	f04f 0300 	mov.w	r3, #0
200015b0:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
200015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015b6:	2b50      	cmp	r3, #80	; 0x50
200015b8:	dd03      	ble.n	200015c2 <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
200015ba:	f04f 0350 	mov.w	r3, #80	; 0x50
200015be:	71fb      	strb	r3, [r7, #7]
200015c0:	e007      	b.n	200015d2 <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
200015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015c6:	f113 0f50 	cmn.w	r3, #80	; 0x50
200015ca:	da02      	bge.n	200015d2 <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
200015cc:	f06f 034f 	mvn.w	r3, #79	; 0x4f
200015d0:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
200015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015d6:	f240 2271 	movw	r2, #625	; 0x271
200015da:	fb02 f303 	mul.w	r3, r2, r3
200015de:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
200015e0:	68fb      	ldr	r3, [r7, #12]
200015e2:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
200015e6:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
200015ea:	4618      	mov	r0, r3
200015ec:	f107 0714 	add.w	r7, r7, #20
200015f0:	46bd      	mov	sp, r7
200015f2:	bc80      	pop	{r7}
200015f4:	4770      	bx	lr
200015f6:	bf00      	nop

200015f8 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
200015f8:	b580      	push	{r7, lr}
200015fa:	b082      	sub	sp, #8
200015fc:	af00      	add	r7, sp, #0
200015fe:	6078      	str	r0, [r7, #4]
20001600:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
20001602:	687b      	ldr	r3, [r7, #4]
20001604:	789b      	ldrb	r3, [r3, #2]
20001606:	b25b      	sxtb	r3, r3
20001608:	4618      	mov	r0, r3
2000160a:	f7ff ffc1 	bl	20001590 <_map_n64_to_pwm_val>
2000160e:	4602      	mov	r2, r0
20001610:	683b      	ldr	r3, [r7, #0]
20001612:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20001614:	687b      	ldr	r3, [r7, #4]
20001616:	78db      	ldrb	r3, [r3, #3]
20001618:	b25b      	sxtb	r3, r3
2000161a:	4618      	mov	r0, r3
2000161c:	f7ff ffb8 	bl	20001590 <_map_n64_to_pwm_val>
20001620:	4602      	mov	r2, r0
20001622:	683b      	ldr	r3, [r7, #0]
20001624:	605a      	str	r2, [r3, #4]
}
20001626:	f107 0708 	add.w	r7, r7, #8
2000162a:	46bd      	mov	sp, r7
2000162c:	bd80      	pop	{r7, pc}
2000162e:	bf00      	nop

20001630 <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
20001630:	b580      	push	{r7, lr}
20001632:	b084      	sub	sp, #16
20001634:	af00      	add	r7, sp, #0
20001636:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001638:	f64b 6310 	movw	r3, #48656	; 0xbe10
2000163c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001640:	681b      	ldr	r3, [r3, #0]
20001642:	687a      	ldr	r2, [r7, #4]
20001644:	429a      	cmp	r2, r3
20001646:	d01a      	beq.n	2000167e <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
20001648:	f240 1300 	movw	r3, #256	; 0x100
2000164c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001650:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20001652:	68fb      	ldr	r3, [r7, #12]
20001654:	687a      	ldr	r2, [r7, #4]
20001656:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001658:	f64b 6310 	movw	r3, #48656	; 0xbe10
2000165c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001660:	687a      	ldr	r2, [r7, #4]
20001662:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
20001664:	f64b 6310 	movw	r3, #48656	; 0xbe10
20001668:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166c:	681b      	ldr	r3, [r3, #0]
2000166e:	f64b 10ec 	movw	r0, #47596	; 0xb9ec
20001672:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001676:	4619      	mov	r1, r3
20001678:	f003 fb94 	bl	20004da4 <printf>
2000167c:	e000      	b.n	20001680 <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000167e:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
20001680:	f107 0710 	add.w	r7, r7, #16
20001684:	46bd      	mov	sp, r7
20001686:	bd80      	pop	{r7, pc}

20001688 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
20001688:	b580      	push	{r7, lr}
2000168a:	b084      	sub	sp, #16
2000168c:	af00      	add	r7, sp, #0
2000168e:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001690:	f64b 630c 	movw	r3, #48652	; 0xbe0c
20001694:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001698:	681b      	ldr	r3, [r3, #0]
2000169a:	687a      	ldr	r2, [r7, #4]
2000169c:	429a      	cmp	r2, r3
2000169e:	d01a      	beq.n	200016d6 <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
200016a0:	f240 1340 	movw	r3, #320	; 0x140
200016a4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200016a8:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
200016aa:	68fb      	ldr	r3, [r7, #12]
200016ac:	687a      	ldr	r2, [r7, #4]
200016ae:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200016b0:	f64b 630c 	movw	r3, #48652	; 0xbe0c
200016b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b8:	687a      	ldr	r2, [r7, #4]
200016ba:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
200016bc:	f64b 630c 	movw	r3, #48652	; 0xbe0c
200016c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016c4:	681b      	ldr	r3, [r3, #0]
200016c6:	f64b 2004 	movw	r0, #47620	; 0xba04
200016ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016ce:	4619      	mov	r1, r3
200016d0:	f003 fb68 	bl	20004da4 <printf>
200016d4:	e000      	b.n	200016d8 <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200016d6:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
200016d8:	f107 0710 	add.w	r7, r7, #16
200016dc:	46bd      	mov	sp, r7
200016de:	bd80      	pop	{r7, pc}

200016e0 <servos_print_counts>:

void servos_print_counts() {
200016e0:	b580      	push	{r7, lr}
200016e2:	b084      	sub	sp, #16
200016e4:	af00      	add	r7, sp, #0
	volatile uint32_t* x_f_count = (volatile uint32_t*)X_READ_FORWARD;
200016e6:	f240 1318 	movw	r3, #280	; 0x118
200016ea:	f2c4 0305 	movt	r3, #16389	; 0x4005
200016ee:	603b      	str	r3, [r7, #0]
	volatile uint32_t* x_r_count = (volatile uint32_t*)X_READ_REVERSE;
200016f0:	f240 131c 	movw	r3, #284	; 0x11c
200016f4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200016f8:	607b      	str	r3, [r7, #4]
	volatile uint32_t* y_f_count = (volatile uint32_t*)Y_READ_FORWARD;
200016fa:	f240 1358 	movw	r3, #344	; 0x158
200016fe:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001702:	60bb      	str	r3, [r7, #8]
	volatile uint32_t* y_r_count = (volatile uint32_t*)Y_READ_REVERSE;
20001704:	f240 135c 	movw	r3, #348	; 0x15c
20001708:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000170c:	60fb      	str	r3, [r7, #12]

	printf("X Forward: %d,  X Reverse: %d\r\n", *x_f_count, *x_r_count);
2000170e:	683b      	ldr	r3, [r7, #0]
20001710:	681a      	ldr	r2, [r3, #0]
20001712:	687b      	ldr	r3, [r7, #4]
20001714:	681b      	ldr	r3, [r3, #0]
20001716:	f64b 201c 	movw	r0, #47644	; 0xba1c
2000171a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000171e:	4611      	mov	r1, r2
20001720:	461a      	mov	r2, r3
20001722:	f003 fb3f 	bl	20004da4 <printf>
	//printf("Y Forward: %d,  Y Reverse: %d\r\n", *y_f_count, *y_r_count);

}
20001726:	f107 0710 	add.w	r7, r7, #16
2000172a:	46bd      	mov	sp, r7
2000172c:	bd80      	pop	{r7, pc}
2000172e:	bf00      	nop

20001730 <disp_init>:
#include "stats_display.h"
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"

void disp_init(){
20001730:	b580      	push	{r7, lr}
20001732:	b082      	sub	sp, #8
20001734:	af02      	add	r7, sp, #8
	LCD_init();
20001736:	f7ff fae9 	bl	20000d0c <LCD_init>
	LCD_clearScreen();
2000173a:	f7ff fb05 	bl	20000d48 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
2000173e:	f04f 0301 	mov.w	r3, #1
20001742:	9300      	str	r3, [sp, #0]
20001744:	f04f 0045 	mov.w	r0, #69	; 0x45
20001748:	f04f 0125 	mov.w	r1, #37	; 0x25
2000174c:	f04f 029f 	mov.w	r2, #159	; 0x9f
20001750:	f04f 037f 	mov.w	r3, #127	; 0x7f
20001754:	f7ff fc04 	bl	20000f60 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001758:	f04f 004e 	mov.w	r0, #78	; 0x4e
2000175c:	f04f 011f 	mov.w	r1, #31
20001760:	f7ff fb78 	bl	20000e54 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001764:	f64b 203c 	movw	r0, #47676	; 0xba3c
20001768:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000176c:	f7ff fadc 	bl	20000d28 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001770:	f04f 0076 	mov.w	r0, #118	; 0x76
20001774:	f04f 011f 	mov.w	r1, #31
20001778:	f7ff fb6c 	bl	20000e54 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
2000177c:	f64b 2040 	movw	r0, #47680	; 0xba40
20001780:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001784:	f7ff fad0 	bl	20000d28 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001788:	f04f 0003 	mov.w	r0, #3
2000178c:	f04f 0132 	mov.w	r1, #50	; 0x32
20001790:	f7ff fb60 	bl	20000e54 <LCD_setPos>
	LCD_printStr(DIST_STR);
20001794:	f64b 2044 	movw	r0, #47684	; 0xba44
20001798:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000179c:	f7ff fac4 	bl	20000d28 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
200017a0:	f04f 0003 	mov.w	r0, #3
200017a4:	f04f 016e 	mov.w	r1, #110	; 0x6e
200017a8:	f7ff fb54 	bl	20000e54 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
200017ac:	f64b 2050 	movw	r0, #47696	; 0xba50
200017b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017b4:	f7ff fab8 	bl	20000d28 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
200017b8:	f04f 0003 	mov.w	r0, #3
200017bc:	f04f 0150 	mov.w	r1, #80	; 0x50
200017c0:	f7ff fb48 	bl	20000e54 <LCD_setPos>
	LCD_printStr(MODE_STR);
200017c4:	f64b 2058 	movw	r0, #47704	; 0xba58
200017c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017cc:	f7ff faac 	bl	20000d28 <LCD_printStr>
}
200017d0:	46bd      	mov	sp, r7
200017d2:	bd80      	pop	{r7, pc}

200017d4 <disp_update>:


void disp_update(void *u_arg_v){
200017d4:	b580      	push	{r7, lr}
200017d6:	b090      	sub	sp, #64	; 0x40
200017d8:	af00      	add	r7, sp, #0
200017da:	6078      	str	r0, [r7, #4]
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
200017dc:	687b      	ldr	r3, [r7, #4]
200017de:	60fb      	str	r3, [r7, #12]
	if(g_disp_update_lock || u_arg_v == NULL){//This will probably drop some updates, and idgaf
200017e0:	f24c 33d4 	movw	r3, #50132	; 0xc3d4
200017e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017e8:	781b      	ldrb	r3, [r3, #0]
200017ea:	2b00      	cmp	r3, #0
200017ec:	f040 8124 	bne.w	20001a38 <disp_update+0x264>
200017f0:	687b      	ldr	r3, [r7, #4]
200017f2:	2b00      	cmp	r3, #0
200017f4:	f000 8122 	beq.w	20001a3c <disp_update+0x268>
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
		return; //add frees
	}
	g_disp_update_lock = 1;
200017f8:	f24c 33d4 	movw	r3, #50132	; 0xc3d4
200017fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001800:	f04f 0201 	mov.w	r2, #1
20001804:	701a      	strb	r2, [r3, #0]

	DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
20001806:	f04f 0008 	mov.w	r0, #8
2000180a:	f002 febb 	bl	20004584 <malloc>
2000180e:	4603      	mov	r3, r0
20001810:	613b      	str	r3, [r7, #16]
	*u_arg = *u_arg_global;
20001812:	693b      	ldr	r3, [r7, #16]
20001814:	68fa      	ldr	r2, [r7, #12]
20001816:	e892 0003 	ldmia.w	r2, {r0, r1}
2000181a:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg->lcd_state;
2000181e:	693b      	ldr	r3, [r7, #16]
20001820:	681b      	ldr	r3, [r3, #0]
20001822:	617b      	str	r3, [r7, #20]
	lcd_screen_state_t* last_state = u_arg->last_state;
20001824:	693b      	ldr	r3, [r7, #16]
20001826:	685b      	ldr	r3, [r3, #4]
20001828:	61bb      	str	r3, [r7, #24]
	//n64_state_t* ctrlr_state = u_arg->ctrlr_state;
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	circle_t *targ = malloc(sizeof(circle_t));
2000182a:	f04f 0003 	mov.w	r0, #3
2000182e:	f002 fea9 	bl	20004584 <malloc>
20001832:	4603      	mov	r3, r0
20001834:	61fb      	str	r3, [r7, #28]
	circle_t *lasttarg = NULL;
20001836:	f04f 0300 	mov.w	r3, #0
2000183a:	623b      	str	r3, [r7, #32]

	uint8_t dist 		= lcd_state->distance;
2000183c:	697b      	ldr	r3, [r7, #20]
2000183e:	791b      	ldrb	r3, [r3, #4]
20001840:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t shots 		= lcd_state->shots;
20001844:	697b      	ldr	r3, [r7, #20]
20001846:	795b      	ldrb	r3, [r3, #5]
20001848:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t mode 		= lcd_state->target_mode;
2000184c:	697b      	ldr	r3, [r7, #20]
2000184e:	799b      	ldrb	r3, [r3, #6]
20001850:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	//Guarantees a refresh without rechecking
	uint8_t lastdist;
	uint8_t lastshots;
	uint8_t lastmode;

	upd_targ_arg_t* t_arg = NULL;
20001854:	f04f 0300 	mov.w	r3, #0
20001858:	62fb      	str	r3, [r7, #44]	; 0x2c
	upd_dist_arg_t* d_arg = NULL;
2000185a:	f04f 0300 	mov.w	r3, #0
2000185e:	633b      	str	r3, [r7, #48]	; 0x30
	upd_shots_arg_t* s_arg = NULL;
20001860:	f04f 0300 	mov.w	r3, #0
20001864:	637b      	str	r3, [r7, #52]	; 0x34
	upd_mode_arg_t* m_arg = NULL;
20001866:	f04f 0300 	mov.w	r3, #0
2000186a:	63bb      	str	r3, [r7, #56]	; 0x38

	*targ = *(lcd_state->target_pos);
2000186c:	697b      	ldr	r3, [r7, #20]
2000186e:	681b      	ldr	r3, [r3, #0]
20001870:	69fa      	ldr	r2, [r7, #28]
20001872:	4611      	mov	r1, r2
20001874:	461a      	mov	r2, r3
20001876:	f04f 0303 	mov.w	r3, #3
2000187a:	4608      	mov	r0, r1
2000187c:	4611      	mov	r1, r2
2000187e:	461a      	mov	r2, r3
20001880:	f003 f95a 	bl	20004b38 <memcpy>
	
	if(last_state){
20001884:	69bb      	ldr	r3, [r7, #24]
20001886:	2b00      	cmp	r3, #0
20001888:	d01e      	beq.n	200018c8 <disp_update+0xf4>
		lasttarg = malloc(sizeof(circle_t));
2000188a:	f04f 0003 	mov.w	r0, #3
2000188e:	f002 fe79 	bl	20004584 <malloc>
20001892:	4603      	mov	r3, r0
20001894:	623b      	str	r3, [r7, #32]
		*lasttarg = *(last_state->target_pos);
20001896:	69bb      	ldr	r3, [r7, #24]
20001898:	681b      	ldr	r3, [r3, #0]
2000189a:	6a3a      	ldr	r2, [r7, #32]
2000189c:	4611      	mov	r1, r2
2000189e:	461a      	mov	r2, r3
200018a0:	f04f 0303 	mov.w	r3, #3
200018a4:	4608      	mov	r0, r1
200018a6:	4611      	mov	r1, r2
200018a8:	461a      	mov	r2, r3
200018aa:	f003 f945 	bl	20004b38 <memcpy>

		lastdist= last_state->distance;
200018ae:	69bb      	ldr	r3, [r7, #24]
200018b0:	791b      	ldrb	r3, [r3, #4]
200018b2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 		lastshots= last_state->shots;
200018b6:	69bb      	ldr	r3, [r7, #24]
200018b8:	795b      	ldrb	r3, [r3, #5]
200018ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 		lastmode= last_state->target_mode;
200018be:	69bb      	ldr	r3, [r7, #24]
200018c0:	799b      	ldrb	r3, [r3, #6]
200018c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
200018c6:	e011      	b.n	200018ec <disp_update+0x118>
	} else { //force update
		lastdist = dist+1;
200018c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
200018cc:	f103 0301 	add.w	r3, r3, #1
200018d0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		lastshots = shots+1;
200018d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200018d8:	f103 0301 	add.w	r3, r3, #1
200018dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		lastmode = mode+1;
200018e0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
200018e4:	f103 0301 	add.w	r3, r3, #1
200018e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	}

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	t_arg = malloc(sizeof(upd_targ_arg_t));
200018ec:	f04f 0008 	mov.w	r0, #8
200018f0:	f002 fe48 	bl	20004584 <malloc>
200018f4:	4603      	mov	r3, r0
200018f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if(last_state){
200018f8:	69bb      	ldr	r3, [r7, #24]
200018fa:	2b00      	cmp	r3, #0
200018fc:	d015      	beq.n	2000192a <disp_update+0x156>
		if(targ->x != lasttarg->x || targ->y != lasttarg->y){
200018fe:	69fb      	ldr	r3, [r7, #28]
20001900:	781a      	ldrb	r2, [r3, #0]
20001902:	6a3b      	ldr	r3, [r7, #32]
20001904:	781b      	ldrb	r3, [r3, #0]
20001906:	429a      	cmp	r2, r3
20001908:	d105      	bne.n	20001916 <disp_update+0x142>
2000190a:	69fb      	ldr	r3, [r7, #28]
2000190c:	785a      	ldrb	r2, [r3, #1]
2000190e:	6a3b      	ldr	r3, [r7, #32]
20001910:	785b      	ldrb	r3, [r3, #1]
20001912:	429a      	cmp	r2, r3
20001914:	d014      	beq.n	20001940 <disp_update+0x16c>
			t_arg->targ = targ;
20001916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20001918:	69fa      	ldr	r2, [r7, #28]
2000191a:	601a      	str	r2, [r3, #0]
			t_arg->lasttarg = lasttarg;
2000191c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000191e:	6a3a      	ldr	r2, [r7, #32]
20001920:	605a      	str	r2, [r3, #4]
			disp_write_target(t_arg);
20001922:	6af8      	ldr	r0, [r7, #44]	; 0x2c
20001924:	f000 f890 	bl	20001a48 <disp_write_target>
20001928:	e00b      	b.n	20001942 <disp_update+0x16e>
		}
	}
	else{
		t_arg->targ = targ;
2000192a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000192c:	69fa      	ldr	r2, [r7, #28]
2000192e:	601a      	str	r2, [r3, #0]
		t_arg->lasttarg = NULL;
20001930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20001932:	f04f 0200 	mov.w	r2, #0
20001936:	605a      	str	r2, [r3, #4]
		disp_write_target(t_arg);
20001938:	6af8      	ldr	r0, [r7, #44]	; 0x2c
2000193a:	f000 f885 	bl	20001a48 <disp_write_target>
2000193e:	e000      	b.n	20001942 <disp_update+0x16e>
	t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ->x != lasttarg->x || targ->y != lasttarg->y){
			t_arg->targ = targ;
			t_arg->lasttarg = lasttarg;
			disp_write_target(t_arg);
20001940:	bf00      	nop
	//list, and therefore this function may go out of scope before the LCD
	//refreshes its display
	//
	//Therefore, all arguments must be malloc'd to avoid problems w/stack
	//cleanup
	uint8_t upd_dur = TRG_DELAY_MS;
20001942:	f04f 0305 	mov.w	r3, #5
20001946:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if(dist != lastdist){ //Add to timer queue
2000194a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
2000194e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
20001952:	429a      	cmp	r2, r3
20001954:	d01d      	beq.n	20001992 <disp_update+0x1be>
		DBG("adding distance update to fire in %u ms", upd_dur);
		d_arg = malloc(sizeof(upd_dist_arg_t));
20001956:	f04f 0001 	mov.w	r0, #1
2000195a:	f002 fe13 	bl	20004584 <malloc>
2000195e:	4603      	mov	r3, r0
20001960:	633b      	str	r3, [r7, #48]	; 0x30
		d_arg->dist = dist;
20001962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20001964:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
20001968:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_dist, d_arg, to_ticks(upd_dur));
2000196a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
2000196e:	4618      	mov	r0, r3
20001970:	f000 fb14 	bl	20001f9c <to_ticks>
20001974:	4603      	mov	r3, r0
20001976:	f641 3071 	movw	r0, #7025	; 0x1b71
2000197a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000197e:	6b39      	ldr	r1, [r7, #48]	; 0x30
20001980:	461a      	mov	r2, r3
20001982:	f000 fae9 	bl	20001f58 <add_timer_single>
		//disp_write_dist(d_arg);
		upd_dur += DIST_DELAY_MS;
20001986:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
2000198a:	f103 0305 	add.w	r3, r3, #5
2000198e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	if(shots != lastshots){
20001992:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
20001996:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
2000199a:	429a      	cmp	r2, r3
2000199c:	d01d      	beq.n	200019da <disp_update+0x206>
		DBG("adding shots update to fire in %u ms", upd_dur);
		s_arg = malloc(sizeof(upd_shots_arg_t));
2000199e:	f04f 0001 	mov.w	r0, #1
200019a2:	f002 fdef 	bl	20004584 <malloc>
200019a6:	4603      	mov	r3, r0
200019a8:	637b      	str	r3, [r7, #52]	; 0x34
		s_arg->shots = shots;
200019aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
200019ac:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200019b0:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_shots, s_arg, to_ticks(upd_dur));
200019b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019b6:	4618      	mov	r0, r3
200019b8:	f000 faf0 	bl	20001f9c <to_ticks>
200019bc:	4603      	mov	r3, r0
200019be:	f641 3025 	movw	r0, #6949	; 0x1b25
200019c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019c6:	6b79      	ldr	r1, [r7, #52]	; 0x34
200019c8:	461a      	mov	r2, r3
200019ca:	f000 fac5 	bl	20001f58 <add_timer_single>
		//disp_write_shots(shots);
		upd_dur += SHOTS_DELAY_MS;
200019ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019d2:	f103 0305 	add.w	r3, r3, #5
200019d6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	if(mode != lastmode){
200019da:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
200019de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
200019e2:	429a      	cmp	r2, r3
200019e4:	d01d      	beq.n	20001a22 <disp_update+0x24e>
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg = malloc(sizeof(upd_mode_arg_t));
200019e6:	f04f 0001 	mov.w	r0, #1
200019ea:	f002 fdcb 	bl	20004584 <malloc>
200019ee:	4603      	mov	r3, r0
200019f0:	63bb      	str	r3, [r7, #56]	; 0x38
		m_arg->mode = mode;
200019f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
200019f4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
200019f8:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_mode, m_arg, to_ticks(upd_dur));
200019fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019fe:	4618      	mov	r0, r3
20001a00:	f000 facc 	bl	20001f9c <to_ticks>
20001a04:	4603      	mov	r3, r0
20001a06:	f641 30bd 	movw	r0, #7101	; 0x1bbd
20001a0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
20001a10:	461a      	mov	r2, r3
20001a12:	f000 faa1 	bl	20001f58 <add_timer_single>
		//disp_write_mode(mode);
		upd_dur += MODE_DELAY_MS;
20001a16:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001a1a:	f103 0305 	add.w	r3, r3, #5
20001a1e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, u_arg, upd_dur);
20001a22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001a26:	f641 4015 	movw	r0, #7189	; 0x1c15
20001a2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a2e:	6939      	ldr	r1, [r7, #16]
20001a30:	461a      	mov	r2, r3
20001a32:	f000 fa91 	bl	20001f58 <add_timer_single>
20001a36:	e002      	b.n	20001a3e <disp_update+0x26a>
	if(g_disp_update_lock || u_arg_v == NULL){//This will probably drop some updates, and idgaf
		//free(u_arg_global->lcd_state);
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
		return; //add frees
20001a38:	bf00      	nop
20001a3a:	e000      	b.n	20001a3e <disp_update+0x26a>
20001a3c:	bf00      	nop
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, u_arg, upd_dur);
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
20001a3e:	f107 0740 	add.w	r7, r7, #64	; 0x40
20001a42:	46bd      	mov	sp, r7
20001a44:	bd80      	pop	{r7, pc}
20001a46:	bf00      	nop

20001a48 <disp_write_target>:


//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_target(void *t_v){
20001a48:	b580      	push	{r7, lr}
20001a4a:	b088      	sub	sp, #32
20001a4c:	af00      	add	r7, sp, #0
20001a4e:	6078      	str	r0, [r7, #4]
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
20001a50:	687b      	ldr	r3, [r7, #4]
20001a52:	613b      	str	r3, [r7, #16]

	circle_t* targ = t->targ;
20001a54:	693b      	ldr	r3, [r7, #16]
20001a56:	681b      	ldr	r3, [r3, #0]
20001a58:	617b      	str	r3, [r7, #20]
	circle_t* lasttarg = t->lasttarg;
20001a5a:	693b      	ldr	r3, [r7, #16]
20001a5c:	685b      	ldr	r3, [r3, #4]
20001a5e:	61bb      	str	r3, [r7, #24]
	uint8_t tx = targ->x;
20001a60:	697b      	ldr	r3, [r7, #20]
20001a62:	781b      	ldrb	r3, [r3, #0]
20001a64:	773b      	strb	r3, [r7, #28]
	uint8_t ty = targ->y;
20001a66:	697b      	ldr	r3, [r7, #20]
20001a68:	785b      	ldrb	r3, [r3, #1]
20001a6a:	777b      	strb	r3, [r7, #29]
	uint8_t ly;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
20001a6c:	7f3b      	ldrb	r3, [r7, #28]
20001a6e:	f107 020c 	add.w	r2, r7, #12
20001a72:	4610      	mov	r0, r2
20001a74:	f64b 2160 	movw	r1, #47712	; 0xba60
20001a78:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a7c:	461a      	mov	r2, r3
20001a7e:	f003 fa1b 	bl	20004eb8 <sprintf>
	sprintf(vert, "%03d", ty);
20001a82:	7f7b      	ldrb	r3, [r7, #29]
20001a84:	f107 0208 	add.w	r2, r7, #8
20001a88:	4610      	mov	r0, r2
20001a8a:	f64b 2160 	movw	r1, #47712	; 0xba60
20001a8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a92:	461a      	mov	r2, r3
20001a94:	f003 fa10 	bl	20004eb8 <sprintf>
	//This just clears the whole screen, inefficient
	//LCD_eraseBlock(TARGET_UL_POS_X, TARGET_UL_POS_Y, TARGET_LR_POS_X, TARGET_LR_POS_Y); //Clear X:aaaY:bbb
	//LCD_eraseBlock(TARGET_BOX_X1+1, TARGET_BOX_Y1+1, TARGET_BOX_X2-1, TARGET_BOX_Y2-1); //Clear entire target area
	//erase last circle only if the second arg isn't null
	if(lasttarg != NULL){
20001a98:	69bb      	ldr	r3, [r7, #24]
20001a9a:	2b00      	cmp	r3, #0
20001a9c:	d015      	beq.n	20001aca <disp_write_target+0x82>
		lx = lasttarg->x;
20001a9e:	69bb      	ldr	r3, [r7, #24]
20001aa0:	781b      	ldrb	r3, [r3, #0]
20001aa2:	77bb      	strb	r3, [r7, #30]
		ly = lasttarg->y;
20001aa4:	69bb      	ldr	r3, [r7, #24]
20001aa6:	785b      	ldrb	r3, [r3, #1]
20001aa8:	77fb      	strb	r3, [r7, #31]
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
20001aaa:	7fbb      	ldrb	r3, [r7, #30]
20001aac:	f103 0349 	add.w	r3, r3, #73	; 0x49
20001ab0:	b2da      	uxtb	r2, r3
20001ab2:	7ffb      	ldrb	r3, [r7, #31]
20001ab4:	f103 0329 	add.w	r3, r3, #41	; 0x29
20001ab8:	b2db      	uxtb	r3, r3
20001aba:	4610      	mov	r0, r2
20001abc:	4619      	mov	r1, r3
20001abe:	f04f 0203 	mov.w	r2, #3
20001ac2:	f04f 0300 	mov.w	r3, #0
20001ac6:	f7ff fad5 	bl	20001074 <LCD_drawCircle>
	}
	//X:
	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
20001aca:	f04f 0060 	mov.w	r0, #96	; 0x60
20001ace:	f04f 011f 	mov.w	r1, #31
20001ad2:	f7ff f9bf 	bl	20000e54 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
20001ad6:	f107 030c 	add.w	r3, r7, #12
20001ada:	4618      	mov	r0, r3
20001adc:	f7ff f924 	bl	20000d28 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
20001ae0:	f04f 0088 	mov.w	r0, #136	; 0x88
20001ae4:	f04f 011f 	mov.w	r1, #31
20001ae8:	f7ff f9b4 	bl	20000e54 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
20001aec:	f107 0308 	add.w	r3, r7, #8
20001af0:	4618      	mov	r0, r3
20001af2:	f7ff f919 	bl	20000d28 <LCD_printStr>

	//Draw the new target
	//add radius + 1 to prevent clipping with edges of target box
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
20001af6:	7f3b      	ldrb	r3, [r7, #28]
20001af8:	f103 0349 	add.w	r3, r3, #73	; 0x49
20001afc:	b2da      	uxtb	r2, r3
20001afe:	7f7b      	ldrb	r3, [r7, #29]
20001b00:	f103 0329 	add.w	r3, r3, #41	; 0x29
20001b04:	b2db      	uxtb	r3, r3
20001b06:	4610      	mov	r0, r2
20001b08:	4619      	mov	r1, r3
20001b0a:	f04f 0203 	mov.w	r2, #3
20001b0e:	f04f 0301 	mov.w	r3, #1
20001b12:	f7ff faaf 	bl	20001074 <LCD_drawCircle>
	DBG("drawing target (%u,%u)", tx, ty);
	//Argument is assumed to have been malloc'd
	free(t);
20001b16:	6938      	ldr	r0, [r7, #16]
20001b18:	f002 fd2c 	bl	20004574 <free>
	//free(targ);
	//free(lasttarg);
}
20001b1c:	f107 0720 	add.w	r7, r7, #32
20001b20:	46bd      	mov	sp, r7
20001b22:	bd80      	pop	{r7, pc}

20001b24 <disp_write_shots>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
20001b24:	b580      	push	{r7, lr}
20001b26:	b086      	sub	sp, #24
20001b28:	af00      	add	r7, sp, #0
20001b2a:	6078      	str	r0, [r7, #4]
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
20001b2c:	687b      	ldr	r3, [r7, #4]
20001b2e:	613b      	str	r3, [r7, #16]

	uint8_t shots = s->shots;
20001b30:	693b      	ldr	r3, [r7, #16]
20001b32:	781b      	ldrb	r3, [r3, #0]
20001b34:	75fb      	strb	r3, [r7, #23]
	char num[3];
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	LCD_setPos(SHOTS_LEFT_POS_X + SHOTS_STR_SZ * CHAR_WIDTH, SHOTS_LEFT_POS_Y);
20001b36:	f04f 002d 	mov.w	r0, #45	; 0x2d
20001b3a:	f04f 016e 	mov.w	r1, #110	; 0x6e
20001b3e:	f7ff f989 	bl	20000e54 <LCD_setPos>
	sprintf(num, "%02d", shots);
20001b42:	7dfb      	ldrb	r3, [r7, #23]
20001b44:	f107 020c 	add.w	r2, r7, #12
20001b48:	4610      	mov	r0, r2
20001b4a:	f64b 2168 	movw	r1, #47720	; 0xba68
20001b4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b52:	461a      	mov	r2, r3
20001b54:	f003 f9b0 	bl	20004eb8 <sprintf>
	LCD_printStr(num);
20001b58:	f107 030c 	add.w	r3, r7, #12
20001b5c:	4618      	mov	r0, r3
20001b5e:	f7ff f8e3 	bl	20000d28 <LCD_printStr>

	DBG("writing shots %u", shots);

	//Argument is assumed to have been malloc'd
	free(s);
20001b62:	6938      	ldr	r0, [r7, #16]
20001b64:	f002 fd06 	bl	20004574 <free>
}
20001b68:	f107 0718 	add.w	r7, r7, #24
20001b6c:	46bd      	mov	sp, r7
20001b6e:	bd80      	pop	{r7, pc}

20001b70 <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
20001b70:	b580      	push	{r7, lr}
20001b72:	b086      	sub	sp, #24
20001b74:	af00      	add	r7, sp, #0
20001b76:	6078      	str	r0, [r7, #4]
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;
20001b78:	687b      	ldr	r3, [r7, #4]
20001b7a:	613b      	str	r3, [r7, #16]

	uint8_t distance = d->dist;
20001b7c:	693b      	ldr	r3, [r7, #16]
20001b7e:	781b      	ldrb	r3, [r3, #0]
20001b80:	75fb      	strb	r3, [r7, #23]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001b82:	f04f 0003 	mov.w	r0, #3
20001b86:	f04f 0132 	mov.w	r1, #50	; 0x32
20001b8a:	f7ff f963 	bl	20000e54 <LCD_setPos>
	sprintf(num, "%03d", distance);
20001b8e:	7dfb      	ldrb	r3, [r7, #23]
20001b90:	f107 020c 	add.w	r2, r7, #12
20001b94:	4610      	mov	r0, r2
20001b96:	f64b 2160 	movw	r1, #47712	; 0xba60
20001b9a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b9e:	461a      	mov	r2, r3
20001ba0:	f003 f98a 	bl	20004eb8 <sprintf>
	LCD_printStr(num);
20001ba4:	f107 030c 	add.w	r3, r7, #12
20001ba8:	4618      	mov	r0, r3
20001baa:	f7ff f8bd 	bl	20000d28 <LCD_printStr>
	DBG("writing distance %u", distance);
	//Argument is assumed to have been malloc'd
	free(d);
20001bae:	6938      	ldr	r0, [r7, #16]
20001bb0:	f002 fce0 	bl	20004574 <free>
}
20001bb4:	f107 0718 	add.w	r7, r7, #24
20001bb8:	46bd      	mov	sp, r7
20001bba:	bd80      	pop	{r7, pc}

20001bbc <disp_write_mode>:

void disp_write_mode(void *m_v){
20001bbc:	b580      	push	{r7, lr}
20001bbe:	b084      	sub	sp, #16
20001bc0:	af00      	add	r7, sp, #0
20001bc2:	6078      	str	r0, [r7, #4]
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;
20001bc4:	687b      	ldr	r3, [r7, #4]
20001bc6:	60bb      	str	r3, [r7, #8]

	//redundant, for clarity
	uint8_t mode = m->mode;
20001bc8:	68bb      	ldr	r3, [r7, #8]
20001bca:	781b      	ldrb	r3, [r3, #0]
20001bcc:	73fb      	strb	r3, [r7, #15]
	if(mode == AUTO_MODE){
20001bce:	7bfb      	ldrb	r3, [r7, #15]
20001bd0:	2b01      	cmp	r3, #1
20001bd2:	d10c      	bne.n	20001bee <disp_write_mode+0x32>
		//New mode is auto, erase manual
		//LCD_eraseBlock(MODE_POS_X, MODE_POS_Y, MODE_POS_X + MANUAL_STR_SZ * CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_setPos(MODE_POS_X +(MODE_STR_SZ-1)*CHAR_WIDTH, MODE_POS_Y);
20001bd4:	f04f 0021 	mov.w	r0, #33	; 0x21
20001bd8:	f04f 0150 	mov.w	r1, #80	; 0x50
20001bdc:	f7ff f93a 	bl	20000e54 <LCD_setPos>
		LCD_printStr(AUTO_STR);
20001be0:	f64b 2070 	movw	r0, #47728	; 0xba70
20001be4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001be8:	f7ff f89e 	bl	20000d28 <LCD_printStr>
20001bec:	e00b      	b.n	20001c06 <disp_write_mode+0x4a>
	} else {
		//New mode is manual, erase auto
		//LCD_eraseBlock(MODE_POS_X, MODE_POS_Y, MODE_POS_X + AUTO_STR_SZ * CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_setPos(MODE_POS_X +(MODE_STR_SZ-1)*CHAR_WIDTH, MODE_POS_Y);
20001bee:	f04f 0021 	mov.w	r0, #33	; 0x21
20001bf2:	f04f 0150 	mov.w	r1, #80	; 0x50
20001bf6:	f7ff f92d 	bl	20000e54 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
20001bfa:	f64b 2078 	movw	r0, #47736	; 0xba78
20001bfe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c02:	f7ff f891 	bl	20000d28 <LCD_printStr>
	}
	DBG("writing mode %u", mode);
	//Argument is assumed to have been malloc'd
	free(m);
20001c06:	68b8      	ldr	r0, [r7, #8]
20001c08:	f002 fcb4 	bl	20004574 <free>
}
20001c0c:	f107 0710 	add.w	r7, r7, #16
20001c10:	46bd      	mov	sp, r7
20001c12:	bd80      	pop	{r7, pc}

20001c14 <disp_upd_finish>:

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
20001c14:	b580      	push	{r7, lr}
20001c16:	b082      	sub	sp, #8
20001c18:	af00      	add	r7, sp, #0
20001c1a:	6078      	str	r0, [r7, #4]
	g_disp_update_lock = 0;
20001c1c:	f24c 33d4 	movw	r3, #50132	; 0xc3d4
20001c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c24:	f04f 0200 	mov.w	r2, #0
20001c28:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;
	//free(u_arg->lcd_state);
	//free(u_arg->last_state);
	free(u_arg_v);
20001c2a:	6878      	ldr	r0, [r7, #4]
20001c2c:	f002 fca2 	bl	20004574 <free>
}
20001c30:	f107 0708 	add.w	r7, r7, #8
20001c34:	46bd      	mov	sp, r7
20001c36:	bd80      	pop	{r7, pc}

20001c38 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001c38:	b480      	push	{r7}
20001c3a:	b083      	sub	sp, #12
20001c3c:	af00      	add	r7, sp, #0
20001c3e:	4603      	mov	r3, r0
20001c40:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001c42:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c46:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001c4e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c52:	88f9      	ldrh	r1, [r7, #6]
20001c54:	f001 011f 	and.w	r1, r1, #31
20001c58:	f04f 0001 	mov.w	r0, #1
20001c5c:	fa00 f101 	lsl.w	r1, r0, r1
20001c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001c64:	f107 070c 	add.w	r7, r7, #12
20001c68:	46bd      	mov	sp, r7
20001c6a:	bc80      	pop	{r7}
20001c6c:	4770      	bx	lr
20001c6e:	bf00      	nop

20001c70 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001c70:	b480      	push	{r7}
20001c72:	b083      	sub	sp, #12
20001c74:	af00      	add	r7, sp, #0
20001c76:	4603      	mov	r3, r0
20001c78:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001c7a:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c82:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001c86:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c8a:	88f9      	ldrh	r1, [r7, #6]
20001c8c:	f001 011f 	and.w	r1, r1, #31
20001c90:	f04f 0001 	mov.w	r0, #1
20001c94:	fa00 f101 	lsl.w	r1, r0, r1
20001c98:	f102 0220 	add.w	r2, r2, #32
20001c9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001ca0:	f107 070c 	add.w	r7, r7, #12
20001ca4:	46bd      	mov	sp, r7
20001ca6:	bc80      	pop	{r7}
20001ca8:	4770      	bx	lr
20001caa:	bf00      	nop

20001cac <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001cac:	b480      	push	{r7}
20001cae:	b083      	sub	sp, #12
20001cb0:	af00      	add	r7, sp, #0
20001cb2:	4603      	mov	r3, r0
20001cb4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001cb6:	f24e 1300 	movw	r3, #57600	; 0xe100
20001cba:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001cbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001cc2:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001cc6:	88f9      	ldrh	r1, [r7, #6]
20001cc8:	f001 011f 	and.w	r1, r1, #31
20001ccc:	f04f 0001 	mov.w	r0, #1
20001cd0:	fa00 f101 	lsl.w	r1, r0, r1
20001cd4:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001cdc:	f107 070c 	add.w	r7, r7, #12
20001ce0:	46bd      	mov	sp, r7
20001ce2:	bc80      	pop	{r7}
20001ce4:	4770      	bx	lr
20001ce6:	bf00      	nop

20001ce8 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20001ce8:	b580      	push	{r7, lr}
20001cea:	b082      	sub	sp, #8
20001cec:	af00      	add	r7, sp, #0
20001cee:	4603      	mov	r3, r0
20001cf0:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20001cf2:	f04f 0014 	mov.w	r0, #20
20001cf6:	f7ff ffbb 	bl	20001c70 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001cfa:	f242 0300 	movw	r3, #8192	; 0x2000
20001cfe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d02:	f242 0200 	movw	r2, #8192	; 0x2000
20001d06:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001d0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20001d10:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001d12:	f245 0300 	movw	r3, #20480	; 0x5000
20001d16:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001d1a:	f04f 0200 	mov.w	r2, #0
20001d1e:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001d20:	f240 0300 	movw	r3, #0
20001d24:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d28:	f04f 0200 	mov.w	r2, #0
20001d2c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20001d30:	f240 0300 	movw	r3, #0
20001d34:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d38:	f04f 0200 	mov.w	r2, #0
20001d3c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001d40:	f240 0300 	movw	r3, #0
20001d44:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d48:	79fa      	ldrb	r2, [r7, #7]
20001d4a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20001d4e:	f245 0300 	movw	r3, #20480	; 0x5000
20001d52:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001d56:	f04f 0201 	mov.w	r2, #1
20001d5a:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20001d5c:	f04f 0014 	mov.w	r0, #20
20001d60:	f7ff ffa4 	bl	20001cac <NVIC_ClearPendingIRQ>
}
20001d64:	f107 0708 	add.w	r7, r7, #8
20001d68:	46bd      	mov	sp, r7
20001d6a:	bd80      	pop	{r7, pc}

20001d6c <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20001d6c:	b480      	push	{r7}
20001d6e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001d70:	f240 0300 	movw	r3, #0
20001d74:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d78:	f04f 0201 	mov.w	r2, #1
20001d7c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20001d80:	46bd      	mov	sp, r7
20001d82:	bc80      	pop	{r7}
20001d84:	4770      	bx	lr
20001d86:	bf00      	nop

20001d88 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001d88:	b480      	push	{r7}
20001d8a:	b083      	sub	sp, #12
20001d8c:	af00      	add	r7, sp, #0
20001d8e:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20001d90:	f245 0300 	movw	r3, #20480	; 0x5000
20001d94:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001d98:	687a      	ldr	r2, [r7, #4]
20001d9a:	605a      	str	r2, [r3, #4]
}
20001d9c:	f107 070c 	add.w	r7, r7, #12
20001da0:	46bd      	mov	sp, r7
20001da2:	bc80      	pop	{r7}
20001da4:	4770      	bx	lr
20001da6:	bf00      	nop

20001da8 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20001da8:	b580      	push	{r7, lr}
20001daa:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20001dac:	f240 0300 	movw	r3, #0
20001db0:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001db4:	f04f 0201 	mov.w	r2, #1
20001db8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20001dbc:	f04f 0014 	mov.w	r0, #20
20001dc0:	f7ff ff3a 	bl	20001c38 <NVIC_EnableIRQ>
}
20001dc4:	bd80      	pop	{r7, pc}
20001dc6:	bf00      	nop

20001dc8 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001dc8:	b480      	push	{r7}
20001dca:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20001dcc:	f245 0300 	movw	r3, #20480	; 0x5000
20001dd0:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001dd4:	f04f 0201 	mov.w	r2, #1
20001dd8:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20001dda:	f3bf 8f4f 	dsb	sy
}
20001dde:	46bd      	mov	sp, r7
20001de0:	bc80      	pop	{r7}
20001de2:	4770      	bx	lr

20001de4 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20001de4:	b580      	push	{r7, lr}
20001de6:	b082      	sub	sp, #8
20001de8:	af00      	add	r7, sp, #0
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
20001dea:	f000 f8ef 	bl	20001fcc <update_timers>
20001dee:	4603      	mov	r3, r0
20001df0:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
20001df2:	f7ff ffe9 	bl	20001dc8 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
20001df6:	f24c 3390 	movw	r3, #50064	; 0xc390
20001dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dfe:	681b      	ldr	r3, [r3, #0]
20001e00:	2b00      	cmp	r3, #0
20001e02:	d019      	beq.n	20001e38 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
20001e04:	f24c 3390 	movw	r3, #50064	; 0xc390
20001e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e0c:	681b      	ldr	r3, [r3, #0]
20001e0e:	685b      	ldr	r3, [r3, #4]
20001e10:	4618      	mov	r0, r3
20001e12:	f7ff ffb9 	bl	20001d88 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
20001e16:	f7ff ffa9 	bl	20001d6c <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
20001e1a:	e00d      	b.n	20001e38 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
20001e1c:	683b      	ldr	r3, [r7, #0]
20001e1e:	681b      	ldr	r3, [r3, #0]
20001e20:	683a      	ldr	r2, [r7, #0]
20001e22:	6892      	ldr	r2, [r2, #8]
20001e24:	4610      	mov	r0, r2
20001e26:	4798      	blx	r3

        struct Handler* tmp = handlers;
20001e28:	683b      	ldr	r3, [r7, #0]
20001e2a:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
20001e2c:	683b      	ldr	r3, [r7, #0]
20001e2e:	685b      	ldr	r3, [r3, #4]
20001e30:	603b      	str	r3, [r7, #0]

        free(tmp);
20001e32:	6878      	ldr	r0, [r7, #4]
20001e34:	f002 fb9e 	bl	20004574 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
20001e38:	683b      	ldr	r3, [r7, #0]
20001e3a:	2b00      	cmp	r3, #0
20001e3c:	d1ee      	bne.n	20001e1c <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
20001e3e:	f107 0708 	add.w	r7, r7, #8
20001e42:	46bd      	mov	sp, r7
20001e44:	bd80      	pop	{r7, pc}
20001e46:	bf00      	nop

20001e48 <start_hardware_timer>:

void start_hardware_timer() {
20001e48:	b580      	push	{r7, lr}
20001e4a:	af00      	add	r7, sp, #0

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
20001e4c:	f04f 0001 	mov.w	r0, #1
20001e50:	f7ff ff4a 	bl	20001ce8 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(root->time_left);
20001e54:	f24c 3390 	movw	r3, #50064	; 0xc390
20001e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e5c:	681b      	ldr	r3, [r3, #0]
20001e5e:	685b      	ldr	r3, [r3, #4]
20001e60:	4618      	mov	r0, r3
20001e62:	f7ff ff91 	bl	20001d88 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
20001e66:	f7ff ff81 	bl	20001d6c <MSS_TIM1_start>
    MSS_TIM1_enable_irq();
20001e6a:	f7ff ff9d 	bl	20001da8 <MSS_TIM1_enable_irq>
}
20001e6e:	bd80      	pop	{r7, pc}

20001e70 <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001e70:	b480      	push	{r7}
20001e72:	b085      	sub	sp, #20
20001e74:	af00      	add	r7, sp, #0
20001e76:	6078      	str	r0, [r7, #4]
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001e78:	f24c 3390 	movw	r3, #50064	; 0xc390
20001e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e80:	681b      	ldr	r3, [r3, #0]
20001e82:	2b00      	cmp	r3, #0
20001e84:	d106      	bne.n	20001e94 <insert_timer+0x24>
        root = newtimer;
20001e86:	f24c 3390 	movw	r3, #50064	; 0xc390
20001e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e8e:	687a      	ldr	r2, [r7, #4]
20001e90:	601a      	str	r2, [r3, #0]
        return;
20001e92:	e033      	b.n	20001efc <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001e94:	687b      	ldr	r3, [r7, #4]
20001e96:	685a      	ldr	r2, [r3, #4]
20001e98:	f24c 3390 	movw	r3, #50064	; 0xc390
20001e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ea0:	681b      	ldr	r3, [r3, #0]
20001ea2:	685b      	ldr	r3, [r3, #4]
20001ea4:	429a      	cmp	r2, r3
20001ea6:	d20d      	bcs.n	20001ec4 <insert_timer+0x54>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001ea8:	f24c 3390 	movw	r3, #50064	; 0xc390
20001eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eb0:	681a      	ldr	r2, [r3, #0]
20001eb2:	687b      	ldr	r3, [r7, #4]
20001eb4:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001eb6:	f24c 3390 	movw	r3, #50064	; 0xc390
20001eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ebe:	687a      	ldr	r2, [r7, #4]
20001ec0:	601a      	str	r2, [r3, #0]
        return;
20001ec2:	e01b      	b.n	20001efc <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001ec4:	f24c 3390 	movw	r3, #50064	; 0xc390
20001ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ecc:	681b      	ldr	r3, [r3, #0]
20001ece:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001ed0:	e002      	b.n	20001ed8 <insert_timer+0x68>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
20001ed2:	68fb      	ldr	r3, [r7, #12]
20001ed4:	691b      	ldr	r3, [r3, #16]
20001ed6:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001ed8:	68fb      	ldr	r3, [r7, #12]
20001eda:	691b      	ldr	r3, [r3, #16]
20001edc:	2b00      	cmp	r3, #0
20001ede:	d006      	beq.n	20001eee <insert_timer+0x7e>
20001ee0:	68fb      	ldr	r3, [r7, #12]
20001ee2:	691b      	ldr	r3, [r3, #16]
20001ee4:	685a      	ldr	r2, [r3, #4]
20001ee6:	687b      	ldr	r3, [r7, #4]
20001ee8:	685b      	ldr	r3, [r3, #4]
20001eea:	429a      	cmp	r2, r3
20001eec:	d3f1      	bcc.n	20001ed2 <insert_timer+0x62>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
20001eee:	68fb      	ldr	r3, [r7, #12]
20001ef0:	691a      	ldr	r2, [r3, #16]
20001ef2:	687b      	ldr	r3, [r7, #4]
20001ef4:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
20001ef6:	68fb      	ldr	r3, [r7, #12]
20001ef8:	687a      	ldr	r2, [r7, #4]
20001efa:	611a      	str	r2, [r3, #16]
}
20001efc:	f107 0714 	add.w	r7, r7, #20
20001f00:	46bd      	mov	sp, r7
20001f02:	bc80      	pop	{r7}
20001f04:	4770      	bx	lr
20001f06:	bf00      	nop

20001f08 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
20001f08:	b580      	push	{r7, lr}
20001f0a:	b086      	sub	sp, #24
20001f0c:	af00      	add	r7, sp, #0
20001f0e:	60f8      	str	r0, [r7, #12]
20001f10:	60b9      	str	r1, [r7, #8]
20001f12:	607a      	str	r2, [r7, #4]
20001f14:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
20001f16:	f04f 0018 	mov.w	r0, #24
20001f1a:	f002 fb33 	bl	20004584 <malloc>
20001f1e:	4603      	mov	r3, r0
20001f20:	617b      	str	r3, [r7, #20]


    newtimer->handler = handler;
20001f22:	697b      	ldr	r3, [r7, #20]
20001f24:	68fa      	ldr	r2, [r7, #12]
20001f26:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
20001f28:	697b      	ldr	r3, [r7, #20]
20001f2a:	687a      	ldr	r2, [r7, #4]
20001f2c:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
20001f2e:	697b      	ldr	r3, [r7, #20]
20001f30:	687a      	ldr	r2, [r7, #4]
20001f32:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
20001f34:	697b      	ldr	r3, [r7, #20]
20001f36:	683a      	ldr	r2, [r7, #0]
20001f38:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
20001f3a:	697b      	ldr	r3, [r7, #20]
20001f3c:	f04f 0200 	mov.w	r2, #0
20001f40:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
20001f42:	697b      	ldr	r3, [r7, #20]
20001f44:	68ba      	ldr	r2, [r7, #8]
20001f46:	615a      	str	r2, [r3, #20]

    insert_timer(newtimer);
20001f48:	6978      	ldr	r0, [r7, #20]
20001f4a:	f7ff ff91 	bl	20001e70 <insert_timer>
}
20001f4e:	f107 0718 	add.w	r7, r7, #24
20001f52:	46bd      	mov	sp, r7
20001f54:	bd80      	pop	{r7, pc}
20001f56:	bf00      	nop

20001f58 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
20001f58:	b580      	push	{r7, lr}
20001f5a:	b084      	sub	sp, #16
20001f5c:	af00      	add	r7, sp, #0
20001f5e:	60f8      	str	r0, [r7, #12]
20001f60:	60b9      	str	r1, [r7, #8]
20001f62:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20001f64:	68f8      	ldr	r0, [r7, #12]
20001f66:	68b9      	ldr	r1, [r7, #8]
20001f68:	687a      	ldr	r2, [r7, #4]
20001f6a:	f04f 0301 	mov.w	r3, #1
20001f6e:	f7ff ffcb 	bl	20001f08 <add_timer>
}
20001f72:	f107 0710 	add.w	r7, r7, #16
20001f76:	46bd      	mov	sp, r7
20001f78:	bd80      	pop	{r7, pc}
20001f7a:	bf00      	nop

20001f7c <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
20001f7c:	b480      	push	{r7}
20001f7e:	b083      	sub	sp, #12
20001f80:	af00      	add	r7, sp, #0
20001f82:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20001f84:	f24c 3394 	movw	r3, #50068	; 0xc394
20001f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f8c:	687a      	ldr	r2, [r7, #4]
20001f8e:	601a      	str	r2, [r3, #0]
}
20001f90:	f107 070c 	add.w	r7, r7, #12
20001f94:	46bd      	mov	sp, r7
20001f96:	bc80      	pop	{r7}
20001f98:	4770      	bx	lr
20001f9a:	bf00      	nop

20001f9c <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
20001f9c:	b480      	push	{r7}
20001f9e:	b085      	sub	sp, #20
20001fa0:	af00      	add	r7, sp, #0
20001fa2:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
20001fa4:	f24c 3394 	movw	r3, #50068	; 0xc394
20001fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fac:	681a      	ldr	r2, [r3, #0]
20001fae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
20001fb2:	687b      	ldr	r3, [r7, #4]
20001fb4:	fbb1 f3f3 	udiv	r3, r1, r3
20001fb8:	fbb2 f3f3 	udiv	r3, r2, r3
20001fbc:	60fb      	str	r3, [r7, #12]
	return ticks;
20001fbe:	68fb      	ldr	r3, [r7, #12]
}
20001fc0:	4618      	mov	r0, r3
20001fc2:	f107 0714 	add.w	r7, r7, #20
20001fc6:	46bd      	mov	sp, r7
20001fc8:	bc80      	pop	{r7}
20001fca:	4770      	bx	lr

20001fcc <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
20001fcc:	b580      	push	{r7, lr}
20001fce:	b086      	sub	sp, #24
20001fd0:	af00      	add	r7, sp, #0
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001fd2:	f24c 3390 	movw	r3, #50064	; 0xc390
20001fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fda:	681b      	ldr	r3, [r3, #0]
20001fdc:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
20001fde:	f24c 3390 	movw	r3, #50064	; 0xc390
20001fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fe6:	681b      	ldr	r3, [r3, #0]
20001fe8:	685b      	ldr	r3, [r3, #4]
20001fea:	607b      	str	r3, [r7, #4]

    while (node) {
20001fec:	e009      	b.n	20002002 <update_timers+0x36>
        node->time_left -= elapsed;
20001fee:	683b      	ldr	r3, [r7, #0]
20001ff0:	685a      	ldr	r2, [r3, #4]
20001ff2:	687b      	ldr	r3, [r7, #4]
20001ff4:	ebc3 0202 	rsb	r2, r3, r2
20001ff8:	683b      	ldr	r3, [r7, #0]
20001ffa:	605a      	str	r2, [r3, #4]
        node = node->next;
20001ffc:	683b      	ldr	r3, [r7, #0]
20001ffe:	691b      	ldr	r3, [r3, #16]
20002000:	603b      	str	r3, [r7, #0]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
20002002:	683b      	ldr	r3, [r7, #0]
20002004:	2b00      	cmp	r3, #0
20002006:	d1f2      	bne.n	20001fee <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
20002008:	f04f 0300 	mov.w	r3, #0
2000200c:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
2000200e:	f04f 0300 	mov.w	r3, #0
20002012:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20002014:	e042      	b.n	2000209c <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
20002016:	f04f 000c 	mov.w	r0, #12
2000201a:	f002 fab3 	bl	20004584 <malloc>
2000201e:	4603      	mov	r3, r0
20002020:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
20002022:	693b      	ldr	r3, [r7, #16]
20002024:	f04f 0200 	mov.w	r2, #0
20002028:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
2000202a:	693b      	ldr	r3, [r7, #16]
2000202c:	f04f 0200 	mov.w	r2, #0
20002030:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
20002032:	68bb      	ldr	r3, [r7, #8]
20002034:	2b00      	cmp	r3, #0
20002036:	d104      	bne.n	20002042 <update_timers+0x76>
        	DBG("returining one handler");
            handlers_root = new_handler;
20002038:	693b      	ldr	r3, [r7, #16]
2000203a:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
2000203c:	693b      	ldr	r3, [r7, #16]
2000203e:	60fb      	str	r3, [r7, #12]
20002040:	e004      	b.n	2000204c <update_timers+0x80>
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
20002042:	68fb      	ldr	r3, [r7, #12]
20002044:	693a      	ldr	r2, [r7, #16]
20002046:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
20002048:	693b      	ldr	r3, [r7, #16]
2000204a:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
2000204c:	f24c 3390 	movw	r3, #50064	; 0xc390
20002050:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002054:	681b      	ldr	r3, [r3, #0]
20002056:	617b      	str	r3, [r7, #20]
        root = head->next;
20002058:	697b      	ldr	r3, [r7, #20]
2000205a:	691a      	ldr	r2, [r3, #16]
2000205c:	f24c 3390 	movw	r3, #50064	; 0xc390
20002060:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002064:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
20002066:	697b      	ldr	r3, [r7, #20]
20002068:	681a      	ldr	r2, [r3, #0]
2000206a:	693b      	ldr	r3, [r7, #16]
2000206c:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
2000206e:	697b      	ldr	r3, [r7, #20]
20002070:	695a      	ldr	r2, [r3, #20]
20002072:	693b      	ldr	r3, [r7, #16]
20002074:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
20002076:	697b      	ldr	r3, [r7, #20]
20002078:	68db      	ldr	r3, [r3, #12]
2000207a:	2b01      	cmp	r3, #1
2000207c:	d103      	bne.n	20002086 <update_timers+0xba>
            free(head);
2000207e:	6978      	ldr	r0, [r7, #20]
20002080:	f002 fa78 	bl	20004574 <free>
20002084:	e00a      	b.n	2000209c <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
20002086:	697b      	ldr	r3, [r7, #20]
20002088:	689a      	ldr	r2, [r3, #8]
2000208a:	697b      	ldr	r3, [r7, #20]
2000208c:	605a      	str	r2, [r3, #4]
            head->next = NULL;
2000208e:	697b      	ldr	r3, [r7, #20]
20002090:	f04f 0200 	mov.w	r2, #0
20002094:	611a      	str	r2, [r3, #16]
            insert_timer(head);
20002096:	6978      	ldr	r0, [r7, #20]
20002098:	f7ff feea 	bl	20001e70 <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
2000209c:	f24c 3390 	movw	r3, #50064	; 0xc390
200020a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020a4:	681b      	ldr	r3, [r3, #0]
200020a6:	685b      	ldr	r3, [r3, #4]
200020a8:	2b00      	cmp	r3, #0
200020aa:	d0b4      	beq.n	20002016 <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
200020ac:	68bb      	ldr	r3, [r7, #8]
}
200020ae:	4618      	mov	r0, r3
200020b0:	f107 0718 	add.w	r7, r7, #24
200020b4:	46bd      	mov	sp, r7
200020b6:	bd80      	pop	{r7, pc}

200020b8 <_end_delay_timer>:

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
200020b8:	b480      	push	{r7}
200020ba:	b083      	sub	sp, #12
200020bc:	af00      	add	r7, sp, #0
200020be:	6078      	str	r0, [r7, #4]
	DBG("unlocking");
	delay_timer_lock = 0;
200020c0:	f24c 33e5 	movw	r3, #50149	; 0xc3e5
200020c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020c8:	f04f 0200 	mov.w	r2, #0
200020cc:	701a      	strb	r2, [r3, #0]
}
200020ce:	f107 070c 	add.w	r7, r7, #12
200020d2:	46bd      	mov	sp, r7
200020d4:	bc80      	pop	{r7}
200020d6:	4770      	bx	lr

200020d8 <use_me_carefully_ms_delay_timer>:

void use_me_carefully_ms_delay_timer(uint32_t ms) {
200020d8:	b580      	push	{r7, lr}
200020da:	b082      	sub	sp, #8
200020dc:	af00      	add	r7, sp, #0
200020de:	6078      	str	r0, [r7, #4]

	delay_timer_lock = 1;
200020e0:	f24c 33e5 	movw	r3, #50149	; 0xc3e5
200020e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020e8:	f04f 0201 	mov.w	r2, #1
200020ec:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
200020ee:	6878      	ldr	r0, [r7, #4]
200020f0:	f7ff ff54 	bl	20001f9c <to_ticks>
200020f4:	4603      	mov	r3, r0
200020f6:	f242 00b9 	movw	r0, #8377	; 0x20b9
200020fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200020fe:	f04f 0100 	mov.w	r1, #0
20002102:	461a      	mov	r2, r3
20002104:	f7ff ff28 	bl	20001f58 <add_timer_single>
	start_hardware_timer();
20002108:	f7ff fe9e 	bl	20001e48 <start_hardware_timer>
	while (delay_timer_lock) {}
2000210c:	f24c 33e5 	movw	r3, #50149	; 0xc3e5
20002110:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002114:	781b      	ldrb	r3, [r3, #0]
20002116:	2b00      	cmp	r3, #0
20002118:	d1f8      	bne.n	2000210c <use_me_carefully_ms_delay_timer+0x34>
}
2000211a:	f107 0708 	add.w	r7, r7, #8
2000211e:	46bd      	mov	sp, r7
20002120:	bd80      	pop	{r7, pc}
20002122:	bf00      	nop

20002124 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20002124:	b480      	push	{r7}
20002126:	b083      	sub	sp, #12
20002128:	af00      	add	r7, sp, #0
2000212a:	6078      	str	r0, [r7, #4]
    return -1;
2000212c:	f04f 33ff 	mov.w	r3, #4294967295
}
20002130:	4618      	mov	r0, r3
20002132:	f107 070c 	add.w	r7, r7, #12
20002136:	46bd      	mov	sp, r7
20002138:	bc80      	pop	{r7}
2000213a:	4770      	bx	lr

2000213c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
2000213c:	b480      	push	{r7}
2000213e:	b083      	sub	sp, #12
20002140:	af00      	add	r7, sp, #0
20002142:	6078      	str	r0, [r7, #4]
20002144:	e7fe      	b.n	20002144 <_exit+0x8>
20002146:	bf00      	nop

20002148 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20002148:	b480      	push	{r7}
2000214a:	b083      	sub	sp, #12
2000214c:	af00      	add	r7, sp, #0
2000214e:	6078      	str	r0, [r7, #4]
20002150:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20002152:	683b      	ldr	r3, [r7, #0]
20002154:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20002158:	605a      	str	r2, [r3, #4]
    return 0;
2000215a:	f04f 0300 	mov.w	r3, #0
}
2000215e:	4618      	mov	r0, r3
20002160:	f107 070c 	add.w	r7, r7, #12
20002164:	46bd      	mov	sp, r7
20002166:	bc80      	pop	{r7}
20002168:	4770      	bx	lr
2000216a:	bf00      	nop

2000216c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
2000216c:	b480      	push	{r7}
2000216e:	b083      	sub	sp, #12
20002170:	af00      	add	r7, sp, #0
20002172:	6078      	str	r0, [r7, #4]
    return 1;
20002174:	f04f 0301 	mov.w	r3, #1
}
20002178:	4618      	mov	r0, r3
2000217a:	f107 070c 	add.w	r7, r7, #12
2000217e:	46bd      	mov	sp, r7
20002180:	bc80      	pop	{r7}
20002182:	4770      	bx	lr

20002184 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20002184:	b480      	push	{r7}
20002186:	b085      	sub	sp, #20
20002188:	af00      	add	r7, sp, #0
2000218a:	60f8      	str	r0, [r7, #12]
2000218c:	60b9      	str	r1, [r7, #8]
2000218e:	607a      	str	r2, [r7, #4]
    return 0;
20002190:	f04f 0300 	mov.w	r3, #0
}
20002194:	4618      	mov	r0, r3
20002196:	f107 0714 	add.w	r7, r7, #20
2000219a:	46bd      	mov	sp, r7
2000219c:	bc80      	pop	{r7}
2000219e:	4770      	bx	lr

200021a0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
200021a0:	b480      	push	{r7}
200021a2:	b085      	sub	sp, #20
200021a4:	af00      	add	r7, sp, #0
200021a6:	60f8      	str	r0, [r7, #12]
200021a8:	60b9      	str	r1, [r7, #8]
200021aa:	607a      	str	r2, [r7, #4]
    return 0;
200021ac:	f04f 0300 	mov.w	r3, #0
}
200021b0:	4618      	mov	r0, r3
200021b2:	f107 0714 	add.w	r7, r7, #20
200021b6:	46bd      	mov	sp, r7
200021b8:	bc80      	pop	{r7}
200021ba:	4770      	bx	lr

200021bc <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200021bc:	b580      	push	{r7, lr}
200021be:	b084      	sub	sp, #16
200021c0:	af00      	add	r7, sp, #0
200021c2:	60f8      	str	r0, [r7, #12]
200021c4:	60b9      	str	r1, [r7, #8]
200021c6:	607a      	str	r2, [r7, #4]
200021c8:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200021ca:	f24c 3398 	movw	r3, #50072	; 0xc398
200021ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021d2:	681b      	ldr	r3, [r3, #0]
200021d4:	2b00      	cmp	r3, #0
200021d6:	d110      	bne.n	200021fa <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200021d8:	f24c 4010 	movw	r0, #50192	; 0xc410
200021dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021e0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200021e4:	f04f 0203 	mov.w	r2, #3
200021e8:	f000 f87e 	bl	200022e8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200021ec:	f24c 3398 	movw	r3, #50072	; 0xc398
200021f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021f4:	f04f 0201 	mov.w	r2, #1
200021f8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200021fa:	683b      	ldr	r3, [r7, #0]
200021fc:	f24c 4010 	movw	r0, #50192	; 0xc410
20002200:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002204:	6879      	ldr	r1, [r7, #4]
20002206:	461a      	mov	r2, r3
20002208:	f000 f970 	bl	200024ec <MSS_UART_polled_tx>
    
    return len;
2000220c:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000220e:	4618      	mov	r0, r3
20002210:	f107 0710 	add.w	r7, r7, #16
20002214:	46bd      	mov	sp, r7
20002216:	bd80      	pop	{r7, pc}

20002218 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20002218:	b580      	push	{r7, lr}
2000221a:	b084      	sub	sp, #16
2000221c:	af00      	add	r7, sp, #0
2000221e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20002220:	f24c 339c 	movw	r3, #50076	; 0xc39c
20002224:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002228:	681b      	ldr	r3, [r3, #0]
2000222a:	2b00      	cmp	r3, #0
2000222c:	d108      	bne.n	20002240 <_sbrk+0x28>
    {
      heap_end = &_end;
2000222e:	f24c 339c 	movw	r3, #50076	; 0xc39c
20002232:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002236:	f24c 5248 	movw	r2, #50504	; 0xc548
2000223a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000223e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20002240:	f24c 339c 	movw	r3, #50076	; 0xc39c
20002244:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002248:	681b      	ldr	r3, [r3, #0]
2000224a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000224c:	f3ef 8308 	mrs	r3, MSP
20002250:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20002252:	f24c 339c 	movw	r3, #50076	; 0xc39c
20002256:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000225a:	681a      	ldr	r2, [r3, #0]
2000225c:	687b      	ldr	r3, [r7, #4]
2000225e:	441a      	add	r2, r3
20002260:	68fb      	ldr	r3, [r7, #12]
20002262:	429a      	cmp	r2, r3
20002264:	d90f      	bls.n	20002286 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20002266:	f04f 0000 	mov.w	r0, #0
2000226a:	f04f 0101 	mov.w	r1, #1
2000226e:	f64b 2280 	movw	r2, #47744	; 0xba80
20002272:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002276:	f04f 0319 	mov.w	r3, #25
2000227a:	f7ff ff9f 	bl	200021bc <_write_r>
      _exit (1);
2000227e:	f04f 0001 	mov.w	r0, #1
20002282:	f7ff ff5b 	bl	2000213c <_exit>
    }
  
    heap_end += incr;
20002286:	f24c 339c 	movw	r3, #50076	; 0xc39c
2000228a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000228e:	681a      	ldr	r2, [r3, #0]
20002290:	687b      	ldr	r3, [r7, #4]
20002292:	441a      	add	r2, r3
20002294:	f24c 339c 	movw	r3, #50076	; 0xc39c
20002298:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000229c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000229e:	68bb      	ldr	r3, [r7, #8]
}
200022a0:	4618      	mov	r0, r3
200022a2:	f107 0710 	add.w	r7, r7, #16
200022a6:	46bd      	mov	sp, r7
200022a8:	bd80      	pop	{r7, pc}
200022aa:	bf00      	nop

200022ac <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200022ac:	b480      	push	{r7}
200022ae:	b083      	sub	sp, #12
200022b0:	af00      	add	r7, sp, #0
200022b2:	4603      	mov	r3, r0
200022b4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200022b6:	f24e 1300 	movw	r3, #57600	; 0xe100
200022ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200022c2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200022c6:	88f9      	ldrh	r1, [r7, #6]
200022c8:	f001 011f 	and.w	r1, r1, #31
200022cc:	f04f 0001 	mov.w	r0, #1
200022d0:	fa00 f101 	lsl.w	r1, r0, r1
200022d4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200022d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200022dc:	f107 070c 	add.w	r7, r7, #12
200022e0:	46bd      	mov	sp, r7
200022e2:	bc80      	pop	{r7}
200022e4:	4770      	bx	lr
200022e6:	bf00      	nop

200022e8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200022e8:	b580      	push	{r7, lr}
200022ea:	b088      	sub	sp, #32
200022ec:	af00      	add	r7, sp, #0
200022ee:	60f8      	str	r0, [r7, #12]
200022f0:	60b9      	str	r1, [r7, #8]
200022f2:	4613      	mov	r3, r2
200022f4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200022f6:	f04f 0301 	mov.w	r3, #1
200022fa:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200022fc:	f04f 0300 	mov.w	r3, #0
20002300:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002302:	68fa      	ldr	r2, [r7, #12]
20002304:	f24c 4310 	movw	r3, #50192	; 0xc410
20002308:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000230c:	429a      	cmp	r2, r3
2000230e:	d007      	beq.n	20002320 <MSS_UART_init+0x38>
20002310:	68fa      	ldr	r2, [r7, #12]
20002312:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
20002316:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000231a:	429a      	cmp	r2, r3
2000231c:	d000      	beq.n	20002320 <MSS_UART_init+0x38>
2000231e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20002320:	68bb      	ldr	r3, [r7, #8]
20002322:	2b00      	cmp	r3, #0
20002324:	d100      	bne.n	20002328 <MSS_UART_init+0x40>
20002326:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20002328:	f001 f94e 	bl	200035c8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
2000232c:	68fa      	ldr	r2, [r7, #12]
2000232e:	f24c 4310 	movw	r3, #50192	; 0xc410
20002332:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002336:	429a      	cmp	r2, r3
20002338:	d12e      	bne.n	20002398 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
2000233a:	68fb      	ldr	r3, [r7, #12]
2000233c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20002340:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20002342:	68fb      	ldr	r3, [r7, #12]
20002344:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20002348:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
2000234a:	68fb      	ldr	r3, [r7, #12]
2000234c:	f04f 020a 	mov.w	r2, #10
20002350:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20002352:	f64b 631c 	movw	r3, #48668	; 0xbe1c
20002356:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000235a:	681b      	ldr	r3, [r3, #0]
2000235c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000235e:	f242 0300 	movw	r3, #8192	; 0x2000
20002362:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002366:	f242 0200 	movw	r2, #8192	; 0x2000
2000236a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000236e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002370:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002374:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20002376:	f04f 000a 	mov.w	r0, #10
2000237a:	f7ff ff97 	bl	200022ac <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000237e:	f242 0300 	movw	r3, #8192	; 0x2000
20002382:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002386:	f242 0200 	movw	r2, #8192	; 0x2000
2000238a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000238e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002390:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002394:	631a      	str	r2, [r3, #48]	; 0x30
20002396:	e031      	b.n	200023fc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002398:	68fa      	ldr	r2, [r7, #12]
2000239a:	f240 0300 	movw	r3, #0
2000239e:	f2c4 0301 	movt	r3, #16385	; 0x4001
200023a2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200023a4:	68fa      	ldr	r2, [r7, #12]
200023a6:	f240 0300 	movw	r3, #0
200023aa:	f2c4 2320 	movt	r3, #16928	; 0x4220
200023ae:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200023b0:	68fb      	ldr	r3, [r7, #12]
200023b2:	f04f 020b 	mov.w	r2, #11
200023b6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200023b8:	f64b 6320 	movw	r3, #48672	; 0xbe20
200023bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023c0:	681b      	ldr	r3, [r3, #0]
200023c2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200023c4:	f242 0300 	movw	r3, #8192	; 0x2000
200023c8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023cc:	f242 0200 	movw	r2, #8192	; 0x2000
200023d0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200023da:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200023dc:	f04f 000b 	mov.w	r0, #11
200023e0:	f7ff ff64 	bl	200022ac <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200023e4:	f242 0300 	movw	r3, #8192	; 0x2000
200023e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023ec:	f242 0200 	movw	r2, #8192	; 0x2000
200023f0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200023fa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200023fc:	68fb      	ldr	r3, [r7, #12]
200023fe:	681b      	ldr	r3, [r3, #0]
20002400:	f04f 0200 	mov.w	r2, #0
20002404:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20002406:	68bb      	ldr	r3, [r7, #8]
20002408:	2b00      	cmp	r3, #0
2000240a:	d021      	beq.n	20002450 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
2000240c:	69ba      	ldr	r2, [r7, #24]
2000240e:	68bb      	ldr	r3, [r7, #8]
20002410:	fbb2 f3f3 	udiv	r3, r2, r3
20002414:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20002416:	69fb      	ldr	r3, [r7, #28]
20002418:	f003 0308 	and.w	r3, r3, #8
2000241c:	2b00      	cmp	r3, #0
2000241e:	d006      	beq.n	2000242e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20002420:	69fb      	ldr	r3, [r7, #28]
20002422:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002426:	f103 0301 	add.w	r3, r3, #1
2000242a:	61fb      	str	r3, [r7, #28]
2000242c:	e003      	b.n	20002436 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000242e:	69fb      	ldr	r3, [r7, #28]
20002430:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002434:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002436:	69fa      	ldr	r2, [r7, #28]
20002438:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000243c:	429a      	cmp	r2, r3
2000243e:	d900      	bls.n	20002442 <MSS_UART_init+0x15a>
20002440:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20002442:	69fa      	ldr	r2, [r7, #28]
20002444:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002448:	429a      	cmp	r2, r3
2000244a:	d801      	bhi.n	20002450 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
2000244c:	69fb      	ldr	r3, [r7, #28]
2000244e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20002450:	68fb      	ldr	r3, [r7, #12]
20002452:	685b      	ldr	r3, [r3, #4]
20002454:	f04f 0201 	mov.w	r2, #1
20002458:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
2000245c:	68fb      	ldr	r3, [r7, #12]
2000245e:	681b      	ldr	r3, [r3, #0]
20002460:	8afa      	ldrh	r2, [r7, #22]
20002462:	ea4f 2212 	mov.w	r2, r2, lsr #8
20002466:	b292      	uxth	r2, r2
20002468:	b2d2      	uxtb	r2, r2
2000246a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000246c:	68fb      	ldr	r3, [r7, #12]
2000246e:	681b      	ldr	r3, [r3, #0]
20002470:	8afa      	ldrh	r2, [r7, #22]
20002472:	b2d2      	uxtb	r2, r2
20002474:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002476:	68fb      	ldr	r3, [r7, #12]
20002478:	685b      	ldr	r3, [r3, #4]
2000247a:	f04f 0200 	mov.w	r2, #0
2000247e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20002482:	68fb      	ldr	r3, [r7, #12]
20002484:	681b      	ldr	r3, [r3, #0]
20002486:	79fa      	ldrb	r2, [r7, #7]
20002488:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
2000248a:	68fb      	ldr	r3, [r7, #12]
2000248c:	681b      	ldr	r3, [r3, #0]
2000248e:	f04f 020e 	mov.w	r2, #14
20002492:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002494:	68fb      	ldr	r3, [r7, #12]
20002496:	685b      	ldr	r3, [r3, #4]
20002498:	f04f 0200 	mov.w	r2, #0
2000249c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200024a0:	68fb      	ldr	r3, [r7, #12]
200024a2:	f04f 0200 	mov.w	r2, #0
200024a6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200024a8:	68fb      	ldr	r3, [r7, #12]
200024aa:	f04f 0200 	mov.w	r2, #0
200024ae:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200024b0:	68fb      	ldr	r3, [r7, #12]
200024b2:	f04f 0200 	mov.w	r2, #0
200024b6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200024b8:	68fb      	ldr	r3, [r7, #12]
200024ba:	f04f 0200 	mov.w	r2, #0
200024be:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200024c0:	68fa      	ldr	r2, [r7, #12]
200024c2:	f242 73bd 	movw	r3, #10173	; 0x27bd
200024c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024ca:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200024cc:	68fb      	ldr	r3, [r7, #12]
200024ce:	f04f 0200 	mov.w	r2, #0
200024d2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200024d4:	68fb      	ldr	r3, [r7, #12]
200024d6:	f04f 0200 	mov.w	r2, #0
200024da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200024dc:	68fb      	ldr	r3, [r7, #12]
200024de:	f04f 0200 	mov.w	r2, #0
200024e2:	729a      	strb	r2, [r3, #10]
}
200024e4:	f107 0720 	add.w	r7, r7, #32
200024e8:	46bd      	mov	sp, r7
200024ea:	bd80      	pop	{r7, pc}

200024ec <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200024ec:	b480      	push	{r7}
200024ee:	b089      	sub	sp, #36	; 0x24
200024f0:	af00      	add	r7, sp, #0
200024f2:	60f8      	str	r0, [r7, #12]
200024f4:	60b9      	str	r1, [r7, #8]
200024f6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200024f8:	f04f 0300 	mov.w	r3, #0
200024fc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200024fe:	68fa      	ldr	r2, [r7, #12]
20002500:	f24c 4310 	movw	r3, #50192	; 0xc410
20002504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002508:	429a      	cmp	r2, r3
2000250a:	d007      	beq.n	2000251c <MSS_UART_polled_tx+0x30>
2000250c:	68fa      	ldr	r2, [r7, #12]
2000250e:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
20002512:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002516:	429a      	cmp	r2, r3
20002518:	d000      	beq.n	2000251c <MSS_UART_polled_tx+0x30>
2000251a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
2000251c:	68bb      	ldr	r3, [r7, #8]
2000251e:	2b00      	cmp	r3, #0
20002520:	d100      	bne.n	20002524 <MSS_UART_polled_tx+0x38>
20002522:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20002524:	687b      	ldr	r3, [r7, #4]
20002526:	2b00      	cmp	r3, #0
20002528:	d100      	bne.n	2000252c <MSS_UART_polled_tx+0x40>
2000252a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000252c:	68fa      	ldr	r2, [r7, #12]
2000252e:	f24c 4310 	movw	r3, #50192	; 0xc410
20002532:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002536:	429a      	cmp	r2, r3
20002538:	d006      	beq.n	20002548 <MSS_UART_polled_tx+0x5c>
2000253a:	68fa      	ldr	r2, [r7, #12]
2000253c:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
20002540:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002544:	429a      	cmp	r2, r3
20002546:	d13d      	bne.n	200025c4 <MSS_UART_polled_tx+0xd8>
20002548:	68bb      	ldr	r3, [r7, #8]
2000254a:	2b00      	cmp	r3, #0
2000254c:	d03a      	beq.n	200025c4 <MSS_UART_polled_tx+0xd8>
2000254e:	687b      	ldr	r3, [r7, #4]
20002550:	2b00      	cmp	r3, #0
20002552:	d037      	beq.n	200025c4 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002554:	68fb      	ldr	r3, [r7, #12]
20002556:	681b      	ldr	r3, [r3, #0]
20002558:	7d1b      	ldrb	r3, [r3, #20]
2000255a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
2000255c:	68fb      	ldr	r3, [r7, #12]
2000255e:	7a9a      	ldrb	r2, [r3, #10]
20002560:	7efb      	ldrb	r3, [r7, #27]
20002562:	ea42 0303 	orr.w	r3, r2, r3
20002566:	b2da      	uxtb	r2, r3
20002568:	68fb      	ldr	r3, [r7, #12]
2000256a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
2000256c:	7efb      	ldrb	r3, [r7, #27]
2000256e:	f003 0320 	and.w	r3, r3, #32
20002572:	2b00      	cmp	r3, #0
20002574:	d023      	beq.n	200025be <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002576:	f04f 0310 	mov.w	r3, #16
2000257a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
2000257c:	687b      	ldr	r3, [r7, #4]
2000257e:	2b0f      	cmp	r3, #15
20002580:	d801      	bhi.n	20002586 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20002582:	687b      	ldr	r3, [r7, #4]
20002584:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002586:	f04f 0300 	mov.w	r3, #0
2000258a:	617b      	str	r3, [r7, #20]
2000258c:	e00e      	b.n	200025ac <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000258e:	68fb      	ldr	r3, [r7, #12]
20002590:	681b      	ldr	r3, [r3, #0]
20002592:	68b9      	ldr	r1, [r7, #8]
20002594:	693a      	ldr	r2, [r7, #16]
20002596:	440a      	add	r2, r1
20002598:	7812      	ldrb	r2, [r2, #0]
2000259a:	701a      	strb	r2, [r3, #0]
2000259c:	693b      	ldr	r3, [r7, #16]
2000259e:	f103 0301 	add.w	r3, r3, #1
200025a2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200025a4:	697b      	ldr	r3, [r7, #20]
200025a6:	f103 0301 	add.w	r3, r3, #1
200025aa:	617b      	str	r3, [r7, #20]
200025ac:	697a      	ldr	r2, [r7, #20]
200025ae:	69fb      	ldr	r3, [r7, #28]
200025b0:	429a      	cmp	r2, r3
200025b2:	d3ec      	bcc.n	2000258e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200025b4:	687a      	ldr	r2, [r7, #4]
200025b6:	697b      	ldr	r3, [r7, #20]
200025b8:	ebc3 0302 	rsb	r3, r3, r2
200025bc:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200025be:	687b      	ldr	r3, [r7, #4]
200025c0:	2b00      	cmp	r3, #0
200025c2:	d1c7      	bne.n	20002554 <MSS_UART_polled_tx+0x68>
    }
}
200025c4:	f107 0724 	add.w	r7, r7, #36	; 0x24
200025c8:	46bd      	mov	sp, r7
200025ca:	bc80      	pop	{r7}
200025cc:	4770      	bx	lr
200025ce:	bf00      	nop

200025d0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
200025d0:	b480      	push	{r7}
200025d2:	b087      	sub	sp, #28
200025d4:	af00      	add	r7, sp, #0
200025d6:	6078      	str	r0, [r7, #4]
200025d8:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
200025da:	f04f 0300 	mov.w	r3, #0
200025de:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200025e0:	687a      	ldr	r2, [r7, #4]
200025e2:	f24c 4310 	movw	r3, #50192	; 0xc410
200025e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ea:	429a      	cmp	r2, r3
200025ec:	d007      	beq.n	200025fe <MSS_UART_polled_tx_string+0x2e>
200025ee:	687a      	ldr	r2, [r7, #4]
200025f0:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
200025f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025f8:	429a      	cmp	r2, r3
200025fa:	d000      	beq.n	200025fe <MSS_UART_polled_tx_string+0x2e>
200025fc:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200025fe:	683b      	ldr	r3, [r7, #0]
20002600:	2b00      	cmp	r3, #0
20002602:	d100      	bne.n	20002606 <MSS_UART_polled_tx_string+0x36>
20002604:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002606:	687a      	ldr	r2, [r7, #4]
20002608:	f24c 4310 	movw	r3, #50192	; 0xc410
2000260c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002610:	429a      	cmp	r2, r3
20002612:	d006      	beq.n	20002622 <MSS_UART_polled_tx_string+0x52>
20002614:	687a      	ldr	r2, [r7, #4]
20002616:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
2000261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000261e:	429a      	cmp	r2, r3
20002620:	d138      	bne.n	20002694 <MSS_UART_polled_tx_string+0xc4>
20002622:	683b      	ldr	r3, [r7, #0]
20002624:	2b00      	cmp	r3, #0
20002626:	d035      	beq.n	20002694 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002628:	683a      	ldr	r2, [r7, #0]
2000262a:	68bb      	ldr	r3, [r7, #8]
2000262c:	4413      	add	r3, r2
2000262e:	781b      	ldrb	r3, [r3, #0]
20002630:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20002632:	e02c      	b.n	2000268e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20002634:	687b      	ldr	r3, [r7, #4]
20002636:	681b      	ldr	r3, [r3, #0]
20002638:	7d1b      	ldrb	r3, [r3, #20]
2000263a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
2000263c:	687b      	ldr	r3, [r7, #4]
2000263e:	7a9a      	ldrb	r2, [r3, #10]
20002640:	7dfb      	ldrb	r3, [r7, #23]
20002642:	ea42 0303 	orr.w	r3, r2, r3
20002646:	b2da      	uxtb	r2, r3
20002648:	687b      	ldr	r3, [r7, #4]
2000264a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
2000264c:	7dfb      	ldrb	r3, [r7, #23]
2000264e:	f003 0320 	and.w	r3, r3, #32
20002652:	2b00      	cmp	r3, #0
20002654:	d0ee      	beq.n	20002634 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20002656:	f04f 0300 	mov.w	r3, #0
2000265a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000265c:	e011      	b.n	20002682 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000265e:	687b      	ldr	r3, [r7, #4]
20002660:	681b      	ldr	r3, [r3, #0]
20002662:	693a      	ldr	r2, [r7, #16]
20002664:	b2d2      	uxtb	r2, r2
20002666:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002668:	68fb      	ldr	r3, [r7, #12]
2000266a:	f103 0301 	add.w	r3, r3, #1
2000266e:	60fb      	str	r3, [r7, #12]
                char_idx++;
20002670:	68bb      	ldr	r3, [r7, #8]
20002672:	f103 0301 	add.w	r3, r3, #1
20002676:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002678:	683a      	ldr	r2, [r7, #0]
2000267a:	68bb      	ldr	r3, [r7, #8]
2000267c:	4413      	add	r3, r2
2000267e:	781b      	ldrb	r3, [r3, #0]
20002680:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002682:	693b      	ldr	r3, [r7, #16]
20002684:	2b00      	cmp	r3, #0
20002686:	d002      	beq.n	2000268e <MSS_UART_polled_tx_string+0xbe>
20002688:	68fb      	ldr	r3, [r7, #12]
2000268a:	2b0f      	cmp	r3, #15
2000268c:	d9e7      	bls.n	2000265e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000268e:	693b      	ldr	r3, [r7, #16]
20002690:	2b00      	cmp	r3, #0
20002692:	d1cf      	bne.n	20002634 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20002694:	f107 071c 	add.w	r7, r7, #28
20002698:	46bd      	mov	sp, r7
2000269a:	bc80      	pop	{r7}
2000269c:	4770      	bx	lr
2000269e:	bf00      	nop

200026a0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200026a0:	b580      	push	{r7, lr}
200026a2:	b084      	sub	sp, #16
200026a4:	af00      	add	r7, sp, #0
200026a6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200026a8:	687a      	ldr	r2, [r7, #4]
200026aa:	f24c 4310 	movw	r3, #50192	; 0xc410
200026ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026b2:	429a      	cmp	r2, r3
200026b4:	d007      	beq.n	200026c6 <MSS_UART_isr+0x26>
200026b6:	687a      	ldr	r2, [r7, #4]
200026b8:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
200026bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026c0:	429a      	cmp	r2, r3
200026c2:	d000      	beq.n	200026c6 <MSS_UART_isr+0x26>
200026c4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200026c6:	687a      	ldr	r2, [r7, #4]
200026c8:	f24c 4310 	movw	r3, #50192	; 0xc410
200026cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026d0:	429a      	cmp	r2, r3
200026d2:	d006      	beq.n	200026e2 <MSS_UART_isr+0x42>
200026d4:	687a      	ldr	r2, [r7, #4]
200026d6:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
200026da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026de:	429a      	cmp	r2, r3
200026e0:	d167      	bne.n	200027b2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200026e2:	687b      	ldr	r3, [r7, #4]
200026e4:	681b      	ldr	r3, [r3, #0]
200026e6:	7a1b      	ldrb	r3, [r3, #8]
200026e8:	b2db      	uxtb	r3, r3
200026ea:	f003 030f 	and.w	r3, r3, #15
200026ee:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200026f0:	7bfb      	ldrb	r3, [r7, #15]
200026f2:	2b0c      	cmp	r3, #12
200026f4:	d854      	bhi.n	200027a0 <MSS_UART_isr+0x100>
200026f6:	a201      	add	r2, pc, #4	; (adr r2, 200026fc <MSS_UART_isr+0x5c>)
200026f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200026fc:	20002731 	.word	0x20002731
20002700:	200027a1 	.word	0x200027a1
20002704:	2000274d 	.word	0x2000274d
20002708:	200027a1 	.word	0x200027a1
2000270c:	20002769 	.word	0x20002769
20002710:	200027a1 	.word	0x200027a1
20002714:	20002785 	.word	0x20002785
20002718:	200027a1 	.word	0x200027a1
2000271c:	200027a1 	.word	0x200027a1
20002720:	200027a1 	.word	0x200027a1
20002724:	200027a1 	.word	0x200027a1
20002728:	200027a1 	.word	0x200027a1
2000272c:	20002769 	.word	0x20002769
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20002730:	687b      	ldr	r3, [r7, #4]
20002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002734:	2b00      	cmp	r3, #0
20002736:	d100      	bne.n	2000273a <MSS_UART_isr+0x9a>
20002738:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000273a:	687b      	ldr	r3, [r7, #4]
2000273c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000273e:	2b00      	cmp	r3, #0
20002740:	d030      	beq.n	200027a4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20002742:	687b      	ldr	r3, [r7, #4]
20002744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002746:	6878      	ldr	r0, [r7, #4]
20002748:	4798      	blx	r3
                }
            }
            break;
2000274a:	e032      	b.n	200027b2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000274c:	687b      	ldr	r3, [r7, #4]
2000274e:	6a1b      	ldr	r3, [r3, #32]
20002750:	2b00      	cmp	r3, #0
20002752:	d100      	bne.n	20002756 <MSS_UART_isr+0xb6>
20002754:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002756:	687b      	ldr	r3, [r7, #4]
20002758:	6a1b      	ldr	r3, [r3, #32]
2000275a:	2b00      	cmp	r3, #0
2000275c:	d024      	beq.n	200027a8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000275e:	687b      	ldr	r3, [r7, #4]
20002760:	6a1b      	ldr	r3, [r3, #32]
20002762:	6878      	ldr	r0, [r7, #4]
20002764:	4798      	blx	r3
                }
            }
            break;
20002766:	e024      	b.n	200027b2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002768:	687b      	ldr	r3, [r7, #4]
2000276a:	69db      	ldr	r3, [r3, #28]
2000276c:	2b00      	cmp	r3, #0
2000276e:	d100      	bne.n	20002772 <MSS_UART_isr+0xd2>
20002770:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20002772:	687b      	ldr	r3, [r7, #4]
20002774:	69db      	ldr	r3, [r3, #28]
20002776:	2b00      	cmp	r3, #0
20002778:	d018      	beq.n	200027ac <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000277a:	687b      	ldr	r3, [r7, #4]
2000277c:	69db      	ldr	r3, [r3, #28]
2000277e:	6878      	ldr	r0, [r7, #4]
20002780:	4798      	blx	r3
                }
            }
            break;
20002782:	e016      	b.n	200027b2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002784:	687b      	ldr	r3, [r7, #4]
20002786:	699b      	ldr	r3, [r3, #24]
20002788:	2b00      	cmp	r3, #0
2000278a:	d100      	bne.n	2000278e <MSS_UART_isr+0xee>
2000278c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000278e:	687b      	ldr	r3, [r7, #4]
20002790:	699b      	ldr	r3, [r3, #24]
20002792:	2b00      	cmp	r3, #0
20002794:	d00c      	beq.n	200027b0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20002796:	687b      	ldr	r3, [r7, #4]
20002798:	699b      	ldr	r3, [r3, #24]
2000279a:	6878      	ldr	r0, [r7, #4]
2000279c:	4798      	blx	r3
                }
            }
            break;
2000279e:	e008      	b.n	200027b2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200027a0:	be00      	bkpt	0x0000
200027a2:	e006      	b.n	200027b2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
200027a4:	bf00      	nop
200027a6:	e004      	b.n	200027b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200027a8:	bf00      	nop
200027aa:	e002      	b.n	200027b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200027ac:	bf00      	nop
200027ae:	e000      	b.n	200027b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200027b0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200027b2:	f107 0710 	add.w	r7, r7, #16
200027b6:	46bd      	mov	sp, r7
200027b8:	bd80      	pop	{r7, pc}
200027ba:	bf00      	nop

200027bc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200027bc:	b480      	push	{r7}
200027be:	b087      	sub	sp, #28
200027c0:	af00      	add	r7, sp, #0
200027c2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200027c4:	687a      	ldr	r2, [r7, #4]
200027c6:	f24c 4310 	movw	r3, #50192	; 0xc410
200027ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ce:	429a      	cmp	r2, r3
200027d0:	d007      	beq.n	200027e2 <default_tx_handler+0x26>
200027d2:	687a      	ldr	r2, [r7, #4]
200027d4:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
200027d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027dc:	429a      	cmp	r2, r3
200027de:	d000      	beq.n	200027e2 <default_tx_handler+0x26>
200027e0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200027e2:	687b      	ldr	r3, [r7, #4]
200027e4:	68db      	ldr	r3, [r3, #12]
200027e6:	2b00      	cmp	r3, #0
200027e8:	d100      	bne.n	200027ec <default_tx_handler+0x30>
200027ea:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200027ec:	687b      	ldr	r3, [r7, #4]
200027ee:	691b      	ldr	r3, [r3, #16]
200027f0:	2b00      	cmp	r3, #0
200027f2:	d100      	bne.n	200027f6 <default_tx_handler+0x3a>
200027f4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200027f6:	687a      	ldr	r2, [r7, #4]
200027f8:	f24c 4310 	movw	r3, #50192	; 0xc410
200027fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002800:	429a      	cmp	r2, r3
20002802:	d006      	beq.n	20002812 <default_tx_handler+0x56>
20002804:	687a      	ldr	r2, [r7, #4]
20002806:	f24c 33e8 	movw	r3, #50152	; 0xc3e8
2000280a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000280e:	429a      	cmp	r2, r3
20002810:	d152      	bne.n	200028b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20002812:	687b      	ldr	r3, [r7, #4]
20002814:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002816:	2b00      	cmp	r3, #0
20002818:	d04e      	beq.n	200028b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
2000281a:	687b      	ldr	r3, [r7, #4]
2000281c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000281e:	2b00      	cmp	r3, #0
20002820:	d04a      	beq.n	200028b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	681b      	ldr	r3, [r3, #0]
20002826:	7d1b      	ldrb	r3, [r3, #20]
20002828:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000282a:	687b      	ldr	r3, [r7, #4]
2000282c:	7a9a      	ldrb	r2, [r3, #10]
2000282e:	7afb      	ldrb	r3, [r7, #11]
20002830:	ea42 0303 	orr.w	r3, r2, r3
20002834:	b2da      	uxtb	r2, r3
20002836:	687b      	ldr	r3, [r7, #4]
20002838:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000283a:	7afb      	ldrb	r3, [r7, #11]
2000283c:	f003 0320 	and.w	r3, r3, #32
20002840:	2b00      	cmp	r3, #0
20002842:	d029      	beq.n	20002898 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20002844:	f04f 0310 	mov.w	r3, #16
20002848:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000284a:	687b      	ldr	r3, [r7, #4]
2000284c:	691a      	ldr	r2, [r3, #16]
2000284e:	687b      	ldr	r3, [r7, #4]
20002850:	695b      	ldr	r3, [r3, #20]
20002852:	ebc3 0302 	rsb	r3, r3, r2
20002856:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002858:	697b      	ldr	r3, [r7, #20]
2000285a:	2b0f      	cmp	r3, #15
2000285c:	d801      	bhi.n	20002862 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000285e:	697b      	ldr	r3, [r7, #20]
20002860:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002862:	f04f 0300 	mov.w	r3, #0
20002866:	60fb      	str	r3, [r7, #12]
20002868:	e012      	b.n	20002890 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000286a:	687b      	ldr	r3, [r7, #4]
2000286c:	681b      	ldr	r3, [r3, #0]
2000286e:	687a      	ldr	r2, [r7, #4]
20002870:	68d1      	ldr	r1, [r2, #12]
20002872:	687a      	ldr	r2, [r7, #4]
20002874:	6952      	ldr	r2, [r2, #20]
20002876:	440a      	add	r2, r1
20002878:	7812      	ldrb	r2, [r2, #0]
2000287a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000287c:	687b      	ldr	r3, [r7, #4]
2000287e:	695b      	ldr	r3, [r3, #20]
20002880:	f103 0201 	add.w	r2, r3, #1
20002884:	687b      	ldr	r3, [r7, #4]
20002886:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002888:	68fb      	ldr	r3, [r7, #12]
2000288a:	f103 0301 	add.w	r3, r3, #1
2000288e:	60fb      	str	r3, [r7, #12]
20002890:	68fa      	ldr	r2, [r7, #12]
20002892:	693b      	ldr	r3, [r7, #16]
20002894:	429a      	cmp	r2, r3
20002896:	d3e8      	bcc.n	2000286a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002898:	687b      	ldr	r3, [r7, #4]
2000289a:	695a      	ldr	r2, [r3, #20]
2000289c:	687b      	ldr	r3, [r7, #4]
2000289e:	691b      	ldr	r3, [r3, #16]
200028a0:	429a      	cmp	r2, r3
200028a2:	d109      	bne.n	200028b8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200028a4:	687b      	ldr	r3, [r7, #4]
200028a6:	f04f 0200 	mov.w	r2, #0
200028aa:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200028ac:	687b      	ldr	r3, [r7, #4]
200028ae:	685b      	ldr	r3, [r3, #4]
200028b0:	f04f 0200 	mov.w	r2, #0
200028b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200028b8:	f107 071c 	add.w	r7, r7, #28
200028bc:	46bd      	mov	sp, r7
200028be:	bc80      	pop	{r7}
200028c0:	4770      	bx	lr
200028c2:	bf00      	nop

200028c4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200028c4:	4668      	mov	r0, sp
200028c6:	f020 0107 	bic.w	r1, r0, #7
200028ca:	468d      	mov	sp, r1
200028cc:	b589      	push	{r0, r3, r7, lr}
200028ce:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200028d0:	f24c 4010 	movw	r0, #50192	; 0xc410
200028d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028d8:	f7ff fee2 	bl	200026a0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200028dc:	f04f 000a 	mov.w	r0, #10
200028e0:	f7ff fce4 	bl	200022ac <NVIC_ClearPendingIRQ>
}
200028e4:	46bd      	mov	sp, r7
200028e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028ea:	4685      	mov	sp, r0
200028ec:	4770      	bx	lr
200028ee:	bf00      	nop

200028f0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200028f0:	4668      	mov	r0, sp
200028f2:	f020 0107 	bic.w	r1, r0, #7
200028f6:	468d      	mov	sp, r1
200028f8:	b589      	push	{r0, r3, r7, lr}
200028fa:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200028fc:	f24c 30e8 	movw	r0, #50152	; 0xc3e8
20002900:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002904:	f7ff fecc 	bl	200026a0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20002908:	f04f 000b 	mov.w	r0, #11
2000290c:	f7ff fcce 	bl	200022ac <NVIC_ClearPendingIRQ>
}
20002910:	46bd      	mov	sp, r7
20002912:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002916:	4685      	mov	sp, r0
20002918:	4770      	bx	lr
2000291a:	bf00      	nop

2000291c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000291c:	b480      	push	{r7}
2000291e:	b083      	sub	sp, #12
20002920:	af00      	add	r7, sp, #0
20002922:	4603      	mov	r3, r0
20002924:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002926:	f24e 1300 	movw	r3, #57600	; 0xe100
2000292a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000292e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002932:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002936:	88f9      	ldrh	r1, [r7, #6]
20002938:	f001 011f 	and.w	r1, r1, #31
2000293c:	f04f 0001 	mov.w	r0, #1
20002940:	fa00 f101 	lsl.w	r1, r0, r1
20002944:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002948:	f107 070c 	add.w	r7, r7, #12
2000294c:	46bd      	mov	sp, r7
2000294e:	bc80      	pop	{r7}
20002950:	4770      	bx	lr
20002952:	bf00      	nop

20002954 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002954:	b480      	push	{r7}
20002956:	b083      	sub	sp, #12
20002958:	af00      	add	r7, sp, #0
2000295a:	4603      	mov	r3, r0
2000295c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000295e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002962:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002966:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000296a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000296e:	88f9      	ldrh	r1, [r7, #6]
20002970:	f001 011f 	and.w	r1, r1, #31
20002974:	f04f 0001 	mov.w	r0, #1
20002978:	fa00 f101 	lsl.w	r1, r0, r1
2000297c:	f102 0220 	add.w	r2, r2, #32
20002980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002984:	f107 070c 	add.w	r7, r7, #12
20002988:	46bd      	mov	sp, r7
2000298a:	bc80      	pop	{r7}
2000298c:	4770      	bx	lr
2000298e:	bf00      	nop

20002990 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002990:	b480      	push	{r7}
20002992:	b083      	sub	sp, #12
20002994:	af00      	add	r7, sp, #0
20002996:	4603      	mov	r3, r0
20002998:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000299a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000299e:	f2ce 0300 	movt	r3, #57344	; 0xe000
200029a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200029a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200029aa:	88f9      	ldrh	r1, [r7, #6]
200029ac:	f001 011f 	and.w	r1, r1, #31
200029b0:	f04f 0001 	mov.w	r0, #1
200029b4:	fa00 f101 	lsl.w	r1, r0, r1
200029b8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200029bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200029c0:	f107 070c 	add.w	r7, r7, #12
200029c4:	46bd      	mov	sp, r7
200029c6:	bc80      	pop	{r7}
200029c8:	4770      	bx	lr
200029ca:	bf00      	nop

200029cc <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200029cc:	b580      	push	{r7, lr}
200029ce:	b084      	sub	sp, #16
200029d0:	af00      	add	r7, sp, #0
200029d2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200029d4:	687a      	ldr	r2, [r7, #4]
200029d6:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
200029da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029de:	429a      	cmp	r2, r3
200029e0:	d007      	beq.n	200029f2 <MSS_SPI_init+0x26>
200029e2:	687a      	ldr	r2, [r7, #4]
200029e4:	f24c 4338 	movw	r3, #50232	; 0xc438
200029e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029ec:	429a      	cmp	r2, r3
200029ee:	d000      	beq.n	200029f2 <MSS_SPI_init+0x26>
200029f0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200029f2:	687b      	ldr	r3, [r7, #4]
200029f4:	889b      	ldrh	r3, [r3, #4]
200029f6:	b21b      	sxth	r3, r3
200029f8:	4618      	mov	r0, r3
200029fa:	f7ff ffab 	bl	20002954 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200029fe:	6878      	ldr	r0, [r7, #4]
20002a00:	f04f 0100 	mov.w	r1, #0
20002a04:	f04f 0284 	mov.w	r2, #132	; 0x84
20002a08:	f002 f95e 	bl	20004cc8 <memset>
    
    this_spi->cmd_done = 1u;
20002a0c:	687b      	ldr	r3, [r7, #4]
20002a0e:	f04f 0201 	mov.w	r2, #1
20002a12:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002a14:	f04f 0300 	mov.w	r3, #0
20002a18:	81fb      	strh	r3, [r7, #14]
20002a1a:	e00d      	b.n	20002a38 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002a1c:	89fb      	ldrh	r3, [r7, #14]
20002a1e:	687a      	ldr	r2, [r7, #4]
20002a20:	f103 0306 	add.w	r3, r3, #6
20002a24:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002a28:	4413      	add	r3, r2
20002a2a:	f04f 32ff 	mov.w	r2, #4294967295
20002a2e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002a30:	89fb      	ldrh	r3, [r7, #14]
20002a32:	f103 0301 	add.w	r3, r3, #1
20002a36:	81fb      	strh	r3, [r7, #14]
20002a38:	89fb      	ldrh	r3, [r7, #14]
20002a3a:	2b07      	cmp	r3, #7
20002a3c:	d9ee      	bls.n	20002a1c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002a3e:	687a      	ldr	r2, [r7, #4]
20002a40:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
20002a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a48:	429a      	cmp	r2, r3
20002a4a:	d126      	bne.n	20002a9a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002a4c:	687a      	ldr	r2, [r7, #4]
20002a4e:	f241 0300 	movw	r3, #4096	; 0x1000
20002a52:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002a56:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002a58:	687b      	ldr	r3, [r7, #4]
20002a5a:	f04f 020c 	mov.w	r2, #12
20002a5e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002a60:	f242 0300 	movw	r3, #8192	; 0x2000
20002a64:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a68:	f242 0200 	movw	r2, #8192	; 0x2000
20002a6c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a70:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002a76:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002a78:	f04f 000c 	mov.w	r0, #12
20002a7c:	f7ff ff88 	bl	20002990 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002a80:	f242 0300 	movw	r3, #8192	; 0x2000
20002a84:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a88:	f242 0200 	movw	r2, #8192	; 0x2000
20002a8c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a90:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a92:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002a96:	631a      	str	r2, [r3, #48]	; 0x30
20002a98:	e025      	b.n	20002ae6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002a9a:	687a      	ldr	r2, [r7, #4]
20002a9c:	f241 0300 	movw	r3, #4096	; 0x1000
20002aa0:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002aa4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002aa6:	687b      	ldr	r3, [r7, #4]
20002aa8:	f04f 020d 	mov.w	r2, #13
20002aac:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002aae:	f242 0300 	movw	r3, #8192	; 0x2000
20002ab2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ab6:	f242 0200 	movw	r2, #8192	; 0x2000
20002aba:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002abe:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002ac0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002ac4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002ac6:	f04f 000d 	mov.w	r0, #13
20002aca:	f7ff ff61 	bl	20002990 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002ace:	f242 0300 	movw	r3, #8192	; 0x2000
20002ad2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ad6:	f242 0200 	movw	r2, #8192	; 0x2000
20002ada:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002ade:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002ae0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002ae4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002ae6:	687b      	ldr	r3, [r7, #4]
20002ae8:	681b      	ldr	r3, [r3, #0]
20002aea:	687a      	ldr	r2, [r7, #4]
20002aec:	6812      	ldr	r2, [r2, #0]
20002aee:	6812      	ldr	r2, [r2, #0]
20002af0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002af4:	601a      	str	r2, [r3, #0]
}
20002af6:	f107 0710 	add.w	r7, r7, #16
20002afa:	46bd      	mov	sp, r7
20002afc:	bd80      	pop	{r7, pc}
20002afe:	bf00      	nop

20002b00 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002b00:	b580      	push	{r7, lr}
20002b02:	b08a      	sub	sp, #40	; 0x28
20002b04:	af00      	add	r7, sp, #0
20002b06:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002b08:	687b      	ldr	r3, [r7, #4]
20002b0a:	681b      	ldr	r3, [r3, #0]
20002b0c:	681b      	ldr	r3, [r3, #0]
20002b0e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002b10:	687b      	ldr	r3, [r7, #4]
20002b12:	681b      	ldr	r3, [r3, #0]
20002b14:	699b      	ldr	r3, [r3, #24]
20002b16:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002b18:	687b      	ldr	r3, [r7, #4]
20002b1a:	681b      	ldr	r3, [r3, #0]
20002b1c:	685b      	ldr	r3, [r3, #4]
20002b1e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002b20:	687b      	ldr	r3, [r7, #4]
20002b22:	681b      	ldr	r3, [r3, #0]
20002b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002b26:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002b28:	687b      	ldr	r3, [r7, #4]
20002b2a:	681b      	ldr	r3, [r3, #0]
20002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002b2e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002b30:	687b      	ldr	r3, [r7, #4]
20002b32:	681b      	ldr	r3, [r3, #0]
20002b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002b36:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002b38:	687b      	ldr	r3, [r7, #4]
20002b3a:	681b      	ldr	r3, [r3, #0]
20002b3c:	69db      	ldr	r3, [r3, #28]
20002b3e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002b40:	687a      	ldr	r2, [r7, #4]
20002b42:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
20002b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b4a:	429a      	cmp	r2, r3
20002b4c:	d12e      	bne.n	20002bac <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002b4e:	687a      	ldr	r2, [r7, #4]
20002b50:	f241 0300 	movw	r3, #4096	; 0x1000
20002b54:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002b58:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002b5a:	687b      	ldr	r3, [r7, #4]
20002b5c:	f04f 020c 	mov.w	r2, #12
20002b60:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002b62:	f242 0300 	movw	r3, #8192	; 0x2000
20002b66:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b6a:	f242 0200 	movw	r2, #8192	; 0x2000
20002b6e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b72:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002b78:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002b7a:	f04f 000c 	mov.w	r0, #12
20002b7e:	f7ff ff07 	bl	20002990 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002b82:	f242 0300 	movw	r3, #8192	; 0x2000
20002b86:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b8a:	f242 0200 	movw	r2, #8192	; 0x2000
20002b8e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b92:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002b98:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002b9a:	687b      	ldr	r3, [r7, #4]
20002b9c:	681b      	ldr	r3, [r3, #0]
20002b9e:	687a      	ldr	r2, [r7, #4]
20002ba0:	6812      	ldr	r2, [r2, #0]
20002ba2:	6812      	ldr	r2, [r2, #0]
20002ba4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002ba8:	601a      	str	r2, [r3, #0]
20002baa:	e02d      	b.n	20002c08 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002bac:	687a      	ldr	r2, [r7, #4]
20002bae:	f241 0300 	movw	r3, #4096	; 0x1000
20002bb2:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002bb6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002bb8:	687b      	ldr	r3, [r7, #4]
20002bba:	f04f 020d 	mov.w	r2, #13
20002bbe:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002bc0:	f242 0300 	movw	r3, #8192	; 0x2000
20002bc4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002bc8:	f242 0200 	movw	r2, #8192	; 0x2000
20002bcc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002bd0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002bd2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002bd6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002bd8:	f04f 000d 	mov.w	r0, #13
20002bdc:	f7ff fed8 	bl	20002990 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002be0:	f242 0300 	movw	r3, #8192	; 0x2000
20002be4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002be8:	f242 0200 	movw	r2, #8192	; 0x2000
20002bec:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002bf0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002bf6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002bf8:	687b      	ldr	r3, [r7, #4]
20002bfa:	681b      	ldr	r3, [r3, #0]
20002bfc:	687a      	ldr	r2, [r7, #4]
20002bfe:	6812      	ldr	r2, [r2, #0]
20002c00:	6812      	ldr	r2, [r2, #0]
20002c02:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002c06:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002c08:	68fb      	ldr	r3, [r7, #12]
20002c0a:	f023 0301 	bic.w	r3, r3, #1
20002c0e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002c10:	687b      	ldr	r3, [r7, #4]
20002c12:	681b      	ldr	r3, [r3, #0]
20002c14:	68fa      	ldr	r2, [r7, #12]
20002c16:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002c18:	687b      	ldr	r3, [r7, #4]
20002c1a:	681b      	ldr	r3, [r3, #0]
20002c1c:	693a      	ldr	r2, [r7, #16]
20002c1e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002c20:	687b      	ldr	r3, [r7, #4]
20002c22:	681b      	ldr	r3, [r3, #0]
20002c24:	697a      	ldr	r2, [r7, #20]
20002c26:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002c28:	687b      	ldr	r3, [r7, #4]
20002c2a:	681b      	ldr	r3, [r3, #0]
20002c2c:	687a      	ldr	r2, [r7, #4]
20002c2e:	6812      	ldr	r2, [r2, #0]
20002c30:	6812      	ldr	r2, [r2, #0]
20002c32:	f042 0201 	orr.w	r2, r2, #1
20002c36:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002c38:	687b      	ldr	r3, [r7, #4]
20002c3a:	681b      	ldr	r3, [r3, #0]
20002c3c:	69ba      	ldr	r2, [r7, #24]
20002c3e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002c40:	687b      	ldr	r3, [r7, #4]
20002c42:	681b      	ldr	r3, [r3, #0]
20002c44:	69fa      	ldr	r2, [r7, #28]
20002c46:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002c48:	687b      	ldr	r3, [r7, #4]
20002c4a:	681b      	ldr	r3, [r3, #0]
20002c4c:	6a3a      	ldr	r2, [r7, #32]
20002c4e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002c50:	687b      	ldr	r3, [r7, #4]
20002c52:	681b      	ldr	r3, [r3, #0]
20002c54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002c56:	61da      	str	r2, [r3, #28]
}
20002c58:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002c5c:	46bd      	mov	sp, r7
20002c5e:	bd80      	pop	{r7, pc}

20002c60 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002c60:	b580      	push	{r7, lr}
20002c62:	b084      	sub	sp, #16
20002c64:	af00      	add	r7, sp, #0
20002c66:	60f8      	str	r0, [r7, #12]
20002c68:	607a      	str	r2, [r7, #4]
20002c6a:	460a      	mov	r2, r1
20002c6c:	72fa      	strb	r2, [r7, #11]
20002c6e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002c70:	68fa      	ldr	r2, [r7, #12]
20002c72:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
20002c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c7a:	429a      	cmp	r2, r3
20002c7c:	d007      	beq.n	20002c8e <MSS_SPI_configure_master_mode+0x2e>
20002c7e:	68fa      	ldr	r2, [r7, #12]
20002c80:	f24c 4338 	movw	r3, #50232	; 0xc438
20002c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c88:	429a      	cmp	r2, r3
20002c8a:	d000      	beq.n	20002c8e <MSS_SPI_configure_master_mode+0x2e>
20002c8c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002c8e:	7afb      	ldrb	r3, [r7, #11]
20002c90:	2b07      	cmp	r3, #7
20002c92:	d900      	bls.n	20002c96 <MSS_SPI_configure_master_mode+0x36>
20002c94:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002c96:	7e3b      	ldrb	r3, [r7, #24]
20002c98:	2b20      	cmp	r3, #32
20002c9a:	d900      	bls.n	20002c9e <MSS_SPI_configure_master_mode+0x3e>
20002c9c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002c9e:	68fb      	ldr	r3, [r7, #12]
20002ca0:	889b      	ldrh	r3, [r3, #4]
20002ca2:	b21b      	sxth	r3, r3
20002ca4:	4618      	mov	r0, r3
20002ca6:	f7ff fe55 	bl	20002954 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002caa:	68fb      	ldr	r3, [r7, #12]
20002cac:	f04f 0200 	mov.w	r2, #0
20002cb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002cb4:	68fb      	ldr	r3, [r7, #12]
20002cb6:	681b      	ldr	r3, [r3, #0]
20002cb8:	68fa      	ldr	r2, [r7, #12]
20002cba:	6812      	ldr	r2, [r2, #0]
20002cbc:	6812      	ldr	r2, [r2, #0]
20002cbe:	f022 0201 	bic.w	r2, r2, #1
20002cc2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002cc4:	68fb      	ldr	r3, [r7, #12]
20002cc6:	681b      	ldr	r3, [r3, #0]
20002cc8:	68fa      	ldr	r2, [r7, #12]
20002cca:	6812      	ldr	r2, [r2, #0]
20002ccc:	6812      	ldr	r2, [r2, #0]
20002cce:	f042 0202 	orr.w	r2, r2, #2
20002cd2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002cd4:	68fb      	ldr	r3, [r7, #12]
20002cd6:	681b      	ldr	r3, [r3, #0]
20002cd8:	68fa      	ldr	r2, [r7, #12]
20002cda:	6812      	ldr	r2, [r2, #0]
20002cdc:	6812      	ldr	r2, [r2, #0]
20002cde:	f042 0201 	orr.w	r2, r2, #1
20002ce2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002ce4:	7afb      	ldrb	r3, [r7, #11]
20002ce6:	2b07      	cmp	r3, #7
20002ce8:	d83f      	bhi.n	20002d6a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002cea:	687b      	ldr	r3, [r7, #4]
20002cec:	2b00      	cmp	r3, #0
20002cee:	d00b      	beq.n	20002d08 <MSS_SPI_configure_master_mode+0xa8>
20002cf0:	687b      	ldr	r3, [r7, #4]
20002cf2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002cf6:	d007      	beq.n	20002d08 <MSS_SPI_configure_master_mode+0xa8>
20002cf8:	687b      	ldr	r3, [r7, #4]
20002cfa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002cfe:	d003      	beq.n	20002d08 <MSS_SPI_configure_master_mode+0xa8>
20002d00:	687b      	ldr	r3, [r7, #4]
20002d02:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002d06:	d10f      	bne.n	20002d28 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002d08:	7afa      	ldrb	r2, [r7, #11]
20002d0a:	6879      	ldr	r1, [r7, #4]
20002d0c:	f240 1302 	movw	r3, #258	; 0x102
20002d10:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002d14:	ea41 0303 	orr.w	r3, r1, r3
20002d18:	68f9      	ldr	r1, [r7, #12]
20002d1a:	f102 0206 	add.w	r2, r2, #6
20002d1e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002d22:	440a      	add	r2, r1
20002d24:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002d26:	e00e      	b.n	20002d46 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002d28:	7afa      	ldrb	r2, [r7, #11]
20002d2a:	6879      	ldr	r1, [r7, #4]
20002d2c:	f240 1302 	movw	r3, #258	; 0x102
20002d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d34:	ea41 0303 	orr.w	r3, r1, r3
20002d38:	68f9      	ldr	r1, [r7, #12]
20002d3a:	f102 0206 	add.w	r2, r2, #6
20002d3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002d42:	440a      	add	r2, r1
20002d44:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002d46:	7afb      	ldrb	r3, [r7, #11]
20002d48:	68fa      	ldr	r2, [r7, #12]
20002d4a:	f103 0306 	add.w	r3, r3, #6
20002d4e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d52:	4413      	add	r3, r2
20002d54:	7e3a      	ldrb	r2, [r7, #24]
20002d56:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002d58:	7afb      	ldrb	r3, [r7, #11]
20002d5a:	68fa      	ldr	r2, [r7, #12]
20002d5c:	f103 0306 	add.w	r3, r3, #6
20002d60:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d64:	4413      	add	r3, r2
20002d66:	78fa      	ldrb	r2, [r7, #3]
20002d68:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002d6a:	68fb      	ldr	r3, [r7, #12]
20002d6c:	889b      	ldrh	r3, [r3, #4]
20002d6e:	b21b      	sxth	r3, r3
20002d70:	4618      	mov	r0, r3
20002d72:	f7ff fdd3 	bl	2000291c <NVIC_EnableIRQ>
}
20002d76:	f107 0710 	add.w	r7, r7, #16
20002d7a:	46bd      	mov	sp, r7
20002d7c:	bd80      	pop	{r7, pc}
20002d7e:	bf00      	nop

20002d80 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002d80:	b580      	push	{r7, lr}
20002d82:	b084      	sub	sp, #16
20002d84:	af00      	add	r7, sp, #0
20002d86:	6078      	str	r0, [r7, #4]
20002d88:	460b      	mov	r3, r1
20002d8a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002d8c:	687a      	ldr	r2, [r7, #4]
20002d8e:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
20002d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d96:	429a      	cmp	r2, r3
20002d98:	d007      	beq.n	20002daa <MSS_SPI_set_slave_select+0x2a>
20002d9a:	687a      	ldr	r2, [r7, #4]
20002d9c:	f24c 4338 	movw	r3, #50232	; 0xc438
20002da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002da4:	429a      	cmp	r2, r3
20002da6:	d000      	beq.n	20002daa <MSS_SPI_set_slave_select+0x2a>
20002da8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002daa:	687b      	ldr	r3, [r7, #4]
20002dac:	681b      	ldr	r3, [r3, #0]
20002dae:	681b      	ldr	r3, [r3, #0]
20002db0:	f003 0302 	and.w	r3, r3, #2
20002db4:	2b00      	cmp	r3, #0
20002db6:	d100      	bne.n	20002dba <MSS_SPI_set_slave_select+0x3a>
20002db8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002dba:	78fb      	ldrb	r3, [r7, #3]
20002dbc:	687a      	ldr	r2, [r7, #4]
20002dbe:	f103 0306 	add.w	r3, r3, #6
20002dc2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002dc6:	4413      	add	r3, r2
20002dc8:	685b      	ldr	r3, [r3, #4]
20002dca:	f1b3 3fff 	cmp.w	r3, #4294967295
20002dce:	d100      	bne.n	20002dd2 <MSS_SPI_set_slave_select+0x52>
20002dd0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002dd2:	687b      	ldr	r3, [r7, #4]
20002dd4:	889b      	ldrh	r3, [r3, #4]
20002dd6:	b21b      	sxth	r3, r3
20002dd8:	4618      	mov	r0, r3
20002dda:	f7ff fdbb 	bl	20002954 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002dde:	687b      	ldr	r3, [r7, #4]
20002de0:	681b      	ldr	r3, [r3, #0]
20002de2:	689b      	ldr	r3, [r3, #8]
20002de4:	f003 0304 	and.w	r3, r3, #4
20002de8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002dea:	68fb      	ldr	r3, [r7, #12]
20002dec:	2b00      	cmp	r3, #0
20002dee:	d002      	beq.n	20002df6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002df0:	6878      	ldr	r0, [r7, #4]
20002df2:	f7ff fe85 	bl	20002b00 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002df6:	687b      	ldr	r3, [r7, #4]
20002df8:	681b      	ldr	r3, [r3, #0]
20002dfa:	687a      	ldr	r2, [r7, #4]
20002dfc:	6812      	ldr	r2, [r2, #0]
20002dfe:	6812      	ldr	r2, [r2, #0]
20002e00:	f022 0201 	bic.w	r2, r2, #1
20002e04:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002e06:	687b      	ldr	r3, [r7, #4]
20002e08:	681a      	ldr	r2, [r3, #0]
20002e0a:	78fb      	ldrb	r3, [r7, #3]
20002e0c:	6879      	ldr	r1, [r7, #4]
20002e0e:	f103 0306 	add.w	r3, r3, #6
20002e12:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e16:	440b      	add	r3, r1
20002e18:	685b      	ldr	r3, [r3, #4]
20002e1a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002e1c:	687b      	ldr	r3, [r7, #4]
20002e1e:	681a      	ldr	r2, [r3, #0]
20002e20:	78fb      	ldrb	r3, [r7, #3]
20002e22:	6879      	ldr	r1, [r7, #4]
20002e24:	f103 0306 	add.w	r3, r3, #6
20002e28:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e2c:	440b      	add	r3, r1
20002e2e:	7a5b      	ldrb	r3, [r3, #9]
20002e30:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002e32:	687b      	ldr	r3, [r7, #4]
20002e34:	681a      	ldr	r2, [r3, #0]
20002e36:	78fb      	ldrb	r3, [r7, #3]
20002e38:	6879      	ldr	r1, [r7, #4]
20002e3a:	f103 0306 	add.w	r3, r3, #6
20002e3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e42:	440b      	add	r3, r1
20002e44:	7a1b      	ldrb	r3, [r3, #8]
20002e46:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002e48:	687b      	ldr	r3, [r7, #4]
20002e4a:	681b      	ldr	r3, [r3, #0]
20002e4c:	687a      	ldr	r2, [r7, #4]
20002e4e:	6812      	ldr	r2, [r2, #0]
20002e50:	6812      	ldr	r2, [r2, #0]
20002e52:	f042 0201 	orr.w	r2, r2, #1
20002e56:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002e58:	687b      	ldr	r3, [r7, #4]
20002e5a:	681b      	ldr	r3, [r3, #0]
20002e5c:	687a      	ldr	r2, [r7, #4]
20002e5e:	6812      	ldr	r2, [r2, #0]
20002e60:	69d1      	ldr	r1, [r2, #28]
20002e62:	78fa      	ldrb	r2, [r7, #3]
20002e64:	f04f 0001 	mov.w	r0, #1
20002e68:	fa00 f202 	lsl.w	r2, r0, r2
20002e6c:	ea41 0202 	orr.w	r2, r1, r2
20002e70:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002e72:	687b      	ldr	r3, [r7, #4]
20002e74:	889b      	ldrh	r3, [r3, #4]
20002e76:	b21b      	sxth	r3, r3
20002e78:	4618      	mov	r0, r3
20002e7a:	f7ff fd4f 	bl	2000291c <NVIC_EnableIRQ>
}
20002e7e:	f107 0710 	add.w	r7, r7, #16
20002e82:	46bd      	mov	sp, r7
20002e84:	bd80      	pop	{r7, pc}
20002e86:	bf00      	nop

20002e88 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002e88:	b580      	push	{r7, lr}
20002e8a:	b084      	sub	sp, #16
20002e8c:	af00      	add	r7, sp, #0
20002e8e:	6078      	str	r0, [r7, #4]
20002e90:	460b      	mov	r3, r1
20002e92:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002e94:	687a      	ldr	r2, [r7, #4]
20002e96:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
20002e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e9e:	429a      	cmp	r2, r3
20002ea0:	d007      	beq.n	20002eb2 <MSS_SPI_clear_slave_select+0x2a>
20002ea2:	687a      	ldr	r2, [r7, #4]
20002ea4:	f24c 4338 	movw	r3, #50232	; 0xc438
20002ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eac:	429a      	cmp	r2, r3
20002eae:	d000      	beq.n	20002eb2 <MSS_SPI_clear_slave_select+0x2a>
20002eb0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002eb2:	687b      	ldr	r3, [r7, #4]
20002eb4:	681b      	ldr	r3, [r3, #0]
20002eb6:	681b      	ldr	r3, [r3, #0]
20002eb8:	f003 0302 	and.w	r3, r3, #2
20002ebc:	2b00      	cmp	r3, #0
20002ebe:	d100      	bne.n	20002ec2 <MSS_SPI_clear_slave_select+0x3a>
20002ec0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002ec2:	687b      	ldr	r3, [r7, #4]
20002ec4:	889b      	ldrh	r3, [r3, #4]
20002ec6:	b21b      	sxth	r3, r3
20002ec8:	4618      	mov	r0, r3
20002eca:	f7ff fd43 	bl	20002954 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002ece:	687b      	ldr	r3, [r7, #4]
20002ed0:	681b      	ldr	r3, [r3, #0]
20002ed2:	689b      	ldr	r3, [r3, #8]
20002ed4:	f003 0304 	and.w	r3, r3, #4
20002ed8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002eda:	68fb      	ldr	r3, [r7, #12]
20002edc:	2b00      	cmp	r3, #0
20002ede:	d002      	beq.n	20002ee6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002ee0:	6878      	ldr	r0, [r7, #4]
20002ee2:	f7ff fe0d 	bl	20002b00 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002ee6:	687b      	ldr	r3, [r7, #4]
20002ee8:	681b      	ldr	r3, [r3, #0]
20002eea:	687a      	ldr	r2, [r7, #4]
20002eec:	6812      	ldr	r2, [r2, #0]
20002eee:	69d1      	ldr	r1, [r2, #28]
20002ef0:	78fa      	ldrb	r2, [r7, #3]
20002ef2:	f04f 0001 	mov.w	r0, #1
20002ef6:	fa00 f202 	lsl.w	r2, r0, r2
20002efa:	ea6f 0202 	mvn.w	r2, r2
20002efe:	ea01 0202 	and.w	r2, r1, r2
20002f02:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002f04:	687b      	ldr	r3, [r7, #4]
20002f06:	889b      	ldrh	r3, [r3, #4]
20002f08:	b21b      	sxth	r3, r3
20002f0a:	4618      	mov	r0, r3
20002f0c:	f7ff fd06 	bl	2000291c <NVIC_EnableIRQ>
}
20002f10:	f107 0710 	add.w	r7, r7, #16
20002f14:	46bd      	mov	sp, r7
20002f16:	bd80      	pop	{r7, pc}

20002f18 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002f18:	b480      	push	{r7}
20002f1a:	b087      	sub	sp, #28
20002f1c:	af00      	add	r7, sp, #0
20002f1e:	6078      	str	r0, [r7, #4]
20002f20:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002f22:	687a      	ldr	r2, [r7, #4]
20002f24:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
20002f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f2c:	429a      	cmp	r2, r3
20002f2e:	d007      	beq.n	20002f40 <MSS_SPI_transfer_frame+0x28>
20002f30:	687a      	ldr	r2, [r7, #4]
20002f32:	f24c 4338 	movw	r3, #50232	; 0xc438
20002f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f3a:	429a      	cmp	r2, r3
20002f3c:	d000      	beq.n	20002f40 <MSS_SPI_transfer_frame+0x28>
20002f3e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002f40:	687b      	ldr	r3, [r7, #4]
20002f42:	681b      	ldr	r3, [r3, #0]
20002f44:	681b      	ldr	r3, [r3, #0]
20002f46:	f003 0302 	and.w	r3, r3, #2
20002f4a:	2b00      	cmp	r3, #0
20002f4c:	d100      	bne.n	20002f50 <MSS_SPI_transfer_frame+0x38>
20002f4e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002f50:	687b      	ldr	r3, [r7, #4]
20002f52:	681a      	ldr	r2, [r3, #0]
20002f54:	687b      	ldr	r3, [r7, #4]
20002f56:	681b      	ldr	r3, [r3, #0]
20002f58:	6819      	ldr	r1, [r3, #0]
20002f5a:	f240 03ff 	movw	r3, #255	; 0xff
20002f5e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002f62:	ea01 0303 	and.w	r3, r1, r3
20002f66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002f6a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002f6c:	687b      	ldr	r3, [r7, #4]
20002f6e:	681b      	ldr	r3, [r3, #0]
20002f70:	687a      	ldr	r2, [r7, #4]
20002f72:	6812      	ldr	r2, [r2, #0]
20002f74:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002f76:	f042 020c 	orr.w	r2, r2, #12
20002f7a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f7c:	687b      	ldr	r3, [r7, #4]
20002f7e:	681b      	ldr	r3, [r3, #0]
20002f80:	689b      	ldr	r3, [r3, #8]
20002f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f86:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002f88:	e00b      	b.n	20002fa2 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002f8a:	687b      	ldr	r3, [r7, #4]
20002f8c:	681b      	ldr	r3, [r3, #0]
20002f8e:	691b      	ldr	r3, [r3, #16]
20002f90:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002f92:	68bb      	ldr	r3, [r7, #8]
20002f94:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f96:	687b      	ldr	r3, [r7, #4]
20002f98:	681b      	ldr	r3, [r3, #0]
20002f9a:	689b      	ldr	r3, [r3, #8]
20002f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002fa0:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002fa2:	68fb      	ldr	r3, [r7, #12]
20002fa4:	2b00      	cmp	r3, #0
20002fa6:	d0f0      	beq.n	20002f8a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002fa8:	687b      	ldr	r3, [r7, #4]
20002faa:	681b      	ldr	r3, [r3, #0]
20002fac:	683a      	ldr	r2, [r7, #0]
20002fae:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002fb0:	687b      	ldr	r3, [r7, #4]
20002fb2:	681b      	ldr	r3, [r3, #0]
20002fb4:	689b      	ldr	r3, [r3, #8]
20002fb6:	f003 0301 	and.w	r3, r3, #1
20002fba:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20002fbc:	e005      	b.n	20002fca <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002fbe:	687b      	ldr	r3, [r7, #4]
20002fc0:	681b      	ldr	r3, [r3, #0]
20002fc2:	689b      	ldr	r3, [r3, #8]
20002fc4:	f003 0301 	and.w	r3, r3, #1
20002fc8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20002fca:	697b      	ldr	r3, [r7, #20]
20002fcc:	2b00      	cmp	r3, #0
20002fce:	d0f6      	beq.n	20002fbe <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002fd0:	687b      	ldr	r3, [r7, #4]
20002fd2:	681b      	ldr	r3, [r3, #0]
20002fd4:	689b      	ldr	r3, [r3, #8]
20002fd6:	f003 0302 	and.w	r3, r3, #2
20002fda:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002fdc:	e005      	b.n	20002fea <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002fde:	687b      	ldr	r3, [r7, #4]
20002fe0:	681b      	ldr	r3, [r3, #0]
20002fe2:	689b      	ldr	r3, [r3, #8]
20002fe4:	f003 0302 	and.w	r3, r3, #2
20002fe8:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002fea:	693b      	ldr	r3, [r7, #16]
20002fec:	2b00      	cmp	r3, #0
20002fee:	d0f6      	beq.n	20002fde <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20002ff0:	687b      	ldr	r3, [r7, #4]
20002ff2:	681b      	ldr	r3, [r3, #0]
20002ff4:	691b      	ldr	r3, [r3, #16]
}
20002ff6:	4618      	mov	r0, r3
20002ff8:	f107 071c 	add.w	r7, r7, #28
20002ffc:	46bd      	mov	sp, r7
20002ffe:	bc80      	pop	{r7}
20003000:	4770      	bx	lr
20003002:	bf00      	nop

20003004 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003004:	b480      	push	{r7}
20003006:	b085      	sub	sp, #20
20003008:	af00      	add	r7, sp, #0
2000300a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
2000300c:	f04f 0300 	mov.w	r3, #0
20003010:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003012:	e00e      	b.n	20003032 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20003014:	687b      	ldr	r3, [r7, #4]
20003016:	681b      	ldr	r3, [r3, #0]
20003018:	687a      	ldr	r2, [r7, #4]
2000301a:	6891      	ldr	r1, [r2, #8]
2000301c:	687a      	ldr	r2, [r7, #4]
2000301e:	6912      	ldr	r2, [r2, #16]
20003020:	440a      	add	r2, r1
20003022:	7812      	ldrb	r2, [r2, #0]
20003024:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20003026:	687b      	ldr	r3, [r7, #4]
20003028:	691b      	ldr	r3, [r3, #16]
2000302a:	f103 0201 	add.w	r2, r3, #1
2000302e:	687b      	ldr	r3, [r7, #4]
20003030:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003032:	687b      	ldr	r3, [r7, #4]
20003034:	681b      	ldr	r3, [r3, #0]
20003036:	689b      	ldr	r3, [r3, #8]
20003038:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000303c:	2b00      	cmp	r3, #0
2000303e:	d105      	bne.n	2000304c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20003040:	687b      	ldr	r3, [r7, #4]
20003042:	691a      	ldr	r2, [r3, #16]
20003044:	687b      	ldr	r3, [r7, #4]
20003046:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003048:	429a      	cmp	r2, r3
2000304a:	d3e3      	bcc.n	20003014 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
2000304c:	687b      	ldr	r3, [r7, #4]
2000304e:	691a      	ldr	r2, [r3, #16]
20003050:	687b      	ldr	r3, [r7, #4]
20003052:	68db      	ldr	r3, [r3, #12]
20003054:	429a      	cmp	r2, r3
20003056:	d31c      	bcc.n	20003092 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003058:	e00e      	b.n	20003078 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
2000305a:	687b      	ldr	r3, [r7, #4]
2000305c:	681b      	ldr	r3, [r3, #0]
2000305e:	687a      	ldr	r2, [r7, #4]
20003060:	6951      	ldr	r1, [r2, #20]
20003062:	687a      	ldr	r2, [r7, #4]
20003064:	69d2      	ldr	r2, [r2, #28]
20003066:	440a      	add	r2, r1
20003068:	7812      	ldrb	r2, [r2, #0]
2000306a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
2000306c:	687b      	ldr	r3, [r7, #4]
2000306e:	69db      	ldr	r3, [r3, #28]
20003070:	f103 0201 	add.w	r2, r3, #1
20003074:	687b      	ldr	r3, [r7, #4]
20003076:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003078:	687b      	ldr	r3, [r7, #4]
2000307a:	681b      	ldr	r3, [r3, #0]
2000307c:	689b      	ldr	r3, [r3, #8]
2000307e:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003082:	2b00      	cmp	r3, #0
20003084:	d105      	bne.n	20003092 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20003086:	687b      	ldr	r3, [r7, #4]
20003088:	69da      	ldr	r2, [r3, #28]
2000308a:	687b      	ldr	r3, [r7, #4]
2000308c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000308e:	429a      	cmp	r2, r3
20003090:	d3e3      	bcc.n	2000305a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20003092:	687b      	ldr	r3, [r7, #4]
20003094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20003096:	2b00      	cmp	r3, #0
20003098:	d01f      	beq.n	200030da <fill_slave_tx_fifo+0xd6>
2000309a:	687b      	ldr	r3, [r7, #4]
2000309c:	691a      	ldr	r2, [r3, #16]
2000309e:	687b      	ldr	r3, [r7, #4]
200030a0:	68db      	ldr	r3, [r3, #12]
200030a2:	429a      	cmp	r2, r3
200030a4:	d319      	bcc.n	200030da <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
200030a6:	687b      	ldr	r3, [r7, #4]
200030a8:	69da      	ldr	r2, [r3, #28]
200030aa:	687b      	ldr	r3, [r7, #4]
200030ac:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200030ae:	429a      	cmp	r2, r3
200030b0:	d313      	bcc.n	200030da <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200030b2:	e008      	b.n	200030c6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200030b4:	687b      	ldr	r3, [r7, #4]
200030b6:	681b      	ldr	r3, [r3, #0]
200030b8:	f04f 0200 	mov.w	r2, #0
200030bc:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200030be:	68fb      	ldr	r3, [r7, #12]
200030c0:	f103 0301 	add.w	r3, r3, #1
200030c4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200030c6:	687b      	ldr	r3, [r7, #4]
200030c8:	681b      	ldr	r3, [r3, #0]
200030ca:	689b      	ldr	r3, [r3, #8]
200030cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
200030d0:	2b00      	cmp	r3, #0
200030d2:	d102      	bne.n	200030da <fill_slave_tx_fifo+0xd6>
200030d4:	68fb      	ldr	r3, [r7, #12]
200030d6:	2b1f      	cmp	r3, #31
200030d8:	d9ec      	bls.n	200030b4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200030da:	f107 0714 	add.w	r7, r7, #20
200030de:	46bd      	mov	sp, r7
200030e0:	bc80      	pop	{r7}
200030e2:	4770      	bx	lr

200030e4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200030e4:	b580      	push	{r7, lr}
200030e6:	b084      	sub	sp, #16
200030e8:	af00      	add	r7, sp, #0
200030ea:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200030ec:	687b      	ldr	r3, [r7, #4]
200030ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200030f2:	2b02      	cmp	r3, #2
200030f4:	d115      	bne.n	20003122 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200030f6:	e00c      	b.n	20003112 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200030f8:	687b      	ldr	r3, [r7, #4]
200030fa:	681b      	ldr	r3, [r3, #0]
200030fc:	691b      	ldr	r3, [r3, #16]
200030fe:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20003100:	687b      	ldr	r3, [r7, #4]
20003102:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003104:	2b00      	cmp	r3, #0
20003106:	d004      	beq.n	20003112 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20003108:	687b      	ldr	r3, [r7, #4]
2000310a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000310c:	68fa      	ldr	r2, [r7, #12]
2000310e:	4610      	mov	r0, r2
20003110:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003112:	687b      	ldr	r3, [r7, #4]
20003114:	681b      	ldr	r3, [r3, #0]
20003116:	689b      	ldr	r3, [r3, #8]
20003118:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000311c:	2b00      	cmp	r3, #0
2000311e:	d0eb      	beq.n	200030f8 <read_slave_rx_fifo+0x14>
20003120:	e032      	b.n	20003188 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003122:	687b      	ldr	r3, [r7, #4]
20003124:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003128:	2b01      	cmp	r3, #1
2000312a:	d125      	bne.n	20003178 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000312c:	e017      	b.n	2000315e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000312e:	687b      	ldr	r3, [r7, #4]
20003130:	681b      	ldr	r3, [r3, #0]
20003132:	691b      	ldr	r3, [r3, #16]
20003134:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20003136:	687b      	ldr	r3, [r7, #4]
20003138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000313a:	687b      	ldr	r3, [r7, #4]
2000313c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000313e:	429a      	cmp	r2, r3
20003140:	d207      	bcs.n	20003152 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20003142:	687b      	ldr	r3, [r7, #4]
20003144:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003146:	687b      	ldr	r3, [r7, #4]
20003148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000314a:	4413      	add	r3, r2
2000314c:	68fa      	ldr	r2, [r7, #12]
2000314e:	b2d2      	uxtb	r2, r2
20003150:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20003152:	687b      	ldr	r3, [r7, #4]
20003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003156:	f103 0201 	add.w	r2, r3, #1
2000315a:	687b      	ldr	r3, [r7, #4]
2000315c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000315e:	687b      	ldr	r3, [r7, #4]
20003160:	681b      	ldr	r3, [r3, #0]
20003162:	689b      	ldr	r3, [r3, #8]
20003164:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003168:	2b00      	cmp	r3, #0
2000316a:	d0e0      	beq.n	2000312e <read_slave_rx_fifo+0x4a>
2000316c:	e00c      	b.n	20003188 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000316e:	687b      	ldr	r3, [r7, #4]
20003170:	681b      	ldr	r3, [r3, #0]
20003172:	691b      	ldr	r3, [r3, #16]
20003174:	60fb      	str	r3, [r7, #12]
20003176:	e000      	b.n	2000317a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003178:	bf00      	nop
2000317a:	687b      	ldr	r3, [r7, #4]
2000317c:	681b      	ldr	r3, [r3, #0]
2000317e:	689b      	ldr	r3, [r3, #8]
20003180:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003184:	2b00      	cmp	r3, #0
20003186:	d0f2      	beq.n	2000316e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20003188:	f107 0710 	add.w	r7, r7, #16
2000318c:	46bd      	mov	sp, r7
2000318e:	bd80      	pop	{r7, pc}

20003190 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20003190:	b580      	push	{r7, lr}
20003192:	b086      	sub	sp, #24
20003194:	af00      	add	r7, sp, #0
20003196:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20003198:	687b      	ldr	r3, [r7, #4]
2000319a:	681b      	ldr	r3, [r3, #0]
2000319c:	f103 0320 	add.w	r3, r3, #32
200031a0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200031a2:	687a      	ldr	r2, [r7, #4]
200031a4:	f24c 43bc 	movw	r3, #50364	; 0xc4bc
200031a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031ac:	429a      	cmp	r2, r3
200031ae:	d007      	beq.n	200031c0 <mss_spi_isr+0x30>
200031b0:	687a      	ldr	r2, [r7, #4]
200031b2:	f24c 4338 	movw	r3, #50232	; 0xc438
200031b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031ba:	429a      	cmp	r2, r3
200031bc:	d000      	beq.n	200031c0 <mss_spi_isr+0x30>
200031be:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200031c0:	693b      	ldr	r3, [r7, #16]
200031c2:	681b      	ldr	r3, [r3, #0]
200031c4:	f003 0302 	and.w	r3, r3, #2
200031c8:	2b00      	cmp	r3, #0
200031ca:	d052      	beq.n	20003272 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200031cc:	687b      	ldr	r3, [r7, #4]
200031ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200031d2:	2b02      	cmp	r3, #2
200031d4:	d115      	bne.n	20003202 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031d6:	e00c      	b.n	200031f2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200031d8:	687b      	ldr	r3, [r7, #4]
200031da:	681b      	ldr	r3, [r3, #0]
200031dc:	691b      	ldr	r3, [r3, #16]
200031de:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200031e0:	687b      	ldr	r3, [r7, #4]
200031e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031e4:	2b00      	cmp	r3, #0
200031e6:	d004      	beq.n	200031f2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200031e8:	687b      	ldr	r3, [r7, #4]
200031ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031ec:	68fa      	ldr	r2, [r7, #12]
200031ee:	4610      	mov	r0, r2
200031f0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031f2:	687b      	ldr	r3, [r7, #4]
200031f4:	681b      	ldr	r3, [r3, #0]
200031f6:	689b      	ldr	r3, [r3, #8]
200031f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200031fc:	2b00      	cmp	r3, #0
200031fe:	d0eb      	beq.n	200031d8 <mss_spi_isr+0x48>
20003200:	e032      	b.n	20003268 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003202:	687b      	ldr	r3, [r7, #4]
20003204:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003208:	2b01      	cmp	r3, #1
2000320a:	d125      	bne.n	20003258 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000320c:	e017      	b.n	2000323e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000320e:	687b      	ldr	r3, [r7, #4]
20003210:	681b      	ldr	r3, [r3, #0]
20003212:	691b      	ldr	r3, [r3, #16]
20003214:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20003216:	687b      	ldr	r3, [r7, #4]
20003218:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000321a:	687b      	ldr	r3, [r7, #4]
2000321c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000321e:	429a      	cmp	r2, r3
20003220:	d207      	bcs.n	20003232 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20003222:	687b      	ldr	r3, [r7, #4]
20003224:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003226:	687b      	ldr	r3, [r7, #4]
20003228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000322a:	4413      	add	r3, r2
2000322c:	68fa      	ldr	r2, [r7, #12]
2000322e:	b2d2      	uxtb	r2, r2
20003230:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20003232:	687b      	ldr	r3, [r7, #4]
20003234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003236:	f103 0201 	add.w	r2, r3, #1
2000323a:	687b      	ldr	r3, [r7, #4]
2000323c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000323e:	687b      	ldr	r3, [r7, #4]
20003240:	681b      	ldr	r3, [r3, #0]
20003242:	689b      	ldr	r3, [r3, #8]
20003244:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003248:	2b00      	cmp	r3, #0
2000324a:	d0e0      	beq.n	2000320e <mss_spi_isr+0x7e>
2000324c:	e00c      	b.n	20003268 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000324e:	687b      	ldr	r3, [r7, #4]
20003250:	681b      	ldr	r3, [r3, #0]
20003252:	691b      	ldr	r3, [r3, #16]
20003254:	60fb      	str	r3, [r7, #12]
20003256:	e000      	b.n	2000325a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003258:	bf00      	nop
2000325a:	687b      	ldr	r3, [r7, #4]
2000325c:	681b      	ldr	r3, [r3, #0]
2000325e:	689b      	ldr	r3, [r3, #8]
20003260:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003264:	2b00      	cmp	r3, #0
20003266:	d0f2      	beq.n	2000324e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20003268:	687b      	ldr	r3, [r7, #4]
2000326a:	681b      	ldr	r3, [r3, #0]
2000326c:	f04f 0202 	mov.w	r2, #2
20003270:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20003272:	693b      	ldr	r3, [r7, #16]
20003274:	681b      	ldr	r3, [r3, #0]
20003276:	f003 0301 	and.w	r3, r3, #1
2000327a:	b2db      	uxtb	r3, r3
2000327c:	2b00      	cmp	r3, #0
2000327e:	d012      	beq.n	200032a6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20003280:	687b      	ldr	r3, [r7, #4]
20003282:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003286:	2b02      	cmp	r3, #2
20003288:	d105      	bne.n	20003296 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000328a:	687b      	ldr	r3, [r7, #4]
2000328c:	681b      	ldr	r3, [r3, #0]
2000328e:	687a      	ldr	r2, [r7, #4]
20003290:	6f92      	ldr	r2, [r2, #120]	; 0x78
20003292:	615a      	str	r2, [r3, #20]
20003294:	e002      	b.n	2000329c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20003296:	6878      	ldr	r0, [r7, #4]
20003298:	f7ff feb4 	bl	20003004 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
2000329c:	687b      	ldr	r3, [r7, #4]
2000329e:	681b      	ldr	r3, [r3, #0]
200032a0:	f04f 0201 	mov.w	r2, #1
200032a4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200032a6:	693b      	ldr	r3, [r7, #16]
200032a8:	681b      	ldr	r3, [r3, #0]
200032aa:	f003 0310 	and.w	r3, r3, #16
200032ae:	2b00      	cmp	r3, #0
200032b0:	d023      	beq.n	200032fa <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200032b2:	6878      	ldr	r0, [r7, #4]
200032b4:	f7ff ff16 	bl	200030e4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200032b8:	687b      	ldr	r3, [r7, #4]
200032ba:	6a1b      	ldr	r3, [r3, #32]
200032bc:	2b00      	cmp	r3, #0
200032be:	d00b      	beq.n	200032d8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200032c0:	687b      	ldr	r3, [r7, #4]
200032c2:	6a1b      	ldr	r3, [r3, #32]
200032c4:	687a      	ldr	r2, [r7, #4]
200032c6:	6a91      	ldr	r1, [r2, #40]	; 0x28
200032c8:	687a      	ldr	r2, [r7, #4]
200032ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
200032cc:	4608      	mov	r0, r1
200032ce:	4611      	mov	r1, r2
200032d0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200032d2:	6878      	ldr	r0, [r7, #4]
200032d4:	f7ff fe96 	bl	20003004 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200032d8:	687b      	ldr	r3, [r7, #4]
200032da:	f04f 0201 	mov.w	r2, #1
200032de:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200032e0:	687b      	ldr	r3, [r7, #4]
200032e2:	681b      	ldr	r3, [r3, #0]
200032e4:	687a      	ldr	r2, [r7, #4]
200032e6:	6812      	ldr	r2, [r2, #0]
200032e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200032ea:	f022 0210 	bic.w	r2, r2, #16
200032ee:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200032f0:	687b      	ldr	r3, [r7, #4]
200032f2:	681b      	ldr	r3, [r3, #0]
200032f4:	f04f 0210 	mov.w	r2, #16
200032f8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200032fa:	693b      	ldr	r3, [r7, #16]
200032fc:	681b      	ldr	r3, [r3, #0]
200032fe:	f003 0304 	and.w	r3, r3, #4
20003302:	2b00      	cmp	r3, #0
20003304:	d00f      	beq.n	20003326 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20003306:	687b      	ldr	r3, [r7, #4]
20003308:	681b      	ldr	r3, [r3, #0]
2000330a:	687a      	ldr	r2, [r7, #4]
2000330c:	6812      	ldr	r2, [r2, #0]
2000330e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003310:	f042 0204 	orr.w	r2, r2, #4
20003314:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20003316:	6878      	ldr	r0, [r7, #4]
20003318:	f7ff fbf2 	bl	20002b00 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
2000331c:	687b      	ldr	r3, [r7, #4]
2000331e:	681b      	ldr	r3, [r3, #0]
20003320:	f04f 0204 	mov.w	r2, #4
20003324:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20003326:	693b      	ldr	r3, [r7, #16]
20003328:	681b      	ldr	r3, [r3, #0]
2000332a:	f003 0308 	and.w	r3, r3, #8
2000332e:	2b00      	cmp	r3, #0
20003330:	d031      	beq.n	20003396 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20003332:	687b      	ldr	r3, [r7, #4]
20003334:	681b      	ldr	r3, [r3, #0]
20003336:	687a      	ldr	r2, [r7, #4]
20003338:	6812      	ldr	r2, [r2, #0]
2000333a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000333c:	f042 0208 	orr.w	r2, r2, #8
20003340:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20003342:	687b      	ldr	r3, [r7, #4]
20003344:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003348:	2b02      	cmp	r3, #2
2000334a:	d113      	bne.n	20003374 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000334c:	687b      	ldr	r3, [r7, #4]
2000334e:	681a      	ldr	r2, [r3, #0]
20003350:	687b      	ldr	r3, [r7, #4]
20003352:	681b      	ldr	r3, [r3, #0]
20003354:	6819      	ldr	r1, [r3, #0]
20003356:	f240 03ff 	movw	r3, #255	; 0xff
2000335a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000335e:	ea01 0303 	and.w	r3, r1, r3
20003362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003366:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003368:	687b      	ldr	r3, [r7, #4]
2000336a:	681b      	ldr	r3, [r3, #0]
2000336c:	687a      	ldr	r2, [r7, #4]
2000336e:	6f92      	ldr	r2, [r2, #120]	; 0x78
20003370:	615a      	str	r2, [r3, #20]
20003372:	e00b      	b.n	2000338c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003374:	687b      	ldr	r3, [r7, #4]
20003376:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000337a:	2b01      	cmp	r3, #1
2000337c:	d106      	bne.n	2000338c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000337e:	687b      	ldr	r3, [r7, #4]
20003380:	f04f 0200 	mov.w	r2, #0
20003384:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003386:	6878      	ldr	r0, [r7, #4]
20003388:	f7ff fe3c 	bl	20003004 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
2000338c:	687b      	ldr	r3, [r7, #4]
2000338e:	681b      	ldr	r3, [r3, #0]
20003390:	f04f 0208 	mov.w	r2, #8
20003394:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20003396:	693b      	ldr	r3, [r7, #16]
20003398:	681b      	ldr	r3, [r3, #0]
2000339a:	f003 0320 	and.w	r3, r3, #32
2000339e:	2b00      	cmp	r3, #0
200033a0:	d049      	beq.n	20003436 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
200033a2:	6878      	ldr	r0, [r7, #4]
200033a4:	f7ff fe9e 	bl	200030e4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
200033a8:	687b      	ldr	r3, [r7, #4]
200033aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200033ac:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
200033ae:	687b      	ldr	r3, [r7, #4]
200033b0:	6a1b      	ldr	r3, [r3, #32]
200033b2:	2b00      	cmp	r3, #0
200033b4:	d01c      	beq.n	200033f0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200033b6:	687b      	ldr	r3, [r7, #4]
200033b8:	f04f 0200 	mov.w	r2, #0
200033bc:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200033be:	687b      	ldr	r3, [r7, #4]
200033c0:	f04f 0200 	mov.w	r2, #0
200033c4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200033c6:	687b      	ldr	r3, [r7, #4]
200033c8:	f04f 0200 	mov.w	r2, #0
200033cc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200033ce:	687b      	ldr	r3, [r7, #4]
200033d0:	f04f 0200 	mov.w	r2, #0
200033d4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200033d6:	687b      	ldr	r3, [r7, #4]
200033d8:	681b      	ldr	r3, [r3, #0]
200033da:	f04f 0210 	mov.w	r2, #16
200033de:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
200033e0:	687b      	ldr	r3, [r7, #4]
200033e2:	681b      	ldr	r3, [r3, #0]
200033e4:	687a      	ldr	r2, [r7, #4]
200033e6:	6812      	ldr	r2, [r2, #0]
200033e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200033ea:	f042 0210 	orr.w	r2, r2, #16
200033ee:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200033f0:	687b      	ldr	r3, [r7, #4]
200033f2:	f04f 0200 	mov.w	r2, #0
200033f6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200033f8:	687b      	ldr	r3, [r7, #4]
200033fa:	681b      	ldr	r3, [r3, #0]
200033fc:	687a      	ldr	r2, [r7, #4]
200033fe:	6812      	ldr	r2, [r2, #0]
20003400:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003402:	f042 020c 	orr.w	r2, r2, #12
20003406:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20003408:	6878      	ldr	r0, [r7, #4]
2000340a:	f7ff fdfb 	bl	20003004 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000340e:	687b      	ldr	r3, [r7, #4]
20003410:	f04f 0200 	mov.w	r2, #0
20003414:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20003416:	687b      	ldr	r3, [r7, #4]
20003418:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000341a:	2b00      	cmp	r3, #0
2000341c:	d006      	beq.n	2000342c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000341e:	687b      	ldr	r3, [r7, #4]
20003420:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003422:	687a      	ldr	r2, [r7, #4]
20003424:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003426:	4610      	mov	r0, r2
20003428:	6979      	ldr	r1, [r7, #20]
2000342a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
2000342c:	687b      	ldr	r3, [r7, #4]
2000342e:	681b      	ldr	r3, [r3, #0]
20003430:	f04f 0220 	mov.w	r2, #32
20003434:	60da      	str	r2, [r3, #12]
    }
}
20003436:	f107 0718 	add.w	r7, r7, #24
2000343a:	46bd      	mov	sp, r7
2000343c:	bd80      	pop	{r7, pc}
2000343e:	bf00      	nop

20003440 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20003440:	4668      	mov	r0, sp
20003442:	f020 0107 	bic.w	r1, r0, #7
20003446:	468d      	mov	sp, r1
20003448:	b589      	push	{r0, r3, r7, lr}
2000344a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
2000344c:	f24c 40bc 	movw	r0, #50364	; 0xc4bc
20003450:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003454:	f7ff fe9c 	bl	20003190 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20003458:	f04f 000c 	mov.w	r0, #12
2000345c:	f7ff fa98 	bl	20002990 <NVIC_ClearPendingIRQ>
}
20003460:	46bd      	mov	sp, r7
20003462:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003466:	4685      	mov	sp, r0
20003468:	4770      	bx	lr
2000346a:	bf00      	nop

2000346c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
2000346c:	4668      	mov	r0, sp
2000346e:	f020 0107 	bic.w	r1, r0, #7
20003472:	468d      	mov	sp, r1
20003474:	b589      	push	{r0, r3, r7, lr}
20003476:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003478:	f24c 4038 	movw	r0, #50232	; 0xc438
2000347c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003480:	f7ff fe86 	bl	20003190 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20003484:	f04f 000d 	mov.w	r0, #13
20003488:	f7ff fa82 	bl	20002990 <NVIC_ClearPendingIRQ>
}
2000348c:	46bd      	mov	sp, r7
2000348e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003492:	4685      	mov	sp, r0
20003494:	4770      	bx	lr
20003496:	bf00      	nop

20003498 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003498:	b480      	push	{r7}
2000349a:	b083      	sub	sp, #12
2000349c:	af00      	add	r7, sp, #0
2000349e:	4603      	mov	r3, r0
200034a0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200034a2:	f24e 1300 	movw	r3, #57600	; 0xe100
200034a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200034aa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200034ae:	ea4f 1252 	mov.w	r2, r2, lsr #5
200034b2:	88f9      	ldrh	r1, [r7, #6]
200034b4:	f001 011f 	and.w	r1, r1, #31
200034b8:	f04f 0001 	mov.w	r0, #1
200034bc:	fa00 f101 	lsl.w	r1, r0, r1
200034c0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200034c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200034c8:	f107 070c 	add.w	r7, r7, #12
200034cc:	46bd      	mov	sp, r7
200034ce:	bc80      	pop	{r7}
200034d0:	4770      	bx	lr
200034d2:	bf00      	nop

200034d4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200034d4:	b580      	push	{r7, lr}
200034d6:	b082      	sub	sp, #8
200034d8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200034da:	f242 0300 	movw	r3, #8192	; 0x2000
200034de:	f2ce 0304 	movt	r3, #57348	; 0xe004
200034e2:	f242 0200 	movw	r2, #8192	; 0x2000
200034e6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200034ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
200034ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200034f0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200034f2:	f04f 0300 	mov.w	r3, #0
200034f6:	607b      	str	r3, [r7, #4]
200034f8:	e00e      	b.n	20003518 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200034fa:	687a      	ldr	r2, [r7, #4]
200034fc:	f64b 331c 	movw	r3, #47900	; 0xbb1c
20003500:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003504:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003508:	b21b      	sxth	r3, r3
2000350a:	4618      	mov	r0, r3
2000350c:	f7ff ffc4 	bl	20003498 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20003510:	687b      	ldr	r3, [r7, #4]
20003512:	f103 0301 	add.w	r3, r3, #1
20003516:	607b      	str	r3, [r7, #4]
20003518:	687b      	ldr	r3, [r7, #4]
2000351a:	2b1f      	cmp	r3, #31
2000351c:	d9ed      	bls.n	200034fa <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
2000351e:	f242 0300 	movw	r3, #8192	; 0x2000
20003522:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003526:	f242 0200 	movw	r2, #8192	; 0x2000
2000352a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000352e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003530:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20003534:	631a      	str	r2, [r3, #48]	; 0x30
}
20003536:	f107 0708 	add.w	r7, r7, #8
2000353a:	46bd      	mov	sp, r7
2000353c:	bd80      	pop	{r7, pc}
2000353e:	bf00      	nop

20003540 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20003540:	b480      	push	{r7}
20003542:	b085      	sub	sp, #20
20003544:	af00      	add	r7, sp, #0
20003546:	4603      	mov	r3, r0
20003548:	6039      	str	r1, [r7, #0]
2000354a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
2000354c:	79fb      	ldrb	r3, [r7, #7]
2000354e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20003550:	68fb      	ldr	r3, [r7, #12]
20003552:	2b1f      	cmp	r3, #31
20003554:	d900      	bls.n	20003558 <MSS_GPIO_config+0x18>
20003556:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20003558:	68fb      	ldr	r3, [r7, #12]
2000355a:	2b1f      	cmp	r3, #31
2000355c:	d808      	bhi.n	20003570 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000355e:	68fa      	ldr	r2, [r7, #12]
20003560:	f64b 239c 	movw	r3, #47772	; 0xba9c
20003564:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000356c:	683a      	ldr	r2, [r7, #0]
2000356e:	601a      	str	r2, [r3, #0]
    }
}
20003570:	f107 0714 	add.w	r7, r7, #20
20003574:	46bd      	mov	sp, r7
20003576:	bc80      	pop	{r7}
20003578:	4770      	bx	lr
2000357a:	bf00      	nop

2000357c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
2000357c:	b480      	push	{r7}
2000357e:	b085      	sub	sp, #20
20003580:	af00      	add	r7, sp, #0
20003582:	4602      	mov	r2, r0
20003584:	460b      	mov	r3, r1
20003586:	71fa      	strb	r2, [r7, #7]
20003588:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
2000358a:	79fb      	ldrb	r3, [r7, #7]
2000358c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000358e:	68fb      	ldr	r3, [r7, #12]
20003590:	2b1f      	cmp	r3, #31
20003592:	d900      	bls.n	20003596 <MSS_GPIO_set_output+0x1a>
20003594:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20003596:	68fb      	ldr	r3, [r7, #12]
20003598:	2b1f      	cmp	r3, #31
2000359a:	d809      	bhi.n	200035b0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
2000359c:	f240 0300 	movw	r3, #0
200035a0:	f2c4 2326 	movt	r3, #16934	; 0x4226
200035a4:	68fa      	ldr	r2, [r7, #12]
200035a6:	79b9      	ldrb	r1, [r7, #6]
200035a8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
200035ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
200035b0:	f107 0714 	add.w	r7, r7, #20
200035b4:	46bd      	mov	sp, r7
200035b6:	bc80      	pop	{r7}
200035b8:	4770      	bx	lr
200035ba:	bf00      	nop

200035bc <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200035bc:	b480      	push	{r7}
200035be:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200035c0:	46bd      	mov	sp, r7
200035c2:	bc80      	pop	{r7}
200035c4:	4770      	bx	lr
200035c6:	bf00      	nop

200035c8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200035c8:	b580      	push	{r7, lr}
200035ca:	b08a      	sub	sp, #40	; 0x28
200035cc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200035ce:	f64b 335c 	movw	r3, #47964	; 0xbb5c
200035d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035d6:	46bc      	mov	ip, r7
200035d8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200035da:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200035de:	f242 0300 	movw	r3, #8192	; 0x2000
200035e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200035e8:	ea4f 0393 	mov.w	r3, r3, lsr #2
200035ec:	f003 0303 	and.w	r3, r3, #3
200035f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
200035f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
200035f8:	4413      	add	r3, r2
200035fa:	f853 3c28 	ldr.w	r3, [r3, #-40]
200035fe:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003600:	f242 0300 	movw	r3, #8192	; 0x2000
20003604:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003608:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000360a:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000360e:	f003 0303 	and.w	r3, r3, #3
20003612:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003616:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000361a:	4413      	add	r3, r2
2000361c:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003620:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003622:	f242 0300 	movw	r3, #8192	; 0x2000
20003626:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000362a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000362c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003630:	f003 0303 	and.w	r3, r3, #3
20003634:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003638:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000363c:	4413      	add	r3, r2
2000363e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003642:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003644:	f242 0300 	movw	r3, #8192	; 0x2000
20003648:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000364c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000364e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003652:	f003 031f 	and.w	r3, r3, #31
20003656:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003658:	f242 0300 	movw	r3, #8192	; 0x2000
2000365c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003662:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003666:	f003 0301 	and.w	r3, r3, #1
2000366a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000366c:	6a3b      	ldr	r3, [r7, #32]
2000366e:	f103 0301 	add.w	r3, r3, #1
20003672:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003676:	2b00      	cmp	r3, #0
20003678:	d003      	beq.n	20003682 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000367a:	69fb      	ldr	r3, [r7, #28]
2000367c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003680:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20003682:	f000 f849 	bl	20003718 <GetSystemClock>
20003686:	4602      	mov	r2, r0
20003688:	f64b 6318 	movw	r3, #48664	; 0xbe18
2000368c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003690:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003692:	f64b 6318 	movw	r3, #48664	; 0xbe18
20003696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000369a:	681a      	ldr	r2, [r3, #0]
2000369c:	693b      	ldr	r3, [r7, #16]
2000369e:	fbb2 f2f3 	udiv	r2, r2, r3
200036a2:	f64b 631c 	movw	r3, #48668	; 0xbe1c
200036a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036aa:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200036ac:	f64b 6318 	movw	r3, #48664	; 0xbe18
200036b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036b4:	681a      	ldr	r2, [r3, #0]
200036b6:	697b      	ldr	r3, [r7, #20]
200036b8:	fbb2 f2f3 	udiv	r2, r2, r3
200036bc:	f64b 6320 	movw	r3, #48672	; 0xbe20
200036c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036c4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200036c6:	f64b 6318 	movw	r3, #48664	; 0xbe18
200036ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ce:	681a      	ldr	r2, [r3, #0]
200036d0:	69bb      	ldr	r3, [r7, #24]
200036d2:	fbb2 f2f3 	udiv	r2, r2, r3
200036d6:	f64b 6324 	movw	r3, #48676	; 0xbe24
200036da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036de:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200036e0:	f64b 6318 	movw	r3, #48664	; 0xbe18
200036e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036e8:	681a      	ldr	r2, [r3, #0]
200036ea:	69fb      	ldr	r3, [r7, #28]
200036ec:	fbb2 f2f3 	udiv	r2, r2, r3
200036f0:	f64b 6328 	movw	r3, #48680	; 0xbe28
200036f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036f8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200036fa:	f64b 6318 	movw	r3, #48664	; 0xbe18
200036fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003702:	681a      	ldr	r2, [r3, #0]
20003704:	f64b 6314 	movw	r3, #48660	; 0xbe14
20003708:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000370c:	601a      	str	r2, [r3, #0]
}
2000370e:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003712:	46bd      	mov	sp, r7
20003714:	bd80      	pop	{r7, pc}
20003716:	bf00      	nop

20003718 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003718:	b480      	push	{r7}
2000371a:	b08b      	sub	sp, #44	; 0x2c
2000371c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000371e:	f04f 0300 	mov.w	r3, #0
20003722:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003724:	f640 031c 	movw	r3, #2076	; 0x81c
20003728:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000372c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000372e:	f240 2330 	movw	r3, #560	; 0x230
20003732:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003736:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003738:	68fb      	ldr	r3, [r7, #12]
2000373a:	681b      	ldr	r3, [r3, #0]
2000373c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003740:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003742:	693a      	ldr	r2, [r7, #16]
20003744:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003748:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000374c:	429a      	cmp	r2, r3
2000374e:	d108      	bne.n	20003762 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003750:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003754:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003758:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000375a:	697b      	ldr	r3, [r7, #20]
2000375c:	681b      	ldr	r3, [r3, #0]
2000375e:	607b      	str	r3, [r7, #4]
20003760:	e03d      	b.n	200037de <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003762:	68bb      	ldr	r3, [r7, #8]
20003764:	681a      	ldr	r2, [r3, #0]
20003766:	f244 3341 	movw	r3, #17217	; 0x4341
2000376a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000376e:	429a      	cmp	r2, r3
20003770:	d135      	bne.n	200037de <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20003772:	f640 0340 	movw	r3, #2112	; 0x840
20003776:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000377a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
2000377c:	69bb      	ldr	r3, [r7, #24]
2000377e:	681b      	ldr	r3, [r3, #0]
20003780:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003782:	69fb      	ldr	r3, [r7, #28]
20003784:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003788:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000378a:	69fa      	ldr	r2, [r7, #28]
2000378c:	f240 3300 	movw	r3, #768	; 0x300
20003790:	f2c0 0301 	movt	r3, #1
20003794:	429a      	cmp	r2, r3
20003796:	d922      	bls.n	200037de <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003798:	69fa      	ldr	r2, [r7, #28]
2000379a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000379e:	f2c0 0301 	movt	r3, #1
200037a2:	429a      	cmp	r2, r3
200037a4:	d808      	bhi.n	200037b8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200037a6:	f241 632c 	movw	r3, #5676	; 0x162c
200037aa:	f2c6 0308 	movt	r3, #24584	; 0x6008
200037ae:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200037b0:	6a3b      	ldr	r3, [r7, #32]
200037b2:	681b      	ldr	r3, [r3, #0]
200037b4:	607b      	str	r3, [r7, #4]
200037b6:	e012      	b.n	200037de <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200037b8:	69fa      	ldr	r2, [r7, #28]
200037ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
200037be:	f2c0 0302 	movt	r3, #2
200037c2:	429a      	cmp	r2, r3
200037c4:	d808      	bhi.n	200037d8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200037c6:	f641 63ac 	movw	r3, #7852	; 0x1eac
200037ca:	f2c6 0308 	movt	r3, #24584	; 0x6008
200037ce:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200037d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200037d2:	681b      	ldr	r3, [r3, #0]
200037d4:	607b      	str	r3, [r7, #4]
200037d6:	e002      	b.n	200037de <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200037d8:	f04f 0300 	mov.w	r3, #0
200037dc:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200037de:	687b      	ldr	r3, [r7, #4]
200037e0:	2b00      	cmp	r3, #0
200037e2:	d105      	bne.n	200037f0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200037e4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200037e6:	f647 0340 	movw	r3, #30784	; 0x7840
200037ea:	f2c0 137d 	movt	r3, #381	; 0x17d
200037ee:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200037f0:	687b      	ldr	r3, [r7, #4]
}
200037f2:	4618      	mov	r0, r3
200037f4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200037f8:	46bd      	mov	sp, r7
200037fa:	bc80      	pop	{r7}
200037fc:	4770      	bx	lr
200037fe:	bf00      	nop

20003800 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003800:	b480      	push	{r7}
20003802:	b083      	sub	sp, #12
20003804:	af00      	add	r7, sp, #0
20003806:	4603      	mov	r3, r0
20003808:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000380a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000380e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003812:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20003816:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000381a:	88f9      	ldrh	r1, [r7, #6]
2000381c:	f001 011f 	and.w	r1, r1, #31
20003820:	f04f 0001 	mov.w	r0, #1
20003824:	fa00 f101 	lsl.w	r1, r0, r1
20003828:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000382c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003830:	f107 070c 	add.w	r7, r7, #12
20003834:	46bd      	mov	sp, r7
20003836:	bc80      	pop	{r7}
20003838:	4770      	bx	lr
2000383a:	bf00      	nop

2000383c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
2000383c:	b480      	push	{r7}
2000383e:	b083      	sub	sp, #12
20003840:	af00      	add	r7, sp, #0
20003842:	4603      	mov	r3, r0
20003844:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003846:	f107 070c 	add.w	r7, r7, #12
2000384a:	46bd      	mov	sp, r7
2000384c:	bc80      	pop	{r7}
2000384e:	4770      	bx	lr

20003850 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003850:	4668      	mov	r0, sp
20003852:	f020 0107 	bic.w	r1, r0, #7
20003856:	468d      	mov	sp, r1
20003858:	b589      	push	{r0, r3, r7, lr}
2000385a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
2000385c:	f04f 0000 	mov.w	r0, #0
20003860:	f7ff ffec 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003864:	f04f 0076 	mov.w	r0, #118	; 0x76
20003868:	f7ff ffca 	bl	20003800 <NVIC_ClearPendingIRQ>
}
2000386c:	46bd      	mov	sp, r7
2000386e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003872:	4685      	mov	sp, r0
20003874:	4770      	bx	lr
20003876:	bf00      	nop

20003878 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003878:	4668      	mov	r0, sp
2000387a:	f020 0107 	bic.w	r1, r0, #7
2000387e:	468d      	mov	sp, r1
20003880:	b589      	push	{r0, r3, r7, lr}
20003882:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003884:	f04f 0001 	mov.w	r0, #1
20003888:	f7ff ffd8 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
2000388c:	f04f 0077 	mov.w	r0, #119	; 0x77
20003890:	f7ff ffb6 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003894:	46bd      	mov	sp, r7
20003896:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000389a:	4685      	mov	sp, r0
2000389c:	4770      	bx	lr
2000389e:	bf00      	nop

200038a0 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
200038a0:	4668      	mov	r0, sp
200038a2:	f020 0107 	bic.w	r1, r0, #7
200038a6:	468d      	mov	sp, r1
200038a8:	b589      	push	{r0, r3, r7, lr}
200038aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
200038ac:	f04f 0002 	mov.w	r0, #2
200038b0:	f7ff ffc4 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
200038b4:	f04f 0078 	mov.w	r0, #120	; 0x78
200038b8:	f7ff ffa2 	bl	20003800 <NVIC_ClearPendingIRQ>
}
200038bc:	46bd      	mov	sp, r7
200038be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038c2:	4685      	mov	sp, r0
200038c4:	4770      	bx	lr
200038c6:	bf00      	nop

200038c8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
200038c8:	4668      	mov	r0, sp
200038ca:	f020 0107 	bic.w	r1, r0, #7
200038ce:	468d      	mov	sp, r1
200038d0:	b589      	push	{r0, r3, r7, lr}
200038d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
200038d4:	f04f 0003 	mov.w	r0, #3
200038d8:	f7ff ffb0 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
200038dc:	f04f 0079 	mov.w	r0, #121	; 0x79
200038e0:	f7ff ff8e 	bl	20003800 <NVIC_ClearPendingIRQ>
}
200038e4:	46bd      	mov	sp, r7
200038e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038ea:	4685      	mov	sp, r0
200038ec:	4770      	bx	lr
200038ee:	bf00      	nop

200038f0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200038f0:	4668      	mov	r0, sp
200038f2:	f020 0107 	bic.w	r1, r0, #7
200038f6:	468d      	mov	sp, r1
200038f8:	b589      	push	{r0, r3, r7, lr}
200038fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200038fc:	f04f 0004 	mov.w	r0, #4
20003900:	f7ff ff9c 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20003904:	f04f 007a 	mov.w	r0, #122	; 0x7a
20003908:	f7ff ff7a 	bl	20003800 <NVIC_ClearPendingIRQ>
}
2000390c:	46bd      	mov	sp, r7
2000390e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003912:	4685      	mov	sp, r0
20003914:	4770      	bx	lr
20003916:	bf00      	nop

20003918 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20003918:	4668      	mov	r0, sp
2000391a:	f020 0107 	bic.w	r1, r0, #7
2000391e:	468d      	mov	sp, r1
20003920:	b589      	push	{r0, r3, r7, lr}
20003922:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20003924:	f04f 0005 	mov.w	r0, #5
20003928:	f7ff ff88 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
2000392c:	f04f 007b 	mov.w	r0, #123	; 0x7b
20003930:	f7ff ff66 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003934:	46bd      	mov	sp, r7
20003936:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000393a:	4685      	mov	sp, r0
2000393c:	4770      	bx	lr
2000393e:	bf00      	nop

20003940 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20003940:	4668      	mov	r0, sp
20003942:	f020 0107 	bic.w	r1, r0, #7
20003946:	468d      	mov	sp, r1
20003948:	b589      	push	{r0, r3, r7, lr}
2000394a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
2000394c:	f04f 0006 	mov.w	r0, #6
20003950:	f7ff ff74 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003954:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003958:	f7ff ff52 	bl	20003800 <NVIC_ClearPendingIRQ>
}
2000395c:	46bd      	mov	sp, r7
2000395e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003962:	4685      	mov	sp, r0
20003964:	4770      	bx	lr
20003966:	bf00      	nop

20003968 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003968:	4668      	mov	r0, sp
2000396a:	f020 0107 	bic.w	r1, r0, #7
2000396e:	468d      	mov	sp, r1
20003970:	b589      	push	{r0, r3, r7, lr}
20003972:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003974:	f04f 0007 	mov.w	r0, #7
20003978:	f7ff ff60 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
2000397c:	f04f 007d 	mov.w	r0, #125	; 0x7d
20003980:	f7ff ff3e 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003984:	46bd      	mov	sp, r7
20003986:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000398a:	4685      	mov	sp, r0
2000398c:	4770      	bx	lr
2000398e:	bf00      	nop

20003990 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003990:	4668      	mov	r0, sp
20003992:	f020 0107 	bic.w	r1, r0, #7
20003996:	468d      	mov	sp, r1
20003998:	b589      	push	{r0, r3, r7, lr}
2000399a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
2000399c:	f04f 0008 	mov.w	r0, #8
200039a0:	f7ff ff4c 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
200039a4:	f04f 007e 	mov.w	r0, #126	; 0x7e
200039a8:	f7ff ff2a 	bl	20003800 <NVIC_ClearPendingIRQ>
}
200039ac:	46bd      	mov	sp, r7
200039ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039b2:	4685      	mov	sp, r0
200039b4:	4770      	bx	lr
200039b6:	bf00      	nop

200039b8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
200039b8:	4668      	mov	r0, sp
200039ba:	f020 0107 	bic.w	r1, r0, #7
200039be:	468d      	mov	sp, r1
200039c0:	b589      	push	{r0, r3, r7, lr}
200039c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
200039c4:	f04f 0009 	mov.w	r0, #9
200039c8:	f7ff ff38 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
200039cc:	f04f 007f 	mov.w	r0, #127	; 0x7f
200039d0:	f7ff ff16 	bl	20003800 <NVIC_ClearPendingIRQ>
}
200039d4:	46bd      	mov	sp, r7
200039d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039da:	4685      	mov	sp, r0
200039dc:	4770      	bx	lr
200039de:	bf00      	nop

200039e0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
200039e0:	4668      	mov	r0, sp
200039e2:	f020 0107 	bic.w	r1, r0, #7
200039e6:	468d      	mov	sp, r1
200039e8:	b589      	push	{r0, r3, r7, lr}
200039ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
200039ec:	f04f 000a 	mov.w	r0, #10
200039f0:	f7ff ff24 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200039f4:	f04f 0080 	mov.w	r0, #128	; 0x80
200039f8:	f7ff ff02 	bl	20003800 <NVIC_ClearPendingIRQ>
}
200039fc:	46bd      	mov	sp, r7
200039fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a02:	4685      	mov	sp, r0
20003a04:	4770      	bx	lr
20003a06:	bf00      	nop

20003a08 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003a08:	4668      	mov	r0, sp
20003a0a:	f020 0107 	bic.w	r1, r0, #7
20003a0e:	468d      	mov	sp, r1
20003a10:	b589      	push	{r0, r3, r7, lr}
20003a12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20003a14:	f04f 000b 	mov.w	r0, #11
20003a18:	f7ff ff10 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20003a1c:	f04f 0081 	mov.w	r0, #129	; 0x81
20003a20:	f7ff feee 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003a24:	46bd      	mov	sp, r7
20003a26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a2a:	4685      	mov	sp, r0
20003a2c:	4770      	bx	lr
20003a2e:	bf00      	nop

20003a30 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003a30:	4668      	mov	r0, sp
20003a32:	f020 0107 	bic.w	r1, r0, #7
20003a36:	468d      	mov	sp, r1
20003a38:	b589      	push	{r0, r3, r7, lr}
20003a3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20003a3c:	f04f 000c 	mov.w	r0, #12
20003a40:	f7ff fefc 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20003a44:	f04f 0082 	mov.w	r0, #130	; 0x82
20003a48:	f7ff feda 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003a4c:	46bd      	mov	sp, r7
20003a4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a52:	4685      	mov	sp, r0
20003a54:	4770      	bx	lr
20003a56:	bf00      	nop

20003a58 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003a58:	4668      	mov	r0, sp
20003a5a:	f020 0107 	bic.w	r1, r0, #7
20003a5e:	468d      	mov	sp, r1
20003a60:	b589      	push	{r0, r3, r7, lr}
20003a62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003a64:	f04f 000d 	mov.w	r0, #13
20003a68:	f7ff fee8 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20003a6c:	f04f 0083 	mov.w	r0, #131	; 0x83
20003a70:	f7ff fec6 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003a74:	46bd      	mov	sp, r7
20003a76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a7a:	4685      	mov	sp, r0
20003a7c:	4770      	bx	lr
20003a7e:	bf00      	nop

20003a80 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003a80:	4668      	mov	r0, sp
20003a82:	f020 0107 	bic.w	r1, r0, #7
20003a86:	468d      	mov	sp, r1
20003a88:	b589      	push	{r0, r3, r7, lr}
20003a8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003a8c:	f04f 000e 	mov.w	r0, #14
20003a90:	f7ff fed4 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003a94:	f04f 0084 	mov.w	r0, #132	; 0x84
20003a98:	f7ff feb2 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003a9c:	46bd      	mov	sp, r7
20003a9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003aa2:	4685      	mov	sp, r0
20003aa4:	4770      	bx	lr
20003aa6:	bf00      	nop

20003aa8 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003aa8:	4668      	mov	r0, sp
20003aaa:	f020 0107 	bic.w	r1, r0, #7
20003aae:	468d      	mov	sp, r1
20003ab0:	b589      	push	{r0, r3, r7, lr}
20003ab2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003ab4:	f04f 000f 	mov.w	r0, #15
20003ab8:	f7ff fec0 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003abc:	f04f 0085 	mov.w	r0, #133	; 0x85
20003ac0:	f7ff fe9e 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003ac4:	46bd      	mov	sp, r7
20003ac6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003aca:	4685      	mov	sp, r0
20003acc:	4770      	bx	lr
20003ace:	bf00      	nop

20003ad0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003ad0:	4668      	mov	r0, sp
20003ad2:	f020 0107 	bic.w	r1, r0, #7
20003ad6:	468d      	mov	sp, r1
20003ad8:	b589      	push	{r0, r3, r7, lr}
20003ada:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003adc:	f04f 0010 	mov.w	r0, #16
20003ae0:	f7ff feac 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003ae4:	f04f 0086 	mov.w	r0, #134	; 0x86
20003ae8:	f7ff fe8a 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003aec:	46bd      	mov	sp, r7
20003aee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003af2:	4685      	mov	sp, r0
20003af4:	4770      	bx	lr
20003af6:	bf00      	nop

20003af8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003af8:	4668      	mov	r0, sp
20003afa:	f020 0107 	bic.w	r1, r0, #7
20003afe:	468d      	mov	sp, r1
20003b00:	b589      	push	{r0, r3, r7, lr}
20003b02:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20003b04:	f04f 0011 	mov.w	r0, #17
20003b08:	f7ff fe98 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20003b0c:	f04f 0087 	mov.w	r0, #135	; 0x87
20003b10:	f7ff fe76 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003b14:	46bd      	mov	sp, r7
20003b16:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b1a:	4685      	mov	sp, r0
20003b1c:	4770      	bx	lr
20003b1e:	bf00      	nop

20003b20 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003b20:	4668      	mov	r0, sp
20003b22:	f020 0107 	bic.w	r1, r0, #7
20003b26:	468d      	mov	sp, r1
20003b28:	b589      	push	{r0, r3, r7, lr}
20003b2a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20003b2c:	f04f 0012 	mov.w	r0, #18
20003b30:	f7ff fe84 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003b34:	f04f 0088 	mov.w	r0, #136	; 0x88
20003b38:	f7ff fe62 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003b3c:	46bd      	mov	sp, r7
20003b3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b42:	4685      	mov	sp, r0
20003b44:	4770      	bx	lr
20003b46:	bf00      	nop

20003b48 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003b48:	4668      	mov	r0, sp
20003b4a:	f020 0107 	bic.w	r1, r0, #7
20003b4e:	468d      	mov	sp, r1
20003b50:	b589      	push	{r0, r3, r7, lr}
20003b52:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003b54:	f04f 0013 	mov.w	r0, #19
20003b58:	f7ff fe70 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003b5c:	f04f 0089 	mov.w	r0, #137	; 0x89
20003b60:	f7ff fe4e 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003b64:	46bd      	mov	sp, r7
20003b66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b6a:	4685      	mov	sp, r0
20003b6c:	4770      	bx	lr
20003b6e:	bf00      	nop

20003b70 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003b70:	4668      	mov	r0, sp
20003b72:	f020 0107 	bic.w	r1, r0, #7
20003b76:	468d      	mov	sp, r1
20003b78:	b589      	push	{r0, r3, r7, lr}
20003b7a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003b7c:	f04f 0014 	mov.w	r0, #20
20003b80:	f7ff fe5c 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003b84:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003b88:	f7ff fe3a 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003b8c:	46bd      	mov	sp, r7
20003b8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b92:	4685      	mov	sp, r0
20003b94:	4770      	bx	lr
20003b96:	bf00      	nop

20003b98 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003b98:	4668      	mov	r0, sp
20003b9a:	f020 0107 	bic.w	r1, r0, #7
20003b9e:	468d      	mov	sp, r1
20003ba0:	b589      	push	{r0, r3, r7, lr}
20003ba2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003ba4:	f04f 0015 	mov.w	r0, #21
20003ba8:	f7ff fe48 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003bac:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003bb0:	f7ff fe26 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003bb4:	46bd      	mov	sp, r7
20003bb6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bba:	4685      	mov	sp, r0
20003bbc:	4770      	bx	lr
20003bbe:	bf00      	nop

20003bc0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003bc0:	4668      	mov	r0, sp
20003bc2:	f020 0107 	bic.w	r1, r0, #7
20003bc6:	468d      	mov	sp, r1
20003bc8:	b589      	push	{r0, r3, r7, lr}
20003bca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003bcc:	f04f 0016 	mov.w	r0, #22
20003bd0:	f7ff fe34 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003bd4:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003bd8:	f7ff fe12 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003bdc:	46bd      	mov	sp, r7
20003bde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003be2:	4685      	mov	sp, r0
20003be4:	4770      	bx	lr
20003be6:	bf00      	nop

20003be8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003be8:	4668      	mov	r0, sp
20003bea:	f020 0107 	bic.w	r1, r0, #7
20003bee:	468d      	mov	sp, r1
20003bf0:	b589      	push	{r0, r3, r7, lr}
20003bf2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20003bf4:	f04f 0017 	mov.w	r0, #23
20003bf8:	f7ff fe20 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20003bfc:	f04f 008d 	mov.w	r0, #141	; 0x8d
20003c00:	f7ff fdfe 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003c04:	46bd      	mov	sp, r7
20003c06:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c0a:	4685      	mov	sp, r0
20003c0c:	4770      	bx	lr
20003c0e:	bf00      	nop

20003c10 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003c10:	4668      	mov	r0, sp
20003c12:	f020 0107 	bic.w	r1, r0, #7
20003c16:	468d      	mov	sp, r1
20003c18:	b589      	push	{r0, r3, r7, lr}
20003c1a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20003c1c:	f04f 0018 	mov.w	r0, #24
20003c20:	f7ff fe0c 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003c24:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003c28:	f7ff fdea 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003c2c:	46bd      	mov	sp, r7
20003c2e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c32:	4685      	mov	sp, r0
20003c34:	4770      	bx	lr
20003c36:	bf00      	nop

20003c38 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003c38:	4668      	mov	r0, sp
20003c3a:	f020 0107 	bic.w	r1, r0, #7
20003c3e:	468d      	mov	sp, r1
20003c40:	b589      	push	{r0, r3, r7, lr}
20003c42:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003c44:	f04f 0019 	mov.w	r0, #25
20003c48:	f7ff fdf8 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20003c4c:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003c50:	f7ff fdd6 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003c54:	46bd      	mov	sp, r7
20003c56:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c5a:	4685      	mov	sp, r0
20003c5c:	4770      	bx	lr
20003c5e:	bf00      	nop

20003c60 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003c60:	4668      	mov	r0, sp
20003c62:	f020 0107 	bic.w	r1, r0, #7
20003c66:	468d      	mov	sp, r1
20003c68:	b589      	push	{r0, r3, r7, lr}
20003c6a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003c6c:	f04f 001a 	mov.w	r0, #26
20003c70:	f7ff fde4 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003c74:	f04f 0090 	mov.w	r0, #144	; 0x90
20003c78:	f7ff fdc2 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003c7c:	46bd      	mov	sp, r7
20003c7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c82:	4685      	mov	sp, r0
20003c84:	4770      	bx	lr
20003c86:	bf00      	nop

20003c88 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003c88:	4668      	mov	r0, sp
20003c8a:	f020 0107 	bic.w	r1, r0, #7
20003c8e:	468d      	mov	sp, r1
20003c90:	b589      	push	{r0, r3, r7, lr}
20003c92:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003c94:	f04f 001b 	mov.w	r0, #27
20003c98:	f7ff fdd0 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003c9c:	f04f 0091 	mov.w	r0, #145	; 0x91
20003ca0:	f7ff fdae 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003ca4:	46bd      	mov	sp, r7
20003ca6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003caa:	4685      	mov	sp, r0
20003cac:	4770      	bx	lr
20003cae:	bf00      	nop

20003cb0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003cb0:	4668      	mov	r0, sp
20003cb2:	f020 0107 	bic.w	r1, r0, #7
20003cb6:	468d      	mov	sp, r1
20003cb8:	b589      	push	{r0, r3, r7, lr}
20003cba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003cbc:	f04f 001c 	mov.w	r0, #28
20003cc0:	f7ff fdbc 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003cc4:	f04f 0092 	mov.w	r0, #146	; 0x92
20003cc8:	f7ff fd9a 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003ccc:	46bd      	mov	sp, r7
20003cce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cd2:	4685      	mov	sp, r0
20003cd4:	4770      	bx	lr
20003cd6:	bf00      	nop

20003cd8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003cd8:	4668      	mov	r0, sp
20003cda:	f020 0107 	bic.w	r1, r0, #7
20003cde:	468d      	mov	sp, r1
20003ce0:	b589      	push	{r0, r3, r7, lr}
20003ce2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003ce4:	f04f 001d 	mov.w	r0, #29
20003ce8:	f7ff fda8 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003cec:	f04f 0093 	mov.w	r0, #147	; 0x93
20003cf0:	f7ff fd86 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003cf4:	46bd      	mov	sp, r7
20003cf6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cfa:	4685      	mov	sp, r0
20003cfc:	4770      	bx	lr
20003cfe:	bf00      	nop

20003d00 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003d00:	4668      	mov	r0, sp
20003d02:	f020 0107 	bic.w	r1, r0, #7
20003d06:	468d      	mov	sp, r1
20003d08:	b589      	push	{r0, r3, r7, lr}
20003d0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20003d0c:	f04f 001e 	mov.w	r0, #30
20003d10:	f7ff fd94 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20003d14:	f04f 0094 	mov.w	r0, #148	; 0x94
20003d18:	f7ff fd72 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003d1c:	46bd      	mov	sp, r7
20003d1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d22:	4685      	mov	sp, r0
20003d24:	4770      	bx	lr
20003d26:	bf00      	nop

20003d28 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003d28:	4668      	mov	r0, sp
20003d2a:	f020 0107 	bic.w	r1, r0, #7
20003d2e:	468d      	mov	sp, r1
20003d30:	b589      	push	{r0, r3, r7, lr}
20003d32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003d34:	f04f 001f 	mov.w	r0, #31
20003d38:	f7ff fd80 	bl	2000383c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20003d3c:	f04f 0095 	mov.w	r0, #149	; 0x95
20003d40:	f7ff fd5e 	bl	20003800 <NVIC_ClearPendingIRQ>
}
20003d44:	46bd      	mov	sp, r7
20003d46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d4a:	4685      	mov	sp, r0
20003d4c:	4770      	bx	lr
20003d4e:	bf00      	nop

20003d50 <__aeabi_drsub>:
20003d50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003d54:	e002      	b.n	20003d5c <__adddf3>
20003d56:	bf00      	nop

20003d58 <__aeabi_dsub>:
20003d58:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003d5c <__adddf3>:
20003d5c:	b530      	push	{r4, r5, lr}
20003d5e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003d62:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003d66:	ea94 0f05 	teq	r4, r5
20003d6a:	bf08      	it	eq
20003d6c:	ea90 0f02 	teqeq	r0, r2
20003d70:	bf1f      	itttt	ne
20003d72:	ea54 0c00 	orrsne.w	ip, r4, r0
20003d76:	ea55 0c02 	orrsne.w	ip, r5, r2
20003d7a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003d7e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003d82:	f000 80e2 	beq.w	20003f4a <__adddf3+0x1ee>
20003d86:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003d8a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003d8e:	bfb8      	it	lt
20003d90:	426d      	neglt	r5, r5
20003d92:	dd0c      	ble.n	20003dae <__adddf3+0x52>
20003d94:	442c      	add	r4, r5
20003d96:	ea80 0202 	eor.w	r2, r0, r2
20003d9a:	ea81 0303 	eor.w	r3, r1, r3
20003d9e:	ea82 0000 	eor.w	r0, r2, r0
20003da2:	ea83 0101 	eor.w	r1, r3, r1
20003da6:	ea80 0202 	eor.w	r2, r0, r2
20003daa:	ea81 0303 	eor.w	r3, r1, r3
20003dae:	2d36      	cmp	r5, #54	; 0x36
20003db0:	bf88      	it	hi
20003db2:	bd30      	pophi	{r4, r5, pc}
20003db4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003db8:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003dbc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003dc0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003dc4:	d002      	beq.n	20003dcc <__adddf3+0x70>
20003dc6:	4240      	negs	r0, r0
20003dc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003dcc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003dd0:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003dd4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003dd8:	d002      	beq.n	20003de0 <__adddf3+0x84>
20003dda:	4252      	negs	r2, r2
20003ddc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003de0:	ea94 0f05 	teq	r4, r5
20003de4:	f000 80a7 	beq.w	20003f36 <__adddf3+0x1da>
20003de8:	f1a4 0401 	sub.w	r4, r4, #1
20003dec:	f1d5 0e20 	rsbs	lr, r5, #32
20003df0:	db0d      	blt.n	20003e0e <__adddf3+0xb2>
20003df2:	fa02 fc0e 	lsl.w	ip, r2, lr
20003df6:	fa22 f205 	lsr.w	r2, r2, r5
20003dfa:	1880      	adds	r0, r0, r2
20003dfc:	f141 0100 	adc.w	r1, r1, #0
20003e00:	fa03 f20e 	lsl.w	r2, r3, lr
20003e04:	1880      	adds	r0, r0, r2
20003e06:	fa43 f305 	asr.w	r3, r3, r5
20003e0a:	4159      	adcs	r1, r3
20003e0c:	e00e      	b.n	20003e2c <__adddf3+0xd0>
20003e0e:	f1a5 0520 	sub.w	r5, r5, #32
20003e12:	f10e 0e20 	add.w	lr, lr, #32
20003e16:	2a01      	cmp	r2, #1
20003e18:	fa03 fc0e 	lsl.w	ip, r3, lr
20003e1c:	bf28      	it	cs
20003e1e:	f04c 0c02 	orrcs.w	ip, ip, #2
20003e22:	fa43 f305 	asr.w	r3, r3, r5
20003e26:	18c0      	adds	r0, r0, r3
20003e28:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20003e2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003e30:	d507      	bpl.n	20003e42 <__adddf3+0xe6>
20003e32:	f04f 0e00 	mov.w	lr, #0
20003e36:	f1dc 0c00 	rsbs	ip, ip, #0
20003e3a:	eb7e 0000 	sbcs.w	r0, lr, r0
20003e3e:	eb6e 0101 	sbc.w	r1, lr, r1
20003e42:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003e46:	d31b      	bcc.n	20003e80 <__adddf3+0x124>
20003e48:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20003e4c:	d30c      	bcc.n	20003e68 <__adddf3+0x10c>
20003e4e:	0849      	lsrs	r1, r1, #1
20003e50:	ea5f 0030 	movs.w	r0, r0, rrx
20003e54:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003e58:	f104 0401 	add.w	r4, r4, #1
20003e5c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003e60:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003e64:	f080 809a 	bcs.w	20003f9c <__adddf3+0x240>
20003e68:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003e6c:	bf08      	it	eq
20003e6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003e72:	f150 0000 	adcs.w	r0, r0, #0
20003e76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003e7a:	ea41 0105 	orr.w	r1, r1, r5
20003e7e:	bd30      	pop	{r4, r5, pc}
20003e80:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003e84:	4140      	adcs	r0, r0
20003e86:	eb41 0101 	adc.w	r1, r1, r1
20003e8a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003e8e:	f1a4 0401 	sub.w	r4, r4, #1
20003e92:	d1e9      	bne.n	20003e68 <__adddf3+0x10c>
20003e94:	f091 0f00 	teq	r1, #0
20003e98:	bf04      	itt	eq
20003e9a:	4601      	moveq	r1, r0
20003e9c:	2000      	moveq	r0, #0
20003e9e:	fab1 f381 	clz	r3, r1
20003ea2:	bf08      	it	eq
20003ea4:	3320      	addeq	r3, #32
20003ea6:	f1a3 030b 	sub.w	r3, r3, #11
20003eaa:	f1b3 0220 	subs.w	r2, r3, #32
20003eae:	da0c      	bge.n	20003eca <__adddf3+0x16e>
20003eb0:	320c      	adds	r2, #12
20003eb2:	dd08      	ble.n	20003ec6 <__adddf3+0x16a>
20003eb4:	f102 0c14 	add.w	ip, r2, #20
20003eb8:	f1c2 020c 	rsb	r2, r2, #12
20003ebc:	fa01 f00c 	lsl.w	r0, r1, ip
20003ec0:	fa21 f102 	lsr.w	r1, r1, r2
20003ec4:	e00c      	b.n	20003ee0 <__adddf3+0x184>
20003ec6:	f102 0214 	add.w	r2, r2, #20
20003eca:	bfd8      	it	le
20003ecc:	f1c2 0c20 	rsble	ip, r2, #32
20003ed0:	fa01 f102 	lsl.w	r1, r1, r2
20003ed4:	fa20 fc0c 	lsr.w	ip, r0, ip
20003ed8:	bfdc      	itt	le
20003eda:	ea41 010c 	orrle.w	r1, r1, ip
20003ede:	4090      	lslle	r0, r2
20003ee0:	1ae4      	subs	r4, r4, r3
20003ee2:	bfa2      	ittt	ge
20003ee4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003ee8:	4329      	orrge	r1, r5
20003eea:	bd30      	popge	{r4, r5, pc}
20003eec:	ea6f 0404 	mvn.w	r4, r4
20003ef0:	3c1f      	subs	r4, #31
20003ef2:	da1c      	bge.n	20003f2e <__adddf3+0x1d2>
20003ef4:	340c      	adds	r4, #12
20003ef6:	dc0e      	bgt.n	20003f16 <__adddf3+0x1ba>
20003ef8:	f104 0414 	add.w	r4, r4, #20
20003efc:	f1c4 0220 	rsb	r2, r4, #32
20003f00:	fa20 f004 	lsr.w	r0, r0, r4
20003f04:	fa01 f302 	lsl.w	r3, r1, r2
20003f08:	ea40 0003 	orr.w	r0, r0, r3
20003f0c:	fa21 f304 	lsr.w	r3, r1, r4
20003f10:	ea45 0103 	orr.w	r1, r5, r3
20003f14:	bd30      	pop	{r4, r5, pc}
20003f16:	f1c4 040c 	rsb	r4, r4, #12
20003f1a:	f1c4 0220 	rsb	r2, r4, #32
20003f1e:	fa20 f002 	lsr.w	r0, r0, r2
20003f22:	fa01 f304 	lsl.w	r3, r1, r4
20003f26:	ea40 0003 	orr.w	r0, r0, r3
20003f2a:	4629      	mov	r1, r5
20003f2c:	bd30      	pop	{r4, r5, pc}
20003f2e:	fa21 f004 	lsr.w	r0, r1, r4
20003f32:	4629      	mov	r1, r5
20003f34:	bd30      	pop	{r4, r5, pc}
20003f36:	f094 0f00 	teq	r4, #0
20003f3a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003f3e:	bf06      	itte	eq
20003f40:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003f44:	3401      	addeq	r4, #1
20003f46:	3d01      	subne	r5, #1
20003f48:	e74e      	b.n	20003de8 <__adddf3+0x8c>
20003f4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003f4e:	bf18      	it	ne
20003f50:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003f54:	d029      	beq.n	20003faa <__adddf3+0x24e>
20003f56:	ea94 0f05 	teq	r4, r5
20003f5a:	bf08      	it	eq
20003f5c:	ea90 0f02 	teqeq	r0, r2
20003f60:	d005      	beq.n	20003f6e <__adddf3+0x212>
20003f62:	ea54 0c00 	orrs.w	ip, r4, r0
20003f66:	bf04      	itt	eq
20003f68:	4619      	moveq	r1, r3
20003f6a:	4610      	moveq	r0, r2
20003f6c:	bd30      	pop	{r4, r5, pc}
20003f6e:	ea91 0f03 	teq	r1, r3
20003f72:	bf1e      	ittt	ne
20003f74:	2100      	movne	r1, #0
20003f76:	2000      	movne	r0, #0
20003f78:	bd30      	popne	{r4, r5, pc}
20003f7a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003f7e:	d105      	bne.n	20003f8c <__adddf3+0x230>
20003f80:	0040      	lsls	r0, r0, #1
20003f82:	4149      	adcs	r1, r1
20003f84:	bf28      	it	cs
20003f86:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003f8a:	bd30      	pop	{r4, r5, pc}
20003f8c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003f90:	bf3c      	itt	cc
20003f92:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003f96:	bd30      	popcc	{r4, r5, pc}
20003f98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003f9c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003fa0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003fa4:	f04f 0000 	mov.w	r0, #0
20003fa8:	bd30      	pop	{r4, r5, pc}
20003faa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003fae:	bf1a      	itte	ne
20003fb0:	4619      	movne	r1, r3
20003fb2:	4610      	movne	r0, r2
20003fb4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003fb8:	bf1c      	itt	ne
20003fba:	460b      	movne	r3, r1
20003fbc:	4602      	movne	r2, r0
20003fbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003fc2:	bf06      	itte	eq
20003fc4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003fc8:	ea91 0f03 	teqeq	r1, r3
20003fcc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003fd0:	bd30      	pop	{r4, r5, pc}
20003fd2:	bf00      	nop

20003fd4 <__aeabi_ui2d>:
20003fd4:	f090 0f00 	teq	r0, #0
20003fd8:	bf04      	itt	eq
20003fda:	2100      	moveq	r1, #0
20003fdc:	4770      	bxeq	lr
20003fde:	b530      	push	{r4, r5, lr}
20003fe0:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003fe4:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003fe8:	f04f 0500 	mov.w	r5, #0
20003fec:	f04f 0100 	mov.w	r1, #0
20003ff0:	e750      	b.n	20003e94 <__adddf3+0x138>
20003ff2:	bf00      	nop

20003ff4 <__aeabi_i2d>:
20003ff4:	f090 0f00 	teq	r0, #0
20003ff8:	bf04      	itt	eq
20003ffa:	2100      	moveq	r1, #0
20003ffc:	4770      	bxeq	lr
20003ffe:	b530      	push	{r4, r5, lr}
20004000:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004004:	f104 0432 	add.w	r4, r4, #50	; 0x32
20004008:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
2000400c:	bf48      	it	mi
2000400e:	4240      	negmi	r0, r0
20004010:	f04f 0100 	mov.w	r1, #0
20004014:	e73e      	b.n	20003e94 <__adddf3+0x138>
20004016:	bf00      	nop

20004018 <__aeabi_f2d>:
20004018:	0042      	lsls	r2, r0, #1
2000401a:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000401e:	ea4f 0131 	mov.w	r1, r1, rrx
20004022:	ea4f 7002 	mov.w	r0, r2, lsl #28
20004026:	bf1f      	itttt	ne
20004028:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
2000402c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20004030:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20004034:	4770      	bxne	lr
20004036:	f092 0f00 	teq	r2, #0
2000403a:	bf14      	ite	ne
2000403c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20004040:	4770      	bxeq	lr
20004042:	b530      	push	{r4, r5, lr}
20004044:	f44f 7460 	mov.w	r4, #896	; 0x380
20004048:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000404c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20004050:	e720      	b.n	20003e94 <__adddf3+0x138>
20004052:	bf00      	nop

20004054 <__aeabi_ul2d>:
20004054:	ea50 0201 	orrs.w	r2, r0, r1
20004058:	bf08      	it	eq
2000405a:	4770      	bxeq	lr
2000405c:	b530      	push	{r4, r5, lr}
2000405e:	f04f 0500 	mov.w	r5, #0
20004062:	e00a      	b.n	2000407a <__aeabi_l2d+0x16>

20004064 <__aeabi_l2d>:
20004064:	ea50 0201 	orrs.w	r2, r0, r1
20004068:	bf08      	it	eq
2000406a:	4770      	bxeq	lr
2000406c:	b530      	push	{r4, r5, lr}
2000406e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20004072:	d502      	bpl.n	2000407a <__aeabi_l2d+0x16>
20004074:	4240      	negs	r0, r0
20004076:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000407a:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000407e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20004082:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20004086:	f43f aedc 	beq.w	20003e42 <__adddf3+0xe6>
2000408a:	f04f 0203 	mov.w	r2, #3
2000408e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004092:	bf18      	it	ne
20004094:	3203      	addne	r2, #3
20004096:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000409a:	bf18      	it	ne
2000409c:	3203      	addne	r2, #3
2000409e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
200040a2:	f1c2 0320 	rsb	r3, r2, #32
200040a6:	fa00 fc03 	lsl.w	ip, r0, r3
200040aa:	fa20 f002 	lsr.w	r0, r0, r2
200040ae:	fa01 fe03 	lsl.w	lr, r1, r3
200040b2:	ea40 000e 	orr.w	r0, r0, lr
200040b6:	fa21 f102 	lsr.w	r1, r1, r2
200040ba:	4414      	add	r4, r2
200040bc:	e6c1      	b.n	20003e42 <__adddf3+0xe6>
200040be:	bf00      	nop

200040c0 <__aeabi_dmul>:
200040c0:	b570      	push	{r4, r5, r6, lr}
200040c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
200040c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200040ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200040ce:	bf1d      	ittte	ne
200040d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200040d4:	ea94 0f0c 	teqne	r4, ip
200040d8:	ea95 0f0c 	teqne	r5, ip
200040dc:	f000 f8de 	bleq	2000429c <__aeabi_dmul+0x1dc>
200040e0:	442c      	add	r4, r5
200040e2:	ea81 0603 	eor.w	r6, r1, r3
200040e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200040ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200040ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200040f2:	bf18      	it	ne
200040f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200040f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200040fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20004100:	d038      	beq.n	20004174 <__aeabi_dmul+0xb4>
20004102:	fba0 ce02 	umull	ip, lr, r0, r2
20004106:	f04f 0500 	mov.w	r5, #0
2000410a:	fbe1 e502 	umlal	lr, r5, r1, r2
2000410e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20004112:	fbe0 e503 	umlal	lr, r5, r0, r3
20004116:	f04f 0600 	mov.w	r6, #0
2000411a:	fbe1 5603 	umlal	r5, r6, r1, r3
2000411e:	f09c 0f00 	teq	ip, #0
20004122:	bf18      	it	ne
20004124:	f04e 0e01 	orrne.w	lr, lr, #1
20004128:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
2000412c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20004130:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20004134:	d204      	bcs.n	20004140 <__aeabi_dmul+0x80>
20004136:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000413a:	416d      	adcs	r5, r5
2000413c:	eb46 0606 	adc.w	r6, r6, r6
20004140:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20004144:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20004148:	ea4f 20c5 	mov.w	r0, r5, lsl #11
2000414c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20004150:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20004154:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004158:	bf88      	it	hi
2000415a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000415e:	d81e      	bhi.n	2000419e <__aeabi_dmul+0xde>
20004160:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20004164:	bf08      	it	eq
20004166:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000416a:	f150 0000 	adcs.w	r0, r0, #0
2000416e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004172:	bd70      	pop	{r4, r5, r6, pc}
20004174:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20004178:	ea46 0101 	orr.w	r1, r6, r1
2000417c:	ea40 0002 	orr.w	r0, r0, r2
20004180:	ea81 0103 	eor.w	r1, r1, r3
20004184:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20004188:	bfc2      	ittt	gt
2000418a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000418e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20004192:	bd70      	popgt	{r4, r5, r6, pc}
20004194:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004198:	f04f 0e00 	mov.w	lr, #0
2000419c:	3c01      	subs	r4, #1
2000419e:	f300 80ab 	bgt.w	200042f8 <__aeabi_dmul+0x238>
200041a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
200041a6:	bfde      	ittt	le
200041a8:	2000      	movle	r0, #0
200041aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
200041ae:	bd70      	pople	{r4, r5, r6, pc}
200041b0:	f1c4 0400 	rsb	r4, r4, #0
200041b4:	3c20      	subs	r4, #32
200041b6:	da35      	bge.n	20004224 <__aeabi_dmul+0x164>
200041b8:	340c      	adds	r4, #12
200041ba:	dc1b      	bgt.n	200041f4 <__aeabi_dmul+0x134>
200041bc:	f104 0414 	add.w	r4, r4, #20
200041c0:	f1c4 0520 	rsb	r5, r4, #32
200041c4:	fa00 f305 	lsl.w	r3, r0, r5
200041c8:	fa20 f004 	lsr.w	r0, r0, r4
200041cc:	fa01 f205 	lsl.w	r2, r1, r5
200041d0:	ea40 0002 	orr.w	r0, r0, r2
200041d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200041d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200041dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200041e0:	fa21 f604 	lsr.w	r6, r1, r4
200041e4:	eb42 0106 	adc.w	r1, r2, r6
200041e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200041ec:	bf08      	it	eq
200041ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200041f2:	bd70      	pop	{r4, r5, r6, pc}
200041f4:	f1c4 040c 	rsb	r4, r4, #12
200041f8:	f1c4 0520 	rsb	r5, r4, #32
200041fc:	fa00 f304 	lsl.w	r3, r0, r4
20004200:	fa20 f005 	lsr.w	r0, r0, r5
20004204:	fa01 f204 	lsl.w	r2, r1, r4
20004208:	ea40 0002 	orr.w	r0, r0, r2
2000420c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004210:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004214:	f141 0100 	adc.w	r1, r1, #0
20004218:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000421c:	bf08      	it	eq
2000421e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004222:	bd70      	pop	{r4, r5, r6, pc}
20004224:	f1c4 0520 	rsb	r5, r4, #32
20004228:	fa00 f205 	lsl.w	r2, r0, r5
2000422c:	ea4e 0e02 	orr.w	lr, lr, r2
20004230:	fa20 f304 	lsr.w	r3, r0, r4
20004234:	fa01 f205 	lsl.w	r2, r1, r5
20004238:	ea43 0302 	orr.w	r3, r3, r2
2000423c:	fa21 f004 	lsr.w	r0, r1, r4
20004240:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004244:	fa21 f204 	lsr.w	r2, r1, r4
20004248:	ea20 0002 	bic.w	r0, r0, r2
2000424c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20004250:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004254:	bf08      	it	eq
20004256:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000425a:	bd70      	pop	{r4, r5, r6, pc}
2000425c:	f094 0f00 	teq	r4, #0
20004260:	d10f      	bne.n	20004282 <__aeabi_dmul+0x1c2>
20004262:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20004266:	0040      	lsls	r0, r0, #1
20004268:	eb41 0101 	adc.w	r1, r1, r1
2000426c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004270:	bf08      	it	eq
20004272:	3c01      	subeq	r4, #1
20004274:	d0f7      	beq.n	20004266 <__aeabi_dmul+0x1a6>
20004276:	ea41 0106 	orr.w	r1, r1, r6
2000427a:	f095 0f00 	teq	r5, #0
2000427e:	bf18      	it	ne
20004280:	4770      	bxne	lr
20004282:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20004286:	0052      	lsls	r2, r2, #1
20004288:	eb43 0303 	adc.w	r3, r3, r3
2000428c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20004290:	bf08      	it	eq
20004292:	3d01      	subeq	r5, #1
20004294:	d0f7      	beq.n	20004286 <__aeabi_dmul+0x1c6>
20004296:	ea43 0306 	orr.w	r3, r3, r6
2000429a:	4770      	bx	lr
2000429c:	ea94 0f0c 	teq	r4, ip
200042a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200042a4:	bf18      	it	ne
200042a6:	ea95 0f0c 	teqne	r5, ip
200042aa:	d00c      	beq.n	200042c6 <__aeabi_dmul+0x206>
200042ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200042b0:	bf18      	it	ne
200042b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200042b6:	d1d1      	bne.n	2000425c <__aeabi_dmul+0x19c>
200042b8:	ea81 0103 	eor.w	r1, r1, r3
200042bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200042c0:	f04f 0000 	mov.w	r0, #0
200042c4:	bd70      	pop	{r4, r5, r6, pc}
200042c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200042ca:	bf06      	itte	eq
200042cc:	4610      	moveq	r0, r2
200042ce:	4619      	moveq	r1, r3
200042d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200042d4:	d019      	beq.n	2000430a <__aeabi_dmul+0x24a>
200042d6:	ea94 0f0c 	teq	r4, ip
200042da:	d102      	bne.n	200042e2 <__aeabi_dmul+0x222>
200042dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200042e0:	d113      	bne.n	2000430a <__aeabi_dmul+0x24a>
200042e2:	ea95 0f0c 	teq	r5, ip
200042e6:	d105      	bne.n	200042f4 <__aeabi_dmul+0x234>
200042e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200042ec:	bf1c      	itt	ne
200042ee:	4610      	movne	r0, r2
200042f0:	4619      	movne	r1, r3
200042f2:	d10a      	bne.n	2000430a <__aeabi_dmul+0x24a>
200042f4:	ea81 0103 	eor.w	r1, r1, r3
200042f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200042fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20004300:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004304:	f04f 0000 	mov.w	r0, #0
20004308:	bd70      	pop	{r4, r5, r6, pc}
2000430a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000430e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20004312:	bd70      	pop	{r4, r5, r6, pc}

20004314 <__aeabi_ddiv>:
20004314:	b570      	push	{r4, r5, r6, lr}
20004316:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000431a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000431e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20004322:	bf1d      	ittte	ne
20004324:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004328:	ea94 0f0c 	teqne	r4, ip
2000432c:	ea95 0f0c 	teqne	r5, ip
20004330:	f000 f8a7 	bleq	20004482 <__aeabi_ddiv+0x16e>
20004334:	eba4 0405 	sub.w	r4, r4, r5
20004338:	ea81 0e03 	eor.w	lr, r1, r3
2000433c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20004340:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004344:	f000 8088 	beq.w	20004458 <__aeabi_ddiv+0x144>
20004348:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000434c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20004350:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20004354:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20004358:	ea4f 2202 	mov.w	r2, r2, lsl #8
2000435c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20004360:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20004364:	ea4f 2600 	mov.w	r6, r0, lsl #8
20004368:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
2000436c:	429d      	cmp	r5, r3
2000436e:	bf08      	it	eq
20004370:	4296      	cmpeq	r6, r2
20004372:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20004376:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000437a:	d202      	bcs.n	20004382 <__aeabi_ddiv+0x6e>
2000437c:	085b      	lsrs	r3, r3, #1
2000437e:	ea4f 0232 	mov.w	r2, r2, rrx
20004382:	1ab6      	subs	r6, r6, r2
20004384:	eb65 0503 	sbc.w	r5, r5, r3
20004388:	085b      	lsrs	r3, r3, #1
2000438a:	ea4f 0232 	mov.w	r2, r2, rrx
2000438e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20004392:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20004396:	ebb6 0e02 	subs.w	lr, r6, r2
2000439a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000439e:	bf22      	ittt	cs
200043a0:	1ab6      	subcs	r6, r6, r2
200043a2:	4675      	movcs	r5, lr
200043a4:	ea40 000c 	orrcs.w	r0, r0, ip
200043a8:	085b      	lsrs	r3, r3, #1
200043aa:	ea4f 0232 	mov.w	r2, r2, rrx
200043ae:	ebb6 0e02 	subs.w	lr, r6, r2
200043b2:	eb75 0e03 	sbcs.w	lr, r5, r3
200043b6:	bf22      	ittt	cs
200043b8:	1ab6      	subcs	r6, r6, r2
200043ba:	4675      	movcs	r5, lr
200043bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200043c0:	085b      	lsrs	r3, r3, #1
200043c2:	ea4f 0232 	mov.w	r2, r2, rrx
200043c6:	ebb6 0e02 	subs.w	lr, r6, r2
200043ca:	eb75 0e03 	sbcs.w	lr, r5, r3
200043ce:	bf22      	ittt	cs
200043d0:	1ab6      	subcs	r6, r6, r2
200043d2:	4675      	movcs	r5, lr
200043d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200043d8:	085b      	lsrs	r3, r3, #1
200043da:	ea4f 0232 	mov.w	r2, r2, rrx
200043de:	ebb6 0e02 	subs.w	lr, r6, r2
200043e2:	eb75 0e03 	sbcs.w	lr, r5, r3
200043e6:	bf22      	ittt	cs
200043e8:	1ab6      	subcs	r6, r6, r2
200043ea:	4675      	movcs	r5, lr
200043ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200043f0:	ea55 0e06 	orrs.w	lr, r5, r6
200043f4:	d018      	beq.n	20004428 <__aeabi_ddiv+0x114>
200043f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
200043fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200043fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
20004402:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20004406:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000440a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000440e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20004412:	d1c0      	bne.n	20004396 <__aeabi_ddiv+0x82>
20004414:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004418:	d10b      	bne.n	20004432 <__aeabi_ddiv+0x11e>
2000441a:	ea41 0100 	orr.w	r1, r1, r0
2000441e:	f04f 0000 	mov.w	r0, #0
20004422:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20004426:	e7b6      	b.n	20004396 <__aeabi_ddiv+0x82>
20004428:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000442c:	bf04      	itt	eq
2000442e:	4301      	orreq	r1, r0
20004430:	2000      	moveq	r0, #0
20004432:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004436:	bf88      	it	hi
20004438:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000443c:	f63f aeaf 	bhi.w	2000419e <__aeabi_dmul+0xde>
20004440:	ebb5 0c03 	subs.w	ip, r5, r3
20004444:	bf04      	itt	eq
20004446:	ebb6 0c02 	subseq.w	ip, r6, r2
2000444a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000444e:	f150 0000 	adcs.w	r0, r0, #0
20004452:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004456:	bd70      	pop	{r4, r5, r6, pc}
20004458:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
2000445c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20004460:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20004464:	bfc2      	ittt	gt
20004466:	ebd4 050c 	rsbsgt	r5, r4, ip
2000446a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000446e:	bd70      	popgt	{r4, r5, r6, pc}
20004470:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004474:	f04f 0e00 	mov.w	lr, #0
20004478:	3c01      	subs	r4, #1
2000447a:	e690      	b.n	2000419e <__aeabi_dmul+0xde>
2000447c:	ea45 0e06 	orr.w	lr, r5, r6
20004480:	e68d      	b.n	2000419e <__aeabi_dmul+0xde>
20004482:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004486:	ea94 0f0c 	teq	r4, ip
2000448a:	bf08      	it	eq
2000448c:	ea95 0f0c 	teqeq	r5, ip
20004490:	f43f af3b 	beq.w	2000430a <__aeabi_dmul+0x24a>
20004494:	ea94 0f0c 	teq	r4, ip
20004498:	d10a      	bne.n	200044b0 <__aeabi_ddiv+0x19c>
2000449a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000449e:	f47f af34 	bne.w	2000430a <__aeabi_dmul+0x24a>
200044a2:	ea95 0f0c 	teq	r5, ip
200044a6:	f47f af25 	bne.w	200042f4 <__aeabi_dmul+0x234>
200044aa:	4610      	mov	r0, r2
200044ac:	4619      	mov	r1, r3
200044ae:	e72c      	b.n	2000430a <__aeabi_dmul+0x24a>
200044b0:	ea95 0f0c 	teq	r5, ip
200044b4:	d106      	bne.n	200044c4 <__aeabi_ddiv+0x1b0>
200044b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200044ba:	f43f aefd 	beq.w	200042b8 <__aeabi_dmul+0x1f8>
200044be:	4610      	mov	r0, r2
200044c0:	4619      	mov	r1, r3
200044c2:	e722      	b.n	2000430a <__aeabi_dmul+0x24a>
200044c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200044c8:	bf18      	it	ne
200044ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200044ce:	f47f aec5 	bne.w	2000425c <__aeabi_dmul+0x19c>
200044d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200044d6:	f47f af0d 	bne.w	200042f4 <__aeabi_dmul+0x234>
200044da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200044de:	f47f aeeb 	bne.w	200042b8 <__aeabi_dmul+0x1f8>
200044e2:	e712      	b.n	2000430a <__aeabi_dmul+0x24a>

200044e4 <__aeabi_d2uiz>:
200044e4:	004a      	lsls	r2, r1, #1
200044e6:	d211      	bcs.n	2000450c <__aeabi_d2uiz+0x28>
200044e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200044ec:	d211      	bcs.n	20004512 <__aeabi_d2uiz+0x2e>
200044ee:	d50d      	bpl.n	2000450c <__aeabi_d2uiz+0x28>
200044f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200044f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200044f8:	d40e      	bmi.n	20004518 <__aeabi_d2uiz+0x34>
200044fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200044fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20004502:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20004506:	fa23 f002 	lsr.w	r0, r3, r2
2000450a:	4770      	bx	lr
2000450c:	f04f 0000 	mov.w	r0, #0
20004510:	4770      	bx	lr
20004512:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20004516:	d102      	bne.n	2000451e <__aeabi_d2uiz+0x3a>
20004518:	f04f 30ff 	mov.w	r0, #4294967295
2000451c:	4770      	bx	lr
2000451e:	f04f 0000 	mov.w	r0, #0
20004522:	4770      	bx	lr

20004524 <__libc_init_array>:
20004524:	b570      	push	{r4, r5, r6, lr}
20004526:	f64b 56f0 	movw	r6, #48624	; 0xbdf0
2000452a:	f64b 55f0 	movw	r5, #48624	; 0xbdf0
2000452e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004532:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004536:	1b76      	subs	r6, r6, r5
20004538:	10b6      	asrs	r6, r6, #2
2000453a:	d006      	beq.n	2000454a <__libc_init_array+0x26>
2000453c:	2400      	movs	r4, #0
2000453e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004542:	3401      	adds	r4, #1
20004544:	4798      	blx	r3
20004546:	42a6      	cmp	r6, r4
20004548:	d8f9      	bhi.n	2000453e <__libc_init_array+0x1a>
2000454a:	f64b 55f0 	movw	r5, #48624	; 0xbdf0
2000454e:	f64b 56f4 	movw	r6, #48628	; 0xbdf4
20004552:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004556:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000455a:	1b76      	subs	r6, r6, r5
2000455c:	f007 fc3c 	bl	2000bdd8 <_init>
20004560:	10b6      	asrs	r6, r6, #2
20004562:	d006      	beq.n	20004572 <__libc_init_array+0x4e>
20004564:	2400      	movs	r4, #0
20004566:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000456a:	3401      	adds	r4, #1
2000456c:	4798      	blx	r3
2000456e:	42a6      	cmp	r6, r4
20004570:	d8f9      	bhi.n	20004566 <__libc_init_array+0x42>
20004572:	bd70      	pop	{r4, r5, r6, pc}

20004574 <free>:
20004574:	f64b 632c 	movw	r3, #48684	; 0xbe2c
20004578:	4601      	mov	r1, r0
2000457a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000457e:	6818      	ldr	r0, [r3, #0]
20004580:	f004 beda 	b.w	20009338 <_free_r>

20004584 <malloc>:
20004584:	f64b 632c 	movw	r3, #48684	; 0xbe2c
20004588:	4601      	mov	r1, r0
2000458a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000458e:	6818      	ldr	r0, [r3, #0]
20004590:	f000 b800 	b.w	20004594 <_malloc_r>

20004594 <_malloc_r>:
20004594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004598:	f101 040b 	add.w	r4, r1, #11
2000459c:	2c16      	cmp	r4, #22
2000459e:	b083      	sub	sp, #12
200045a0:	4606      	mov	r6, r0
200045a2:	d82f      	bhi.n	20004604 <_malloc_r+0x70>
200045a4:	2300      	movs	r3, #0
200045a6:	2410      	movs	r4, #16
200045a8:	428c      	cmp	r4, r1
200045aa:	bf2c      	ite	cs
200045ac:	4619      	movcs	r1, r3
200045ae:	f043 0101 	orrcc.w	r1, r3, #1
200045b2:	2900      	cmp	r1, #0
200045b4:	d130      	bne.n	20004618 <_malloc_r+0x84>
200045b6:	4630      	mov	r0, r6
200045b8:	f000 fbf0 	bl	20004d9c <__malloc_lock>
200045bc:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200045c0:	d22e      	bcs.n	20004620 <_malloc_r+0x8c>
200045c2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200045c6:	f64b 7520 	movw	r5, #48928	; 0xbf20
200045ca:	f2c2 0500 	movt	r5, #8192	; 0x2000
200045ce:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200045d2:	68d3      	ldr	r3, [r2, #12]
200045d4:	4293      	cmp	r3, r2
200045d6:	f000 8206 	beq.w	200049e6 <_malloc_r+0x452>
200045da:	685a      	ldr	r2, [r3, #4]
200045dc:	f103 0508 	add.w	r5, r3, #8
200045e0:	68d9      	ldr	r1, [r3, #12]
200045e2:	4630      	mov	r0, r6
200045e4:	f022 0c03 	bic.w	ip, r2, #3
200045e8:	689a      	ldr	r2, [r3, #8]
200045ea:	4463      	add	r3, ip
200045ec:	685c      	ldr	r4, [r3, #4]
200045ee:	608a      	str	r2, [r1, #8]
200045f0:	f044 0401 	orr.w	r4, r4, #1
200045f4:	60d1      	str	r1, [r2, #12]
200045f6:	605c      	str	r4, [r3, #4]
200045f8:	f000 fbd2 	bl	20004da0 <__malloc_unlock>
200045fc:	4628      	mov	r0, r5
200045fe:	b003      	add	sp, #12
20004600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004604:	f024 0407 	bic.w	r4, r4, #7
20004608:	0fe3      	lsrs	r3, r4, #31
2000460a:	428c      	cmp	r4, r1
2000460c:	bf2c      	ite	cs
2000460e:	4619      	movcs	r1, r3
20004610:	f043 0101 	orrcc.w	r1, r3, #1
20004614:	2900      	cmp	r1, #0
20004616:	d0ce      	beq.n	200045b6 <_malloc_r+0x22>
20004618:	230c      	movs	r3, #12
2000461a:	2500      	movs	r5, #0
2000461c:	6033      	str	r3, [r6, #0]
2000461e:	e7ed      	b.n	200045fc <_malloc_r+0x68>
20004620:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004624:	bf04      	itt	eq
20004626:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000462a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000462e:	f040 8090 	bne.w	20004752 <_malloc_r+0x1be>
20004632:	f64b 7520 	movw	r5, #48928	; 0xbf20
20004636:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000463a:	1828      	adds	r0, r5, r0
2000463c:	68c3      	ldr	r3, [r0, #12]
2000463e:	4298      	cmp	r0, r3
20004640:	d106      	bne.n	20004650 <_malloc_r+0xbc>
20004642:	e00d      	b.n	20004660 <_malloc_r+0xcc>
20004644:	2a00      	cmp	r2, #0
20004646:	f280 816f 	bge.w	20004928 <_malloc_r+0x394>
2000464a:	68db      	ldr	r3, [r3, #12]
2000464c:	4298      	cmp	r0, r3
2000464e:	d007      	beq.n	20004660 <_malloc_r+0xcc>
20004650:	6859      	ldr	r1, [r3, #4]
20004652:	f021 0103 	bic.w	r1, r1, #3
20004656:	1b0a      	subs	r2, r1, r4
20004658:	2a0f      	cmp	r2, #15
2000465a:	ddf3      	ble.n	20004644 <_malloc_r+0xb0>
2000465c:	f10e 3eff 	add.w	lr, lr, #4294967295
20004660:	f10e 0e01 	add.w	lr, lr, #1
20004664:	f64b 7720 	movw	r7, #48928	; 0xbf20
20004668:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000466c:	f107 0108 	add.w	r1, r7, #8
20004670:	688b      	ldr	r3, [r1, #8]
20004672:	4299      	cmp	r1, r3
20004674:	bf08      	it	eq
20004676:	687a      	ldreq	r2, [r7, #4]
20004678:	d026      	beq.n	200046c8 <_malloc_r+0x134>
2000467a:	685a      	ldr	r2, [r3, #4]
2000467c:	f022 0c03 	bic.w	ip, r2, #3
20004680:	ebc4 020c 	rsb	r2, r4, ip
20004684:	2a0f      	cmp	r2, #15
20004686:	f300 8194 	bgt.w	200049b2 <_malloc_r+0x41e>
2000468a:	2a00      	cmp	r2, #0
2000468c:	60c9      	str	r1, [r1, #12]
2000468e:	6089      	str	r1, [r1, #8]
20004690:	f280 8099 	bge.w	200047c6 <_malloc_r+0x232>
20004694:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004698:	f080 8165 	bcs.w	20004966 <_malloc_r+0x3d2>
2000469c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200046a0:	f04f 0a01 	mov.w	sl, #1
200046a4:	687a      	ldr	r2, [r7, #4]
200046a6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200046aa:	ea4f 0cac 	mov.w	ip, ip, asr #2
200046ae:	fa0a fc0c 	lsl.w	ip, sl, ip
200046b2:	60d8      	str	r0, [r3, #12]
200046b4:	f8d0 8008 	ldr.w	r8, [r0, #8]
200046b8:	ea4c 0202 	orr.w	r2, ip, r2
200046bc:	607a      	str	r2, [r7, #4]
200046be:	f8c3 8008 	str.w	r8, [r3, #8]
200046c2:	f8c8 300c 	str.w	r3, [r8, #12]
200046c6:	6083      	str	r3, [r0, #8]
200046c8:	f04f 0c01 	mov.w	ip, #1
200046cc:	ea4f 03ae 	mov.w	r3, lr, asr #2
200046d0:	fa0c fc03 	lsl.w	ip, ip, r3
200046d4:	4594      	cmp	ip, r2
200046d6:	f200 8082 	bhi.w	200047de <_malloc_r+0x24a>
200046da:	ea12 0f0c 	tst.w	r2, ip
200046de:	d108      	bne.n	200046f2 <_malloc_r+0x15e>
200046e0:	f02e 0e03 	bic.w	lr, lr, #3
200046e4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200046e8:	f10e 0e04 	add.w	lr, lr, #4
200046ec:	ea12 0f0c 	tst.w	r2, ip
200046f0:	d0f8      	beq.n	200046e4 <_malloc_r+0x150>
200046f2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200046f6:	46f2      	mov	sl, lr
200046f8:	46c8      	mov	r8, r9
200046fa:	f8d8 300c 	ldr.w	r3, [r8, #12]
200046fe:	4598      	cmp	r8, r3
20004700:	d107      	bne.n	20004712 <_malloc_r+0x17e>
20004702:	e168      	b.n	200049d6 <_malloc_r+0x442>
20004704:	2a00      	cmp	r2, #0
20004706:	f280 8178 	bge.w	200049fa <_malloc_r+0x466>
2000470a:	68db      	ldr	r3, [r3, #12]
2000470c:	4598      	cmp	r8, r3
2000470e:	f000 8162 	beq.w	200049d6 <_malloc_r+0x442>
20004712:	6858      	ldr	r0, [r3, #4]
20004714:	f020 0003 	bic.w	r0, r0, #3
20004718:	1b02      	subs	r2, r0, r4
2000471a:	2a0f      	cmp	r2, #15
2000471c:	ddf2      	ble.n	20004704 <_malloc_r+0x170>
2000471e:	461d      	mov	r5, r3
20004720:	191f      	adds	r7, r3, r4
20004722:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004726:	f044 0e01 	orr.w	lr, r4, #1
2000472a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000472e:	4630      	mov	r0, r6
20004730:	50ba      	str	r2, [r7, r2]
20004732:	f042 0201 	orr.w	r2, r2, #1
20004736:	f8c3 e004 	str.w	lr, [r3, #4]
2000473a:	f8cc 4008 	str.w	r4, [ip, #8]
2000473e:	f8c4 c00c 	str.w	ip, [r4, #12]
20004742:	608f      	str	r7, [r1, #8]
20004744:	60cf      	str	r7, [r1, #12]
20004746:	607a      	str	r2, [r7, #4]
20004748:	60b9      	str	r1, [r7, #8]
2000474a:	60f9      	str	r1, [r7, #12]
2000474c:	f000 fb28 	bl	20004da0 <__malloc_unlock>
20004750:	e754      	b.n	200045fc <_malloc_r+0x68>
20004752:	f1be 0f04 	cmp.w	lr, #4
20004756:	bf9e      	ittt	ls
20004758:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000475c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004760:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004764:	f67f af65 	bls.w	20004632 <_malloc_r+0x9e>
20004768:	f1be 0f14 	cmp.w	lr, #20
2000476c:	bf9c      	itt	ls
2000476e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20004772:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004776:	f67f af5c 	bls.w	20004632 <_malloc_r+0x9e>
2000477a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000477e:	bf9e      	ittt	ls
20004780:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004784:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004788:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000478c:	f67f af51 	bls.w	20004632 <_malloc_r+0x9e>
20004790:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004794:	bf9e      	ittt	ls
20004796:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000479a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000479e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200047a2:	f67f af46 	bls.w	20004632 <_malloc_r+0x9e>
200047a6:	f240 5354 	movw	r3, #1364	; 0x554
200047aa:	459e      	cmp	lr, r3
200047ac:	bf95      	itete	ls
200047ae:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200047b2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200047b6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200047ba:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200047be:	bf98      	it	ls
200047c0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200047c4:	e735      	b.n	20004632 <_malloc_r+0x9e>
200047c6:	eb03 020c 	add.w	r2, r3, ip
200047ca:	f103 0508 	add.w	r5, r3, #8
200047ce:	4630      	mov	r0, r6
200047d0:	6853      	ldr	r3, [r2, #4]
200047d2:	f043 0301 	orr.w	r3, r3, #1
200047d6:	6053      	str	r3, [r2, #4]
200047d8:	f000 fae2 	bl	20004da0 <__malloc_unlock>
200047dc:	e70e      	b.n	200045fc <_malloc_r+0x68>
200047de:	f8d7 8008 	ldr.w	r8, [r7, #8]
200047e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200047e6:	f023 0903 	bic.w	r9, r3, #3
200047ea:	ebc4 0209 	rsb	r2, r4, r9
200047ee:	454c      	cmp	r4, r9
200047f0:	bf94      	ite	ls
200047f2:	2300      	movls	r3, #0
200047f4:	2301      	movhi	r3, #1
200047f6:	2a0f      	cmp	r2, #15
200047f8:	bfd8      	it	le
200047fa:	f043 0301 	orrle.w	r3, r3, #1
200047fe:	2b00      	cmp	r3, #0
20004800:	f000 80a1 	beq.w	20004946 <_malloc_r+0x3b2>
20004804:	f24c 3ba0 	movw	fp, #50080	; 0xc3a0
20004808:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000480c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004810:	f8db 3000 	ldr.w	r3, [fp]
20004814:	3310      	adds	r3, #16
20004816:	191b      	adds	r3, r3, r4
20004818:	f1b2 3fff 	cmp.w	r2, #4294967295
2000481c:	d006      	beq.n	2000482c <_malloc_r+0x298>
2000481e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20004822:	331f      	adds	r3, #31
20004824:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004828:	f023 031f 	bic.w	r3, r3, #31
2000482c:	4619      	mov	r1, r3
2000482e:	4630      	mov	r0, r6
20004830:	9301      	str	r3, [sp, #4]
20004832:	f000 fb2d 	bl	20004e90 <_sbrk_r>
20004836:	9b01      	ldr	r3, [sp, #4]
20004838:	f1b0 3fff 	cmp.w	r0, #4294967295
2000483c:	4682      	mov	sl, r0
2000483e:	f000 80f4 	beq.w	20004a2a <_malloc_r+0x496>
20004842:	eb08 0109 	add.w	r1, r8, r9
20004846:	4281      	cmp	r1, r0
20004848:	f200 80ec 	bhi.w	20004a24 <_malloc_r+0x490>
2000484c:	f8db 2004 	ldr.w	r2, [fp, #4]
20004850:	189a      	adds	r2, r3, r2
20004852:	4551      	cmp	r1, sl
20004854:	f8cb 2004 	str.w	r2, [fp, #4]
20004858:	f000 8145 	beq.w	20004ae6 <_malloc_r+0x552>
2000485c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004860:	f64b 7020 	movw	r0, #48928	; 0xbf20
20004864:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004868:	f1b5 3fff 	cmp.w	r5, #4294967295
2000486c:	bf08      	it	eq
2000486e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20004872:	d003      	beq.n	2000487c <_malloc_r+0x2e8>
20004874:	4452      	add	r2, sl
20004876:	1a51      	subs	r1, r2, r1
20004878:	f8cb 1004 	str.w	r1, [fp, #4]
2000487c:	f01a 0507 	ands.w	r5, sl, #7
20004880:	4630      	mov	r0, r6
20004882:	bf17      	itett	ne
20004884:	f1c5 0508 	rsbne	r5, r5, #8
20004888:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000488c:	44aa      	addne	sl, r5
2000488e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20004892:	4453      	add	r3, sl
20004894:	051b      	lsls	r3, r3, #20
20004896:	0d1b      	lsrs	r3, r3, #20
20004898:	1aed      	subs	r5, r5, r3
2000489a:	4629      	mov	r1, r5
2000489c:	f000 faf8 	bl	20004e90 <_sbrk_r>
200048a0:	f1b0 3fff 	cmp.w	r0, #4294967295
200048a4:	f000 812c 	beq.w	20004b00 <_malloc_r+0x56c>
200048a8:	ebca 0100 	rsb	r1, sl, r0
200048ac:	1949      	adds	r1, r1, r5
200048ae:	f041 0101 	orr.w	r1, r1, #1
200048b2:	f8db 2004 	ldr.w	r2, [fp, #4]
200048b6:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
200048ba:	f8c7 a008 	str.w	sl, [r7, #8]
200048be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048c2:	18aa      	adds	r2, r5, r2
200048c4:	45b8      	cmp	r8, r7
200048c6:	f8cb 2004 	str.w	r2, [fp, #4]
200048ca:	f8ca 1004 	str.w	r1, [sl, #4]
200048ce:	d017      	beq.n	20004900 <_malloc_r+0x36c>
200048d0:	f1b9 0f0f 	cmp.w	r9, #15
200048d4:	f240 80df 	bls.w	20004a96 <_malloc_r+0x502>
200048d8:	f1a9 010c 	sub.w	r1, r9, #12
200048dc:	2505      	movs	r5, #5
200048de:	f021 0107 	bic.w	r1, r1, #7
200048e2:	eb08 0001 	add.w	r0, r8, r1
200048e6:	290f      	cmp	r1, #15
200048e8:	6085      	str	r5, [r0, #8]
200048ea:	6045      	str	r5, [r0, #4]
200048ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
200048f0:	f000 0001 	and.w	r0, r0, #1
200048f4:	ea41 0000 	orr.w	r0, r1, r0
200048f8:	f8c8 0004 	str.w	r0, [r8, #4]
200048fc:	f200 80ac 	bhi.w	20004a58 <_malloc_r+0x4c4>
20004900:	46d0      	mov	r8, sl
20004902:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
20004906:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000490a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000490e:	428a      	cmp	r2, r1
20004910:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004914:	bf88      	it	hi
20004916:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004918:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
2000491c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004920:	428a      	cmp	r2, r1
20004922:	bf88      	it	hi
20004924:	631a      	strhi	r2, [r3, #48]	; 0x30
20004926:	e082      	b.n	20004a2e <_malloc_r+0x49a>
20004928:	185c      	adds	r4, r3, r1
2000492a:	689a      	ldr	r2, [r3, #8]
2000492c:	68d9      	ldr	r1, [r3, #12]
2000492e:	4630      	mov	r0, r6
20004930:	6866      	ldr	r6, [r4, #4]
20004932:	f103 0508 	add.w	r5, r3, #8
20004936:	608a      	str	r2, [r1, #8]
20004938:	f046 0301 	orr.w	r3, r6, #1
2000493c:	60d1      	str	r1, [r2, #12]
2000493e:	6063      	str	r3, [r4, #4]
20004940:	f000 fa2e 	bl	20004da0 <__malloc_unlock>
20004944:	e65a      	b.n	200045fc <_malloc_r+0x68>
20004946:	eb08 0304 	add.w	r3, r8, r4
2000494a:	f042 0201 	orr.w	r2, r2, #1
2000494e:	f044 0401 	orr.w	r4, r4, #1
20004952:	4630      	mov	r0, r6
20004954:	f8c8 4004 	str.w	r4, [r8, #4]
20004958:	f108 0508 	add.w	r5, r8, #8
2000495c:	605a      	str	r2, [r3, #4]
2000495e:	60bb      	str	r3, [r7, #8]
20004960:	f000 fa1e 	bl	20004da0 <__malloc_unlock>
20004964:	e64a      	b.n	200045fc <_malloc_r+0x68>
20004966:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000496a:	2a04      	cmp	r2, #4
2000496c:	d954      	bls.n	20004a18 <_malloc_r+0x484>
2000496e:	2a14      	cmp	r2, #20
20004970:	f200 8089 	bhi.w	20004a86 <_malloc_r+0x4f2>
20004974:	325b      	adds	r2, #91	; 0x5b
20004976:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000497a:	44a8      	add	r8, r5
2000497c:	f64b 7720 	movw	r7, #48928	; 0xbf20
20004980:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004984:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004988:	4540      	cmp	r0, r8
2000498a:	d103      	bne.n	20004994 <_malloc_r+0x400>
2000498c:	e06f      	b.n	20004a6e <_malloc_r+0x4da>
2000498e:	6880      	ldr	r0, [r0, #8]
20004990:	4580      	cmp	r8, r0
20004992:	d004      	beq.n	2000499e <_malloc_r+0x40a>
20004994:	6842      	ldr	r2, [r0, #4]
20004996:	f022 0203 	bic.w	r2, r2, #3
2000499a:	4594      	cmp	ip, r2
2000499c:	d3f7      	bcc.n	2000498e <_malloc_r+0x3fa>
2000499e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200049a2:	f8c3 c00c 	str.w	ip, [r3, #12]
200049a6:	6098      	str	r0, [r3, #8]
200049a8:	687a      	ldr	r2, [r7, #4]
200049aa:	60c3      	str	r3, [r0, #12]
200049ac:	f8cc 3008 	str.w	r3, [ip, #8]
200049b0:	e68a      	b.n	200046c8 <_malloc_r+0x134>
200049b2:	191f      	adds	r7, r3, r4
200049b4:	4630      	mov	r0, r6
200049b6:	f044 0401 	orr.w	r4, r4, #1
200049ba:	60cf      	str	r7, [r1, #12]
200049bc:	605c      	str	r4, [r3, #4]
200049be:	f103 0508 	add.w	r5, r3, #8
200049c2:	50ba      	str	r2, [r7, r2]
200049c4:	f042 0201 	orr.w	r2, r2, #1
200049c8:	608f      	str	r7, [r1, #8]
200049ca:	607a      	str	r2, [r7, #4]
200049cc:	60b9      	str	r1, [r7, #8]
200049ce:	60f9      	str	r1, [r7, #12]
200049d0:	f000 f9e6 	bl	20004da0 <__malloc_unlock>
200049d4:	e612      	b.n	200045fc <_malloc_r+0x68>
200049d6:	f10a 0a01 	add.w	sl, sl, #1
200049da:	f01a 0f03 	tst.w	sl, #3
200049de:	d05f      	beq.n	20004aa0 <_malloc_r+0x50c>
200049e0:	f103 0808 	add.w	r8, r3, #8
200049e4:	e689      	b.n	200046fa <_malloc_r+0x166>
200049e6:	f103 0208 	add.w	r2, r3, #8
200049ea:	68d3      	ldr	r3, [r2, #12]
200049ec:	429a      	cmp	r2, r3
200049ee:	bf08      	it	eq
200049f0:	f10e 0e02 	addeq.w	lr, lr, #2
200049f4:	f43f ae36 	beq.w	20004664 <_malloc_r+0xd0>
200049f8:	e5ef      	b.n	200045da <_malloc_r+0x46>
200049fa:	461d      	mov	r5, r3
200049fc:	1819      	adds	r1, r3, r0
200049fe:	68da      	ldr	r2, [r3, #12]
20004a00:	4630      	mov	r0, r6
20004a02:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004a06:	684c      	ldr	r4, [r1, #4]
20004a08:	6093      	str	r3, [r2, #8]
20004a0a:	f044 0401 	orr.w	r4, r4, #1
20004a0e:	60da      	str	r2, [r3, #12]
20004a10:	604c      	str	r4, [r1, #4]
20004a12:	f000 f9c5 	bl	20004da0 <__malloc_unlock>
20004a16:	e5f1      	b.n	200045fc <_malloc_r+0x68>
20004a18:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004a1c:	3238      	adds	r2, #56	; 0x38
20004a1e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a22:	e7aa      	b.n	2000497a <_malloc_r+0x3e6>
20004a24:	45b8      	cmp	r8, r7
20004a26:	f43f af11 	beq.w	2000484c <_malloc_r+0x2b8>
20004a2a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004a2e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004a32:	f022 0203 	bic.w	r2, r2, #3
20004a36:	4294      	cmp	r4, r2
20004a38:	bf94      	ite	ls
20004a3a:	2300      	movls	r3, #0
20004a3c:	2301      	movhi	r3, #1
20004a3e:	1b12      	subs	r2, r2, r4
20004a40:	2a0f      	cmp	r2, #15
20004a42:	bfd8      	it	le
20004a44:	f043 0301 	orrle.w	r3, r3, #1
20004a48:	2b00      	cmp	r3, #0
20004a4a:	f43f af7c 	beq.w	20004946 <_malloc_r+0x3b2>
20004a4e:	4630      	mov	r0, r6
20004a50:	2500      	movs	r5, #0
20004a52:	f000 f9a5 	bl	20004da0 <__malloc_unlock>
20004a56:	e5d1      	b.n	200045fc <_malloc_r+0x68>
20004a58:	f108 0108 	add.w	r1, r8, #8
20004a5c:	4630      	mov	r0, r6
20004a5e:	9301      	str	r3, [sp, #4]
20004a60:	f004 fc6a 	bl	20009338 <_free_r>
20004a64:	9b01      	ldr	r3, [sp, #4]
20004a66:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004a6a:	685a      	ldr	r2, [r3, #4]
20004a6c:	e749      	b.n	20004902 <_malloc_r+0x36e>
20004a6e:	f04f 0a01 	mov.w	sl, #1
20004a72:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004a76:	1092      	asrs	r2, r2, #2
20004a78:	4684      	mov	ip, r0
20004a7a:	fa0a f202 	lsl.w	r2, sl, r2
20004a7e:	ea48 0202 	orr.w	r2, r8, r2
20004a82:	607a      	str	r2, [r7, #4]
20004a84:	e78d      	b.n	200049a2 <_malloc_r+0x40e>
20004a86:	2a54      	cmp	r2, #84	; 0x54
20004a88:	d824      	bhi.n	20004ad4 <_malloc_r+0x540>
20004a8a:	ea4f 321c 	mov.w	r2, ip, lsr #12
20004a8e:	326e      	adds	r2, #110	; 0x6e
20004a90:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a94:	e771      	b.n	2000497a <_malloc_r+0x3e6>
20004a96:	2301      	movs	r3, #1
20004a98:	46d0      	mov	r8, sl
20004a9a:	f8ca 3004 	str.w	r3, [sl, #4]
20004a9e:	e7c6      	b.n	20004a2e <_malloc_r+0x49a>
20004aa0:	464a      	mov	r2, r9
20004aa2:	f01e 0f03 	tst.w	lr, #3
20004aa6:	4613      	mov	r3, r2
20004aa8:	f10e 3eff 	add.w	lr, lr, #4294967295
20004aac:	d033      	beq.n	20004b16 <_malloc_r+0x582>
20004aae:	f853 2908 	ldr.w	r2, [r3], #-8
20004ab2:	429a      	cmp	r2, r3
20004ab4:	d0f5      	beq.n	20004aa2 <_malloc_r+0x50e>
20004ab6:	687b      	ldr	r3, [r7, #4]
20004ab8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004abc:	459c      	cmp	ip, r3
20004abe:	f63f ae8e 	bhi.w	200047de <_malloc_r+0x24a>
20004ac2:	f1bc 0f00 	cmp.w	ip, #0
20004ac6:	f43f ae8a 	beq.w	200047de <_malloc_r+0x24a>
20004aca:	ea1c 0f03 	tst.w	ip, r3
20004ace:	d027      	beq.n	20004b20 <_malloc_r+0x58c>
20004ad0:	46d6      	mov	lr, sl
20004ad2:	e60e      	b.n	200046f2 <_malloc_r+0x15e>
20004ad4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004ad8:	d815      	bhi.n	20004b06 <_malloc_r+0x572>
20004ada:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004ade:	3277      	adds	r2, #119	; 0x77
20004ae0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004ae4:	e749      	b.n	2000497a <_malloc_r+0x3e6>
20004ae6:	0508      	lsls	r0, r1, #20
20004ae8:	0d00      	lsrs	r0, r0, #20
20004aea:	2800      	cmp	r0, #0
20004aec:	f47f aeb6 	bne.w	2000485c <_malloc_r+0x2c8>
20004af0:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004af4:	444b      	add	r3, r9
20004af6:	f043 0301 	orr.w	r3, r3, #1
20004afa:	f8c8 3004 	str.w	r3, [r8, #4]
20004afe:	e700      	b.n	20004902 <_malloc_r+0x36e>
20004b00:	2101      	movs	r1, #1
20004b02:	2500      	movs	r5, #0
20004b04:	e6d5      	b.n	200048b2 <_malloc_r+0x31e>
20004b06:	f240 5054 	movw	r0, #1364	; 0x554
20004b0a:	4282      	cmp	r2, r0
20004b0c:	d90d      	bls.n	20004b2a <_malloc_r+0x596>
20004b0e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004b12:	227e      	movs	r2, #126	; 0x7e
20004b14:	e731      	b.n	2000497a <_malloc_r+0x3e6>
20004b16:	687b      	ldr	r3, [r7, #4]
20004b18:	ea23 030c 	bic.w	r3, r3, ip
20004b1c:	607b      	str	r3, [r7, #4]
20004b1e:	e7cb      	b.n	20004ab8 <_malloc_r+0x524>
20004b20:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004b24:	f10a 0a04 	add.w	sl, sl, #4
20004b28:	e7cf      	b.n	20004aca <_malloc_r+0x536>
20004b2a:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004b2e:	327c      	adds	r2, #124	; 0x7c
20004b30:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004b34:	e721      	b.n	2000497a <_malloc_r+0x3e6>
20004b36:	bf00      	nop

20004b38 <memcpy>:
20004b38:	2a03      	cmp	r2, #3
20004b3a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004b3e:	d80b      	bhi.n	20004b58 <memcpy+0x20>
20004b40:	b13a      	cbz	r2, 20004b52 <memcpy+0x1a>
20004b42:	2300      	movs	r3, #0
20004b44:	f811 c003 	ldrb.w	ip, [r1, r3]
20004b48:	f800 c003 	strb.w	ip, [r0, r3]
20004b4c:	3301      	adds	r3, #1
20004b4e:	4293      	cmp	r3, r2
20004b50:	d1f8      	bne.n	20004b44 <memcpy+0xc>
20004b52:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004b56:	4770      	bx	lr
20004b58:	1882      	adds	r2, r0, r2
20004b5a:	460c      	mov	r4, r1
20004b5c:	4603      	mov	r3, r0
20004b5e:	e003      	b.n	20004b68 <memcpy+0x30>
20004b60:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004b64:	f803 1c01 	strb.w	r1, [r3, #-1]
20004b68:	f003 0603 	and.w	r6, r3, #3
20004b6c:	4619      	mov	r1, r3
20004b6e:	46a4      	mov	ip, r4
20004b70:	3301      	adds	r3, #1
20004b72:	3401      	adds	r4, #1
20004b74:	2e00      	cmp	r6, #0
20004b76:	d1f3      	bne.n	20004b60 <memcpy+0x28>
20004b78:	f01c 0403 	ands.w	r4, ip, #3
20004b7c:	4663      	mov	r3, ip
20004b7e:	bf08      	it	eq
20004b80:	ebc1 0c02 	rsbeq	ip, r1, r2
20004b84:	d068      	beq.n	20004c58 <memcpy+0x120>
20004b86:	4265      	negs	r5, r4
20004b88:	f1c4 0a04 	rsb	sl, r4, #4
20004b8c:	eb0c 0705 	add.w	r7, ip, r5
20004b90:	4633      	mov	r3, r6
20004b92:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004b96:	f85c 6005 	ldr.w	r6, [ip, r5]
20004b9a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20004b9e:	1a55      	subs	r5, r2, r1
20004ba0:	e008      	b.n	20004bb4 <memcpy+0x7c>
20004ba2:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004ba6:	4626      	mov	r6, r4
20004ba8:	fa04 f40a 	lsl.w	r4, r4, sl
20004bac:	ea49 0404 	orr.w	r4, r9, r4
20004bb0:	50cc      	str	r4, [r1, r3]
20004bb2:	3304      	adds	r3, #4
20004bb4:	185c      	adds	r4, r3, r1
20004bb6:	2d03      	cmp	r5, #3
20004bb8:	fa26 f908 	lsr.w	r9, r6, r8
20004bbc:	f1a5 0504 	sub.w	r5, r5, #4
20004bc0:	eb0c 0603 	add.w	r6, ip, r3
20004bc4:	dced      	bgt.n	20004ba2 <memcpy+0x6a>
20004bc6:	2300      	movs	r3, #0
20004bc8:	e002      	b.n	20004bd0 <memcpy+0x98>
20004bca:	5cf1      	ldrb	r1, [r6, r3]
20004bcc:	54e1      	strb	r1, [r4, r3]
20004bce:	3301      	adds	r3, #1
20004bd0:	1919      	adds	r1, r3, r4
20004bd2:	4291      	cmp	r1, r2
20004bd4:	d3f9      	bcc.n	20004bca <memcpy+0x92>
20004bd6:	e7bc      	b.n	20004b52 <memcpy+0x1a>
20004bd8:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004bdc:	f841 4c40 	str.w	r4, [r1, #-64]
20004be0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004be4:	f841 4c3c 	str.w	r4, [r1, #-60]
20004be8:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004bec:	f841 4c38 	str.w	r4, [r1, #-56]
20004bf0:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004bf4:	f841 4c34 	str.w	r4, [r1, #-52]
20004bf8:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004bfc:	f841 4c30 	str.w	r4, [r1, #-48]
20004c00:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004c04:	f841 4c2c 	str.w	r4, [r1, #-44]
20004c08:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004c0c:	f841 4c28 	str.w	r4, [r1, #-40]
20004c10:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004c14:	f841 4c24 	str.w	r4, [r1, #-36]
20004c18:	f853 4c20 	ldr.w	r4, [r3, #-32]
20004c1c:	f841 4c20 	str.w	r4, [r1, #-32]
20004c20:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004c24:	f841 4c1c 	str.w	r4, [r1, #-28]
20004c28:	f853 4c18 	ldr.w	r4, [r3, #-24]
20004c2c:	f841 4c18 	str.w	r4, [r1, #-24]
20004c30:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004c34:	f841 4c14 	str.w	r4, [r1, #-20]
20004c38:	f853 4c10 	ldr.w	r4, [r3, #-16]
20004c3c:	f841 4c10 	str.w	r4, [r1, #-16]
20004c40:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004c44:	f841 4c0c 	str.w	r4, [r1, #-12]
20004c48:	f853 4c08 	ldr.w	r4, [r3, #-8]
20004c4c:	f841 4c08 	str.w	r4, [r1, #-8]
20004c50:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004c54:	f841 4c04 	str.w	r4, [r1, #-4]
20004c58:	461c      	mov	r4, r3
20004c5a:	460d      	mov	r5, r1
20004c5c:	3340      	adds	r3, #64	; 0x40
20004c5e:	3140      	adds	r1, #64	; 0x40
20004c60:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004c64:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004c68:	dcb6      	bgt.n	20004bd8 <memcpy+0xa0>
20004c6a:	4621      	mov	r1, r4
20004c6c:	462b      	mov	r3, r5
20004c6e:	1b54      	subs	r4, r2, r5
20004c70:	e00f      	b.n	20004c92 <memcpy+0x15a>
20004c72:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004c76:	f843 5c10 	str.w	r5, [r3, #-16]
20004c7a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20004c7e:	f843 5c0c 	str.w	r5, [r3, #-12]
20004c82:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004c86:	f843 5c08 	str.w	r5, [r3, #-8]
20004c8a:	f851 5c04 	ldr.w	r5, [r1, #-4]
20004c8e:	f843 5c04 	str.w	r5, [r3, #-4]
20004c92:	2c0f      	cmp	r4, #15
20004c94:	460d      	mov	r5, r1
20004c96:	469c      	mov	ip, r3
20004c98:	f101 0110 	add.w	r1, r1, #16
20004c9c:	f103 0310 	add.w	r3, r3, #16
20004ca0:	f1a4 0410 	sub.w	r4, r4, #16
20004ca4:	dce5      	bgt.n	20004c72 <memcpy+0x13a>
20004ca6:	ebcc 0102 	rsb	r1, ip, r2
20004caa:	2300      	movs	r3, #0
20004cac:	e003      	b.n	20004cb6 <memcpy+0x17e>
20004cae:	58ec      	ldr	r4, [r5, r3]
20004cb0:	f84c 4003 	str.w	r4, [ip, r3]
20004cb4:	3304      	adds	r3, #4
20004cb6:	195e      	adds	r6, r3, r5
20004cb8:	2903      	cmp	r1, #3
20004cba:	eb03 040c 	add.w	r4, r3, ip
20004cbe:	f1a1 0104 	sub.w	r1, r1, #4
20004cc2:	dcf4      	bgt.n	20004cae <memcpy+0x176>
20004cc4:	e77f      	b.n	20004bc6 <memcpy+0x8e>
20004cc6:	bf00      	nop

20004cc8 <memset>:
20004cc8:	2a03      	cmp	r2, #3
20004cca:	b2c9      	uxtb	r1, r1
20004ccc:	b430      	push	{r4, r5}
20004cce:	d807      	bhi.n	20004ce0 <memset+0x18>
20004cd0:	b122      	cbz	r2, 20004cdc <memset+0x14>
20004cd2:	2300      	movs	r3, #0
20004cd4:	54c1      	strb	r1, [r0, r3]
20004cd6:	3301      	adds	r3, #1
20004cd8:	4293      	cmp	r3, r2
20004cda:	d1fb      	bne.n	20004cd4 <memset+0xc>
20004cdc:	bc30      	pop	{r4, r5}
20004cde:	4770      	bx	lr
20004ce0:	eb00 0c02 	add.w	ip, r0, r2
20004ce4:	4603      	mov	r3, r0
20004ce6:	e001      	b.n	20004cec <memset+0x24>
20004ce8:	f803 1c01 	strb.w	r1, [r3, #-1]
20004cec:	f003 0403 	and.w	r4, r3, #3
20004cf0:	461a      	mov	r2, r3
20004cf2:	3301      	adds	r3, #1
20004cf4:	2c00      	cmp	r4, #0
20004cf6:	d1f7      	bne.n	20004ce8 <memset+0x20>
20004cf8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004cfc:	ebc2 040c 	rsb	r4, r2, ip
20004d00:	fb03 f301 	mul.w	r3, r3, r1
20004d04:	e01f      	b.n	20004d46 <memset+0x7e>
20004d06:	f842 3c40 	str.w	r3, [r2, #-64]
20004d0a:	f842 3c3c 	str.w	r3, [r2, #-60]
20004d0e:	f842 3c38 	str.w	r3, [r2, #-56]
20004d12:	f842 3c34 	str.w	r3, [r2, #-52]
20004d16:	f842 3c30 	str.w	r3, [r2, #-48]
20004d1a:	f842 3c2c 	str.w	r3, [r2, #-44]
20004d1e:	f842 3c28 	str.w	r3, [r2, #-40]
20004d22:	f842 3c24 	str.w	r3, [r2, #-36]
20004d26:	f842 3c20 	str.w	r3, [r2, #-32]
20004d2a:	f842 3c1c 	str.w	r3, [r2, #-28]
20004d2e:	f842 3c18 	str.w	r3, [r2, #-24]
20004d32:	f842 3c14 	str.w	r3, [r2, #-20]
20004d36:	f842 3c10 	str.w	r3, [r2, #-16]
20004d3a:	f842 3c0c 	str.w	r3, [r2, #-12]
20004d3e:	f842 3c08 	str.w	r3, [r2, #-8]
20004d42:	f842 3c04 	str.w	r3, [r2, #-4]
20004d46:	4615      	mov	r5, r2
20004d48:	3240      	adds	r2, #64	; 0x40
20004d4a:	2c3f      	cmp	r4, #63	; 0x3f
20004d4c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004d50:	dcd9      	bgt.n	20004d06 <memset+0x3e>
20004d52:	462a      	mov	r2, r5
20004d54:	ebc5 040c 	rsb	r4, r5, ip
20004d58:	e007      	b.n	20004d6a <memset+0xa2>
20004d5a:	f842 3c10 	str.w	r3, [r2, #-16]
20004d5e:	f842 3c0c 	str.w	r3, [r2, #-12]
20004d62:	f842 3c08 	str.w	r3, [r2, #-8]
20004d66:	f842 3c04 	str.w	r3, [r2, #-4]
20004d6a:	4615      	mov	r5, r2
20004d6c:	3210      	adds	r2, #16
20004d6e:	2c0f      	cmp	r4, #15
20004d70:	f1a4 0410 	sub.w	r4, r4, #16
20004d74:	dcf1      	bgt.n	20004d5a <memset+0x92>
20004d76:	462a      	mov	r2, r5
20004d78:	ebc5 050c 	rsb	r5, r5, ip
20004d7c:	e001      	b.n	20004d82 <memset+0xba>
20004d7e:	f842 3c04 	str.w	r3, [r2, #-4]
20004d82:	4614      	mov	r4, r2
20004d84:	3204      	adds	r2, #4
20004d86:	2d03      	cmp	r5, #3
20004d88:	f1a5 0504 	sub.w	r5, r5, #4
20004d8c:	dcf7      	bgt.n	20004d7e <memset+0xb6>
20004d8e:	e001      	b.n	20004d94 <memset+0xcc>
20004d90:	f804 1b01 	strb.w	r1, [r4], #1
20004d94:	4564      	cmp	r4, ip
20004d96:	d3fb      	bcc.n	20004d90 <memset+0xc8>
20004d98:	e7a0      	b.n	20004cdc <memset+0x14>
20004d9a:	bf00      	nop

20004d9c <__malloc_lock>:
20004d9c:	4770      	bx	lr
20004d9e:	bf00      	nop

20004da0 <__malloc_unlock>:
20004da0:	4770      	bx	lr
20004da2:	bf00      	nop

20004da4 <printf>:
20004da4:	b40f      	push	{r0, r1, r2, r3}
20004da6:	f64b 632c 	movw	r3, #48684	; 0xbe2c
20004daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004dae:	b510      	push	{r4, lr}
20004db0:	681c      	ldr	r4, [r3, #0]
20004db2:	b082      	sub	sp, #8
20004db4:	b124      	cbz	r4, 20004dc0 <printf+0x1c>
20004db6:	69a3      	ldr	r3, [r4, #24]
20004db8:	b913      	cbnz	r3, 20004dc0 <printf+0x1c>
20004dba:	4620      	mov	r0, r4
20004dbc:	f004 fa38 	bl	20009230 <__sinit>
20004dc0:	4620      	mov	r0, r4
20004dc2:	ac05      	add	r4, sp, #20
20004dc4:	9a04      	ldr	r2, [sp, #16]
20004dc6:	4623      	mov	r3, r4
20004dc8:	6881      	ldr	r1, [r0, #8]
20004dca:	9401      	str	r4, [sp, #4]
20004dcc:	f001 fbd0 	bl	20006570 <_vfprintf_r>
20004dd0:	b002      	add	sp, #8
20004dd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004dd6:	b004      	add	sp, #16
20004dd8:	4770      	bx	lr
20004dda:	bf00      	nop

20004ddc <_printf_r>:
20004ddc:	b40e      	push	{r1, r2, r3}
20004dde:	b510      	push	{r4, lr}
20004de0:	4604      	mov	r4, r0
20004de2:	b083      	sub	sp, #12
20004de4:	b118      	cbz	r0, 20004dee <_printf_r+0x12>
20004de6:	6983      	ldr	r3, [r0, #24]
20004de8:	b90b      	cbnz	r3, 20004dee <_printf_r+0x12>
20004dea:	f004 fa21 	bl	20009230 <__sinit>
20004dee:	4620      	mov	r0, r4
20004df0:	ac06      	add	r4, sp, #24
20004df2:	9a05      	ldr	r2, [sp, #20]
20004df4:	4623      	mov	r3, r4
20004df6:	6881      	ldr	r1, [r0, #8]
20004df8:	9401      	str	r4, [sp, #4]
20004dfa:	f001 fbb9 	bl	20006570 <_vfprintf_r>
20004dfe:	b003      	add	sp, #12
20004e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004e04:	b003      	add	sp, #12
20004e06:	4770      	bx	lr

20004e08 <_puts_r>:
20004e08:	b530      	push	{r4, r5, lr}
20004e0a:	4604      	mov	r4, r0
20004e0c:	b089      	sub	sp, #36	; 0x24
20004e0e:	4608      	mov	r0, r1
20004e10:	460d      	mov	r5, r1
20004e12:	f000 f89b 	bl	20004f4c <strlen>
20004e16:	f64b 3374 	movw	r3, #47988	; 0xbb74
20004e1a:	9501      	str	r5, [sp, #4]
20004e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e20:	9303      	str	r3, [sp, #12]
20004e22:	9002      	str	r0, [sp, #8]
20004e24:	1c43      	adds	r3, r0, #1
20004e26:	9307      	str	r3, [sp, #28]
20004e28:	2301      	movs	r3, #1
20004e2a:	9304      	str	r3, [sp, #16]
20004e2c:	ab01      	add	r3, sp, #4
20004e2e:	9305      	str	r3, [sp, #20]
20004e30:	2302      	movs	r3, #2
20004e32:	9306      	str	r3, [sp, #24]
20004e34:	b10c      	cbz	r4, 20004e3a <_puts_r+0x32>
20004e36:	69a3      	ldr	r3, [r4, #24]
20004e38:	b1eb      	cbz	r3, 20004e76 <_puts_r+0x6e>
20004e3a:	f64b 632c 	movw	r3, #48684	; 0xbe2c
20004e3e:	4620      	mov	r0, r4
20004e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e44:	681b      	ldr	r3, [r3, #0]
20004e46:	689b      	ldr	r3, [r3, #8]
20004e48:	899a      	ldrh	r2, [r3, #12]
20004e4a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20004e4e:	bf01      	itttt	eq
20004e50:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004e54:	819a      	strheq	r2, [r3, #12]
20004e56:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004e58:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20004e5c:	68a1      	ldr	r1, [r4, #8]
20004e5e:	bf08      	it	eq
20004e60:	665a      	streq	r2, [r3, #100]	; 0x64
20004e62:	aa05      	add	r2, sp, #20
20004e64:	f004 fb48 	bl	200094f8 <__sfvwrite_r>
20004e68:	2800      	cmp	r0, #0
20004e6a:	bf14      	ite	ne
20004e6c:	f04f 30ff 	movne.w	r0, #4294967295
20004e70:	200a      	moveq	r0, #10
20004e72:	b009      	add	sp, #36	; 0x24
20004e74:	bd30      	pop	{r4, r5, pc}
20004e76:	4620      	mov	r0, r4
20004e78:	f004 f9da 	bl	20009230 <__sinit>
20004e7c:	e7dd      	b.n	20004e3a <_puts_r+0x32>
20004e7e:	bf00      	nop

20004e80 <puts>:
20004e80:	f64b 632c 	movw	r3, #48684	; 0xbe2c
20004e84:	4601      	mov	r1, r0
20004e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e8a:	6818      	ldr	r0, [r3, #0]
20004e8c:	e7bc      	b.n	20004e08 <_puts_r>
20004e8e:	bf00      	nop

20004e90 <_sbrk_r>:
20004e90:	b538      	push	{r3, r4, r5, lr}
20004e92:	f24c 5440 	movw	r4, #50496	; 0xc540
20004e96:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004e9a:	4605      	mov	r5, r0
20004e9c:	4608      	mov	r0, r1
20004e9e:	2300      	movs	r3, #0
20004ea0:	6023      	str	r3, [r4, #0]
20004ea2:	f7fd f9b9 	bl	20002218 <_sbrk>
20004ea6:	f1b0 3fff 	cmp.w	r0, #4294967295
20004eaa:	d000      	beq.n	20004eae <_sbrk_r+0x1e>
20004eac:	bd38      	pop	{r3, r4, r5, pc}
20004eae:	6823      	ldr	r3, [r4, #0]
20004eb0:	2b00      	cmp	r3, #0
20004eb2:	d0fb      	beq.n	20004eac <_sbrk_r+0x1c>
20004eb4:	602b      	str	r3, [r5, #0]
20004eb6:	bd38      	pop	{r3, r4, r5, pc}

20004eb8 <sprintf>:
20004eb8:	b40e      	push	{r1, r2, r3}
20004eba:	f64b 632c 	movw	r3, #48684	; 0xbe2c
20004ebe:	b530      	push	{r4, r5, lr}
20004ec0:	b09c      	sub	sp, #112	; 0x70
20004ec2:	ac1f      	add	r4, sp, #124	; 0x7c
20004ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ec8:	4605      	mov	r5, r0
20004eca:	a901      	add	r1, sp, #4
20004ecc:	f854 2b04 	ldr.w	r2, [r4], #4
20004ed0:	f04f 3cff 	mov.w	ip, #4294967295
20004ed4:	6818      	ldr	r0, [r3, #0]
20004ed6:	f44f 7302 	mov.w	r3, #520	; 0x208
20004eda:	f8ad 3010 	strh.w	r3, [sp, #16]
20004ede:	4623      	mov	r3, r4
20004ee0:	9505      	str	r5, [sp, #20]
20004ee2:	9501      	str	r5, [sp, #4]
20004ee4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
20004ee8:	f8ad c012 	strh.w	ip, [sp, #18]
20004eec:	9506      	str	r5, [sp, #24]
20004eee:	9503      	str	r5, [sp, #12]
20004ef0:	941b      	str	r4, [sp, #108]	; 0x6c
20004ef2:	f000 f8e9 	bl	200050c8 <_svfprintf_r>
20004ef6:	9b01      	ldr	r3, [sp, #4]
20004ef8:	2200      	movs	r2, #0
20004efa:	701a      	strb	r2, [r3, #0]
20004efc:	b01c      	add	sp, #112	; 0x70
20004efe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
20004f02:	b003      	add	sp, #12
20004f04:	4770      	bx	lr
20004f06:	bf00      	nop

20004f08 <_sprintf_r>:
20004f08:	b40c      	push	{r2, r3}
20004f0a:	460b      	mov	r3, r1
20004f0c:	b510      	push	{r4, lr}
20004f0e:	b09c      	sub	sp, #112	; 0x70
20004f10:	ac1e      	add	r4, sp, #120	; 0x78
20004f12:	a901      	add	r1, sp, #4
20004f14:	9305      	str	r3, [sp, #20]
20004f16:	f44f 7c02 	mov.w	ip, #520	; 0x208
20004f1a:	f854 2b04 	ldr.w	r2, [r4], #4
20004f1e:	9301      	str	r3, [sp, #4]
20004f20:	f04f 33ff 	mov.w	r3, #4294967295
20004f24:	f8ad 3012 	strh.w	r3, [sp, #18]
20004f28:	4623      	mov	r3, r4
20004f2a:	941b      	str	r4, [sp, #108]	; 0x6c
20004f2c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
20004f30:	f8ad c010 	strh.w	ip, [sp, #16]
20004f34:	9406      	str	r4, [sp, #24]
20004f36:	9403      	str	r4, [sp, #12]
20004f38:	f000 f8c6 	bl	200050c8 <_svfprintf_r>
20004f3c:	9b01      	ldr	r3, [sp, #4]
20004f3e:	2200      	movs	r2, #0
20004f40:	701a      	strb	r2, [r3, #0]
20004f42:	b01c      	add	sp, #112	; 0x70
20004f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004f48:	b002      	add	sp, #8
20004f4a:	4770      	bx	lr

20004f4c <strlen>:
20004f4c:	f020 0103 	bic.w	r1, r0, #3
20004f50:	f010 0003 	ands.w	r0, r0, #3
20004f54:	f1c0 0000 	rsb	r0, r0, #0
20004f58:	f851 3b04 	ldr.w	r3, [r1], #4
20004f5c:	f100 0c04 	add.w	ip, r0, #4
20004f60:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20004f64:	f06f 0200 	mvn.w	r2, #0
20004f68:	bf1c      	itt	ne
20004f6a:	fa22 f20c 	lsrne.w	r2, r2, ip
20004f6e:	4313      	orrne	r3, r2
20004f70:	f04f 0c01 	mov.w	ip, #1
20004f74:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20004f78:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20004f7c:	eba3 020c 	sub.w	r2, r3, ip
20004f80:	ea22 0203 	bic.w	r2, r2, r3
20004f84:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20004f88:	bf04      	itt	eq
20004f8a:	f851 3b04 	ldreq.w	r3, [r1], #4
20004f8e:	3004      	addeq	r0, #4
20004f90:	d0f4      	beq.n	20004f7c <strlen+0x30>
20004f92:	f013 0fff 	tst.w	r3, #255	; 0xff
20004f96:	bf1f      	itttt	ne
20004f98:	3001      	addne	r0, #1
20004f9a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20004f9e:	3001      	addne	r0, #1
20004fa0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20004fa4:	bf18      	it	ne
20004fa6:	3001      	addne	r0, #1
20004fa8:	4770      	bx	lr
20004faa:	bf00      	nop

20004fac <__sprint_r>:
20004fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004fb0:	b085      	sub	sp, #20
20004fb2:	4692      	mov	sl, r2
20004fb4:	460c      	mov	r4, r1
20004fb6:	9003      	str	r0, [sp, #12]
20004fb8:	6890      	ldr	r0, [r2, #8]
20004fba:	6817      	ldr	r7, [r2, #0]
20004fbc:	2800      	cmp	r0, #0
20004fbe:	f000 8081 	beq.w	200050c4 <__sprint_r+0x118>
20004fc2:	f04f 0900 	mov.w	r9, #0
20004fc6:	680b      	ldr	r3, [r1, #0]
20004fc8:	464d      	mov	r5, r9
20004fca:	2d00      	cmp	r5, #0
20004fcc:	d054      	beq.n	20005078 <__sprint_r+0xcc>
20004fce:	68a6      	ldr	r6, [r4, #8]
20004fd0:	42b5      	cmp	r5, r6
20004fd2:	46b0      	mov	r8, r6
20004fd4:	bf3e      	ittt	cc
20004fd6:	4618      	movcc	r0, r3
20004fd8:	462e      	movcc	r6, r5
20004fda:	46a8      	movcc	r8, r5
20004fdc:	d33c      	bcc.n	20005058 <__sprint_r+0xac>
20004fde:	89a0      	ldrh	r0, [r4, #12]
20004fe0:	f410 6f90 	tst.w	r0, #1152	; 0x480
20004fe4:	bf08      	it	eq
20004fe6:	4618      	moveq	r0, r3
20004fe8:	d036      	beq.n	20005058 <__sprint_r+0xac>
20004fea:	6962      	ldr	r2, [r4, #20]
20004fec:	6921      	ldr	r1, [r4, #16]
20004fee:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
20004ff2:	1a5b      	subs	r3, r3, r1
20004ff4:	f103 0c01 	add.w	ip, r3, #1
20004ff8:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
20004ffc:	44ac      	add	ip, r5
20004ffe:	ea4f 0b6b 	mov.w	fp, fp, asr #1
20005002:	45e3      	cmp	fp, ip
20005004:	465a      	mov	r2, fp
20005006:	bf3c      	itt	cc
20005008:	46e3      	movcc	fp, ip
2000500a:	465a      	movcc	r2, fp
2000500c:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005010:	d037      	beq.n	20005082 <__sprint_r+0xd6>
20005012:	4611      	mov	r1, r2
20005014:	9803      	ldr	r0, [sp, #12]
20005016:	9301      	str	r3, [sp, #4]
20005018:	f7ff fabc 	bl	20004594 <_malloc_r>
2000501c:	9b01      	ldr	r3, [sp, #4]
2000501e:	2800      	cmp	r0, #0
20005020:	d03b      	beq.n	2000509a <__sprint_r+0xee>
20005022:	461a      	mov	r2, r3
20005024:	6921      	ldr	r1, [r4, #16]
20005026:	9301      	str	r3, [sp, #4]
20005028:	9002      	str	r0, [sp, #8]
2000502a:	f7ff fd85 	bl	20004b38 <memcpy>
2000502e:	89a2      	ldrh	r2, [r4, #12]
20005030:	9b01      	ldr	r3, [sp, #4]
20005032:	f8dd c008 	ldr.w	ip, [sp, #8]
20005036:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
2000503a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000503e:	81a2      	strh	r2, [r4, #12]
20005040:	462e      	mov	r6, r5
20005042:	46a8      	mov	r8, r5
20005044:	ebc3 020b 	rsb	r2, r3, fp
20005048:	eb0c 0003 	add.w	r0, ip, r3
2000504c:	60a2      	str	r2, [r4, #8]
2000504e:	f8c4 c010 	str.w	ip, [r4, #16]
20005052:	6020      	str	r0, [r4, #0]
20005054:	f8c4 b014 	str.w	fp, [r4, #20]
20005058:	4642      	mov	r2, r8
2000505a:	4649      	mov	r1, r9
2000505c:	f004 fd18 	bl	20009a90 <memmove>
20005060:	68a2      	ldr	r2, [r4, #8]
20005062:	6823      	ldr	r3, [r4, #0]
20005064:	1b96      	subs	r6, r2, r6
20005066:	60a6      	str	r6, [r4, #8]
20005068:	f8da 2008 	ldr.w	r2, [sl, #8]
2000506c:	4443      	add	r3, r8
2000506e:	6023      	str	r3, [r4, #0]
20005070:	1b55      	subs	r5, r2, r5
20005072:	f8ca 5008 	str.w	r5, [sl, #8]
20005076:	b1fd      	cbz	r5, 200050b8 <__sprint_r+0x10c>
20005078:	f8d7 9000 	ldr.w	r9, [r7]
2000507c:	687d      	ldr	r5, [r7, #4]
2000507e:	3708      	adds	r7, #8
20005080:	e7a3      	b.n	20004fca <__sprint_r+0x1e>
20005082:	9803      	ldr	r0, [sp, #12]
20005084:	9301      	str	r3, [sp, #4]
20005086:	f005 fa0b 	bl	2000a4a0 <_realloc_r>
2000508a:	9b01      	ldr	r3, [sp, #4]
2000508c:	4684      	mov	ip, r0
2000508e:	2800      	cmp	r0, #0
20005090:	d1d6      	bne.n	20005040 <__sprint_r+0x94>
20005092:	9803      	ldr	r0, [sp, #12]
20005094:	6921      	ldr	r1, [r4, #16]
20005096:	f004 f94f 	bl	20009338 <_free_r>
2000509a:	9a03      	ldr	r2, [sp, #12]
2000509c:	230c      	movs	r3, #12
2000509e:	f04f 30ff 	mov.w	r0, #4294967295
200050a2:	6013      	str	r3, [r2, #0]
200050a4:	2300      	movs	r3, #0
200050a6:	89a2      	ldrh	r2, [r4, #12]
200050a8:	f8ca 3004 	str.w	r3, [sl, #4]
200050ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
200050b0:	f8ca 3008 	str.w	r3, [sl, #8]
200050b4:	81a2      	strh	r2, [r4, #12]
200050b6:	e002      	b.n	200050be <__sprint_r+0x112>
200050b8:	4628      	mov	r0, r5
200050ba:	f8ca 5004 	str.w	r5, [sl, #4]
200050be:	b005      	add	sp, #20
200050c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200050c4:	6050      	str	r0, [r2, #4]
200050c6:	e7fa      	b.n	200050be <__sprint_r+0x112>

200050c8 <_svfprintf_r>:
200050c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200050cc:	b0c5      	sub	sp, #276	; 0x114
200050ce:	460e      	mov	r6, r1
200050d0:	469a      	mov	sl, r3
200050d2:	4615      	mov	r5, r2
200050d4:	9009      	str	r0, [sp, #36]	; 0x24
200050d6:	f004 fbff 	bl	200098d8 <_localeconv_r>
200050da:	89b3      	ldrh	r3, [r6, #12]
200050dc:	f013 0f80 	tst.w	r3, #128	; 0x80
200050e0:	6800      	ldr	r0, [r0, #0]
200050e2:	901b      	str	r0, [sp, #108]	; 0x6c
200050e4:	d003      	beq.n	200050ee <_svfprintf_r+0x26>
200050e6:	6933      	ldr	r3, [r6, #16]
200050e8:	2b00      	cmp	r3, #0
200050ea:	f001 808c 	beq.w	20006206 <_svfprintf_r+0x113e>
200050ee:	f10d 0974 	add.w	r9, sp, #116	; 0x74
200050f2:	46b3      	mov	fp, r6
200050f4:	464c      	mov	r4, r9
200050f6:	2200      	movs	r2, #0
200050f8:	9210      	str	r2, [sp, #64]	; 0x40
200050fa:	2300      	movs	r3, #0
200050fc:	9218      	str	r2, [sp, #96]	; 0x60
200050fe:	9217      	str	r2, [sp, #92]	; 0x5c
20005100:	921a      	str	r2, [sp, #104]	; 0x68
20005102:	920d      	str	r2, [sp, #52]	; 0x34
20005104:	aa2d      	add	r2, sp, #180	; 0xb4
20005106:	9319      	str	r3, [sp, #100]	; 0x64
20005108:	3228      	adds	r2, #40	; 0x28
2000510a:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
2000510e:	9216      	str	r2, [sp, #88]	; 0x58
20005110:	9307      	str	r3, [sp, #28]
20005112:	2300      	movs	r3, #0
20005114:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
20005118:	9338      	str	r3, [sp, #224]	; 0xe0
2000511a:	9339      	str	r3, [sp, #228]	; 0xe4
2000511c:	782b      	ldrb	r3, [r5, #0]
2000511e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
20005122:	bf18      	it	ne
20005124:	2201      	movne	r2, #1
20005126:	2b00      	cmp	r3, #0
20005128:	bf0c      	ite	eq
2000512a:	2200      	moveq	r2, #0
2000512c:	f002 0201 	andne.w	r2, r2, #1
20005130:	b302      	cbz	r2, 20005174 <_svfprintf_r+0xac>
20005132:	462e      	mov	r6, r5
20005134:	f816 3f01 	ldrb.w	r3, [r6, #1]!
20005138:	1e1a      	subs	r2, r3, #0
2000513a:	bf18      	it	ne
2000513c:	2201      	movne	r2, #1
2000513e:	2b25      	cmp	r3, #37	; 0x25
20005140:	bf0c      	ite	eq
20005142:	2200      	moveq	r2, #0
20005144:	f002 0201 	andne.w	r2, r2, #1
20005148:	2a00      	cmp	r2, #0
2000514a:	d1f3      	bne.n	20005134 <_svfprintf_r+0x6c>
2000514c:	1b77      	subs	r7, r6, r5
2000514e:	bf08      	it	eq
20005150:	4635      	moveq	r5, r6
20005152:	d00f      	beq.n	20005174 <_svfprintf_r+0xac>
20005154:	6067      	str	r7, [r4, #4]
20005156:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005158:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000515a:	3301      	adds	r3, #1
2000515c:	6025      	str	r5, [r4, #0]
2000515e:	19d2      	adds	r2, r2, r7
20005160:	2b07      	cmp	r3, #7
20005162:	9239      	str	r2, [sp, #228]	; 0xe4
20005164:	9338      	str	r3, [sp, #224]	; 0xe0
20005166:	dc79      	bgt.n	2000525c <_svfprintf_r+0x194>
20005168:	3408      	adds	r4, #8
2000516a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000516c:	4635      	mov	r5, r6
2000516e:	19c0      	adds	r0, r0, r7
20005170:	900d      	str	r0, [sp, #52]	; 0x34
20005172:	7833      	ldrb	r3, [r6, #0]
20005174:	2b00      	cmp	r3, #0
20005176:	f000 8737 	beq.w	20005fe8 <_svfprintf_r+0xf20>
2000517a:	2100      	movs	r1, #0
2000517c:	f04f 0200 	mov.w	r2, #0
20005180:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20005184:	1c6b      	adds	r3, r5, #1
20005186:	910c      	str	r1, [sp, #48]	; 0x30
20005188:	f04f 38ff 	mov.w	r8, #4294967295
2000518c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005190:	468a      	mov	sl, r1
20005192:	786a      	ldrb	r2, [r5, #1]
20005194:	202b      	movs	r0, #43	; 0x2b
20005196:	f04f 0c20 	mov.w	ip, #32
2000519a:	1c5d      	adds	r5, r3, #1
2000519c:	f1a2 0320 	sub.w	r3, r2, #32
200051a0:	2b58      	cmp	r3, #88	; 0x58
200051a2:	f200 8219 	bhi.w	200055d8 <_svfprintf_r+0x510>
200051a6:	e8df f013 	tbh	[pc, r3, lsl #1]
200051aa:	0229      	.short	0x0229
200051ac:	02170217 	.word	0x02170217
200051b0:	02170235 	.word	0x02170235
200051b4:	02170217 	.word	0x02170217
200051b8:	02170217 	.word	0x02170217
200051bc:	023c0217 	.word	0x023c0217
200051c0:	02170248 	.word	0x02170248
200051c4:	02cf02c8 	.word	0x02cf02c8
200051c8:	02ef0217 	.word	0x02ef0217
200051cc:	02f602f6 	.word	0x02f602f6
200051d0:	02f602f6 	.word	0x02f602f6
200051d4:	02f602f6 	.word	0x02f602f6
200051d8:	02f602f6 	.word	0x02f602f6
200051dc:	021702f6 	.word	0x021702f6
200051e0:	02170217 	.word	0x02170217
200051e4:	02170217 	.word	0x02170217
200051e8:	02170217 	.word	0x02170217
200051ec:	02170217 	.word	0x02170217
200051f0:	024f0217 	.word	0x024f0217
200051f4:	02170288 	.word	0x02170288
200051f8:	02170288 	.word	0x02170288
200051fc:	02170217 	.word	0x02170217
20005200:	02c10217 	.word	0x02c10217
20005204:	02170217 	.word	0x02170217
20005208:	021703ee 	.word	0x021703ee
2000520c:	02170217 	.word	0x02170217
20005210:	02170217 	.word	0x02170217
20005214:	02170393 	.word	0x02170393
20005218:	03ad0217 	.word	0x03ad0217
2000521c:	02170217 	.word	0x02170217
20005220:	02170217 	.word	0x02170217
20005224:	02170217 	.word	0x02170217
20005228:	02170217 	.word	0x02170217
2000522c:	02170217 	.word	0x02170217
20005230:	03d803c7 	.word	0x03d803c7
20005234:	02880288 	.word	0x02880288
20005238:	030b0288 	.word	0x030b0288
2000523c:	021703d8 	.word	0x021703d8
20005240:	030f0217 	.word	0x030f0217
20005244:	03190217 	.word	0x03190217
20005248:	033e0329 	.word	0x033e0329
2000524c:	0217038c 	.word	0x0217038c
20005250:	02170359 	.word	0x02170359
20005254:	02170384 	.word	0x02170384
20005258:	00ea0217 	.word	0x00ea0217
2000525c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000525e:	4659      	mov	r1, fp
20005260:	aa37      	add	r2, sp, #220	; 0xdc
20005262:	f7ff fea3 	bl	20004fac <__sprint_r>
20005266:	2800      	cmp	r0, #0
20005268:	d17c      	bne.n	20005364 <_svfprintf_r+0x29c>
2000526a:	464c      	mov	r4, r9
2000526c:	e77d      	b.n	2000516a <_svfprintf_r+0xa2>
2000526e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005270:	2901      	cmp	r1, #1
20005272:	f340 8452 	ble.w	20005b1a <_svfprintf_r+0xa52>
20005276:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005278:	2301      	movs	r3, #1
2000527a:	6063      	str	r3, [r4, #4]
2000527c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000527e:	6022      	str	r2, [r4, #0]
20005280:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005282:	3301      	adds	r3, #1
20005284:	9338      	str	r3, [sp, #224]	; 0xe0
20005286:	3201      	adds	r2, #1
20005288:	2b07      	cmp	r3, #7
2000528a:	9239      	str	r2, [sp, #228]	; 0xe4
2000528c:	f300 8596 	bgt.w	20005dbc <_svfprintf_r+0xcf4>
20005290:	3408      	adds	r4, #8
20005292:	2301      	movs	r3, #1
20005294:	6063      	str	r3, [r4, #4]
20005296:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005298:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000529a:	3301      	adds	r3, #1
2000529c:	981b      	ldr	r0, [sp, #108]	; 0x6c
2000529e:	3201      	adds	r2, #1
200052a0:	2b07      	cmp	r3, #7
200052a2:	9239      	str	r2, [sp, #228]	; 0xe4
200052a4:	6020      	str	r0, [r4, #0]
200052a6:	9338      	str	r3, [sp, #224]	; 0xe0
200052a8:	f300 857d 	bgt.w	20005da6 <_svfprintf_r+0xcde>
200052ac:	3408      	adds	r4, #8
200052ae:	9810      	ldr	r0, [sp, #64]	; 0x40
200052b0:	2200      	movs	r2, #0
200052b2:	2300      	movs	r3, #0
200052b4:	9919      	ldr	r1, [sp, #100]	; 0x64
200052b6:	f005 feb7 	bl	2000b028 <__aeabi_dcmpeq>
200052ba:	2800      	cmp	r0, #0
200052bc:	f040 8503 	bne.w	20005cc6 <_svfprintf_r+0xbfe>
200052c0:	9918      	ldr	r1, [sp, #96]	; 0x60
200052c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200052c4:	1e4a      	subs	r2, r1, #1
200052c6:	6062      	str	r2, [r4, #4]
200052c8:	1c59      	adds	r1, r3, #1
200052ca:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200052cc:	6021      	str	r1, [r4, #0]
200052ce:	9939      	ldr	r1, [sp, #228]	; 0xe4
200052d0:	3301      	adds	r3, #1
200052d2:	9338      	str	r3, [sp, #224]	; 0xe0
200052d4:	188a      	adds	r2, r1, r2
200052d6:	2b07      	cmp	r3, #7
200052d8:	9239      	str	r2, [sp, #228]	; 0xe4
200052da:	f300 842f 	bgt.w	20005b3c <_svfprintf_r+0xa74>
200052de:	3408      	adds	r4, #8
200052e0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200052e2:	981a      	ldr	r0, [sp, #104]	; 0x68
200052e4:	6062      	str	r2, [r4, #4]
200052e6:	aa3e      	add	r2, sp, #248	; 0xf8
200052e8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200052ea:	6022      	str	r2, [r4, #0]
200052ec:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200052ee:	3301      	adds	r3, #1
200052f0:	9338      	str	r3, [sp, #224]	; 0xe0
200052f2:	1812      	adds	r2, r2, r0
200052f4:	2b07      	cmp	r3, #7
200052f6:	9239      	str	r2, [sp, #228]	; 0xe4
200052f8:	f300 814f 	bgt.w	2000559a <_svfprintf_r+0x4d2>
200052fc:	f104 0308 	add.w	r3, r4, #8
20005300:	f01a 0f04 	tst.w	sl, #4
20005304:	f000 8156 	beq.w	200055b4 <_svfprintf_r+0x4ec>
20005308:	990c      	ldr	r1, [sp, #48]	; 0x30
2000530a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000530c:	1a8e      	subs	r6, r1, r2
2000530e:	2e00      	cmp	r6, #0
20005310:	f340 8150 	ble.w	200055b4 <_svfprintf_r+0x4ec>
20005314:	2e10      	cmp	r6, #16
20005316:	f64b 3778 	movw	r7, #47992	; 0xbb78
2000531a:	bfd8      	it	le
2000531c:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005320:	f340 83de 	ble.w	20005ae0 <_svfprintf_r+0xa18>
20005324:	2410      	movs	r4, #16
20005326:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000532a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
2000532e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
20005332:	e003      	b.n	2000533c <_svfprintf_r+0x274>
20005334:	3e10      	subs	r6, #16
20005336:	2e10      	cmp	r6, #16
20005338:	f340 83d2 	ble.w	20005ae0 <_svfprintf_r+0xa18>
2000533c:	605c      	str	r4, [r3, #4]
2000533e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005340:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005342:	3201      	adds	r2, #1
20005344:	601f      	str	r7, [r3, #0]
20005346:	3110      	adds	r1, #16
20005348:	2a07      	cmp	r2, #7
2000534a:	9139      	str	r1, [sp, #228]	; 0xe4
2000534c:	f103 0308 	add.w	r3, r3, #8
20005350:	9238      	str	r2, [sp, #224]	; 0xe0
20005352:	ddef      	ble.n	20005334 <_svfprintf_r+0x26c>
20005354:	4650      	mov	r0, sl
20005356:	4659      	mov	r1, fp
20005358:	4642      	mov	r2, r8
2000535a:	f7ff fe27 	bl	20004fac <__sprint_r>
2000535e:	464b      	mov	r3, r9
20005360:	2800      	cmp	r0, #0
20005362:	d0e7      	beq.n	20005334 <_svfprintf_r+0x26c>
20005364:	465e      	mov	r6, fp
20005366:	89b3      	ldrh	r3, [r6, #12]
20005368:	980d      	ldr	r0, [sp, #52]	; 0x34
2000536a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000536e:	bf18      	it	ne
20005370:	f04f 30ff 	movne.w	r0, #4294967295
20005374:	900d      	str	r0, [sp, #52]	; 0x34
20005376:	980d      	ldr	r0, [sp, #52]	; 0x34
20005378:	b045      	add	sp, #276	; 0x114
2000537a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000537e:	f01a 0f20 	tst.w	sl, #32
20005382:	f64b 30bc 	movw	r0, #48060	; 0xbbbc
20005386:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000538a:	9214      	str	r2, [sp, #80]	; 0x50
2000538c:	9017      	str	r0, [sp, #92]	; 0x5c
2000538e:	f000 82c3 	beq.w	20005918 <_svfprintf_r+0x850>
20005392:	990a      	ldr	r1, [sp, #40]	; 0x28
20005394:	1dcb      	adds	r3, r1, #7
20005396:	f023 0307 	bic.w	r3, r3, #7
2000539a:	f103 0208 	add.w	r2, r3, #8
2000539e:	920a      	str	r2, [sp, #40]	; 0x28
200053a0:	e9d3 6700 	ldrd	r6, r7, [r3]
200053a4:	ea56 0107 	orrs.w	r1, r6, r7
200053a8:	bf0c      	ite	eq
200053aa:	2200      	moveq	r2, #0
200053ac:	2201      	movne	r2, #1
200053ae:	ea1a 0f02 	tst.w	sl, r2
200053b2:	f040 84bc 	bne.w	20005d2e <_svfprintf_r+0xc66>
200053b6:	2302      	movs	r3, #2
200053b8:	f04f 0100 	mov.w	r1, #0
200053bc:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
200053c0:	f1b8 0f00 	cmp.w	r8, #0
200053c4:	bfa8      	it	ge
200053c6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
200053ca:	f1b8 0f00 	cmp.w	r8, #0
200053ce:	bf18      	it	ne
200053d0:	f042 0201 	orrne.w	r2, r2, #1
200053d4:	2a00      	cmp	r2, #0
200053d6:	f000 8160 	beq.w	2000569a <_svfprintf_r+0x5d2>
200053da:	2b01      	cmp	r3, #1
200053dc:	f000 8434 	beq.w	20005c48 <_svfprintf_r+0xb80>
200053e0:	2b02      	cmp	r3, #2
200053e2:	f000 8417 	beq.w	20005c14 <_svfprintf_r+0xb4c>
200053e6:	9916      	ldr	r1, [sp, #88]	; 0x58
200053e8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200053ec:	9111      	str	r1, [sp, #68]	; 0x44
200053ee:	ea4f 08d6 	mov.w	r8, r6, lsr #3
200053f2:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
200053f6:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
200053fa:	f006 0007 	and.w	r0, r6, #7
200053fe:	4667      	mov	r7, ip
20005400:	4646      	mov	r6, r8
20005402:	3030      	adds	r0, #48	; 0x30
20005404:	ea56 0207 	orrs.w	r2, r6, r7
20005408:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000540c:	d1ef      	bne.n	200053ee <_svfprintf_r+0x326>
2000540e:	f01a 0f01 	tst.w	sl, #1
20005412:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20005416:	9111      	str	r1, [sp, #68]	; 0x44
20005418:	f040 84db 	bne.w	20005dd2 <_svfprintf_r+0xd0a>
2000541c:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000541e:	1a5b      	subs	r3, r3, r1
20005420:	930e      	str	r3, [sp, #56]	; 0x38
20005422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20005424:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
20005428:	4543      	cmp	r3, r8
2000542a:	bfb8      	it	lt
2000542c:	4643      	movlt	r3, r8
2000542e:	930b      	str	r3, [sp, #44]	; 0x2c
20005430:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005434:	b113      	cbz	r3, 2000543c <_svfprintf_r+0x374>
20005436:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005438:	3101      	adds	r1, #1
2000543a:	910b      	str	r1, [sp, #44]	; 0x2c
2000543c:	f01a 0202 	ands.w	r2, sl, #2
20005440:	9213      	str	r2, [sp, #76]	; 0x4c
20005442:	d002      	beq.n	2000544a <_svfprintf_r+0x382>
20005444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005446:	3302      	adds	r3, #2
20005448:	930b      	str	r3, [sp, #44]	; 0x2c
2000544a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
2000544e:	9012      	str	r0, [sp, #72]	; 0x48
20005450:	d138      	bne.n	200054c4 <_svfprintf_r+0x3fc>
20005452:	990c      	ldr	r1, [sp, #48]	; 0x30
20005454:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005456:	1a8e      	subs	r6, r1, r2
20005458:	2e00      	cmp	r6, #0
2000545a:	dd33      	ble.n	200054c4 <_svfprintf_r+0x3fc>
2000545c:	2e10      	cmp	r6, #16
2000545e:	f64b 3778 	movw	r7, #47992	; 0xbb78
20005462:	bfd8      	it	le
20005464:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005468:	dd20      	ble.n	200054ac <_svfprintf_r+0x3e4>
2000546a:	f04f 0810 	mov.w	r8, #16
2000546e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005472:	e002      	b.n	2000547a <_svfprintf_r+0x3b2>
20005474:	3e10      	subs	r6, #16
20005476:	2e10      	cmp	r6, #16
20005478:	dd18      	ble.n	200054ac <_svfprintf_r+0x3e4>
2000547a:	f8c4 8004 	str.w	r8, [r4, #4]
2000547e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005480:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005482:	3301      	adds	r3, #1
20005484:	6027      	str	r7, [r4, #0]
20005486:	3210      	adds	r2, #16
20005488:	2b07      	cmp	r3, #7
2000548a:	9239      	str	r2, [sp, #228]	; 0xe4
2000548c:	f104 0408 	add.w	r4, r4, #8
20005490:	9338      	str	r3, [sp, #224]	; 0xe0
20005492:	ddef      	ble.n	20005474 <_svfprintf_r+0x3ac>
20005494:	9809      	ldr	r0, [sp, #36]	; 0x24
20005496:	4659      	mov	r1, fp
20005498:	aa37      	add	r2, sp, #220	; 0xdc
2000549a:	464c      	mov	r4, r9
2000549c:	f7ff fd86 	bl	20004fac <__sprint_r>
200054a0:	2800      	cmp	r0, #0
200054a2:	f47f af5f 	bne.w	20005364 <_svfprintf_r+0x29c>
200054a6:	3e10      	subs	r6, #16
200054a8:	2e10      	cmp	r6, #16
200054aa:	dce6      	bgt.n	2000547a <_svfprintf_r+0x3b2>
200054ac:	6066      	str	r6, [r4, #4]
200054ae:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200054b0:	6027      	str	r7, [r4, #0]
200054b2:	1c5a      	adds	r2, r3, #1
200054b4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200054b6:	9238      	str	r2, [sp, #224]	; 0xe0
200054b8:	199b      	adds	r3, r3, r6
200054ba:	2a07      	cmp	r2, #7
200054bc:	9339      	str	r3, [sp, #228]	; 0xe4
200054be:	f300 83f7 	bgt.w	20005cb0 <_svfprintf_r+0xbe8>
200054c2:	3408      	adds	r4, #8
200054c4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200054c8:	b173      	cbz	r3, 200054e8 <_svfprintf_r+0x420>
200054ca:	2301      	movs	r3, #1
200054cc:	6063      	str	r3, [r4, #4]
200054ce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200054d0:	aa43      	add	r2, sp, #268	; 0x10c
200054d2:	3203      	adds	r2, #3
200054d4:	6022      	str	r2, [r4, #0]
200054d6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200054d8:	3301      	adds	r3, #1
200054da:	9338      	str	r3, [sp, #224]	; 0xe0
200054dc:	3201      	adds	r2, #1
200054de:	2b07      	cmp	r3, #7
200054e0:	9239      	str	r2, [sp, #228]	; 0xe4
200054e2:	f300 8340 	bgt.w	20005b66 <_svfprintf_r+0xa9e>
200054e6:	3408      	adds	r4, #8
200054e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
200054ea:	b16b      	cbz	r3, 20005508 <_svfprintf_r+0x440>
200054ec:	2302      	movs	r3, #2
200054ee:	6063      	str	r3, [r4, #4]
200054f0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200054f2:	aa43      	add	r2, sp, #268	; 0x10c
200054f4:	6022      	str	r2, [r4, #0]
200054f6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200054f8:	3301      	adds	r3, #1
200054fa:	9338      	str	r3, [sp, #224]	; 0xe0
200054fc:	3202      	adds	r2, #2
200054fe:	2b07      	cmp	r3, #7
20005500:	9239      	str	r2, [sp, #228]	; 0xe4
20005502:	f300 833a 	bgt.w	20005b7a <_svfprintf_r+0xab2>
20005506:	3408      	adds	r4, #8
20005508:	9812      	ldr	r0, [sp, #72]	; 0x48
2000550a:	2880      	cmp	r0, #128	; 0x80
2000550c:	f000 82b2 	beq.w	20005a74 <_svfprintf_r+0x9ac>
20005510:	9815      	ldr	r0, [sp, #84]	; 0x54
20005512:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20005514:	1ac6      	subs	r6, r0, r3
20005516:	2e00      	cmp	r6, #0
20005518:	dd2e      	ble.n	20005578 <_svfprintf_r+0x4b0>
2000551a:	2e10      	cmp	r6, #16
2000551c:	4fa7      	ldr	r7, [pc, #668]	; (200057bc <_svfprintf_r+0x6f4>)
2000551e:	bfc8      	it	gt
20005520:	f04f 0810 	movgt.w	r8, #16
20005524:	dc03      	bgt.n	2000552e <_svfprintf_r+0x466>
20005526:	e01b      	b.n	20005560 <_svfprintf_r+0x498>
20005528:	3e10      	subs	r6, #16
2000552a:	2e10      	cmp	r6, #16
2000552c:	dd18      	ble.n	20005560 <_svfprintf_r+0x498>
2000552e:	f8c4 8004 	str.w	r8, [r4, #4]
20005532:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005534:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005536:	3301      	adds	r3, #1
20005538:	6027      	str	r7, [r4, #0]
2000553a:	3210      	adds	r2, #16
2000553c:	2b07      	cmp	r3, #7
2000553e:	9239      	str	r2, [sp, #228]	; 0xe4
20005540:	f104 0408 	add.w	r4, r4, #8
20005544:	9338      	str	r3, [sp, #224]	; 0xe0
20005546:	ddef      	ble.n	20005528 <_svfprintf_r+0x460>
20005548:	9809      	ldr	r0, [sp, #36]	; 0x24
2000554a:	4659      	mov	r1, fp
2000554c:	aa37      	add	r2, sp, #220	; 0xdc
2000554e:	464c      	mov	r4, r9
20005550:	f7ff fd2c 	bl	20004fac <__sprint_r>
20005554:	2800      	cmp	r0, #0
20005556:	f47f af05 	bne.w	20005364 <_svfprintf_r+0x29c>
2000555a:	3e10      	subs	r6, #16
2000555c:	2e10      	cmp	r6, #16
2000555e:	dce6      	bgt.n	2000552e <_svfprintf_r+0x466>
20005560:	6066      	str	r6, [r4, #4]
20005562:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005564:	6027      	str	r7, [r4, #0]
20005566:	1c5a      	adds	r2, r3, #1
20005568:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000556a:	9238      	str	r2, [sp, #224]	; 0xe0
2000556c:	199b      	adds	r3, r3, r6
2000556e:	2a07      	cmp	r2, #7
20005570:	9339      	str	r3, [sp, #228]	; 0xe4
20005572:	f300 82ee 	bgt.w	20005b52 <_svfprintf_r+0xa8a>
20005576:	3408      	adds	r4, #8
20005578:	f41a 7f80 	tst.w	sl, #256	; 0x100
2000557c:	f040 8219 	bne.w	200059b2 <_svfprintf_r+0x8ea>
20005580:	990e      	ldr	r1, [sp, #56]	; 0x38
20005582:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005584:	6061      	str	r1, [r4, #4]
20005586:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005588:	6022      	str	r2, [r4, #0]
2000558a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000558c:	3301      	adds	r3, #1
2000558e:	9338      	str	r3, [sp, #224]	; 0xe0
20005590:	1852      	adds	r2, r2, r1
20005592:	2b07      	cmp	r3, #7
20005594:	9239      	str	r2, [sp, #228]	; 0xe4
20005596:	f77f aeb1 	ble.w	200052fc <_svfprintf_r+0x234>
2000559a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000559c:	4659      	mov	r1, fp
2000559e:	aa37      	add	r2, sp, #220	; 0xdc
200055a0:	f7ff fd04 	bl	20004fac <__sprint_r>
200055a4:	2800      	cmp	r0, #0
200055a6:	f47f aedd 	bne.w	20005364 <_svfprintf_r+0x29c>
200055aa:	f01a 0f04 	tst.w	sl, #4
200055ae:	464b      	mov	r3, r9
200055b0:	f47f aeaa 	bne.w	20005308 <_svfprintf_r+0x240>
200055b4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200055b6:	980d      	ldr	r0, [sp, #52]	; 0x34
200055b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200055ba:	990c      	ldr	r1, [sp, #48]	; 0x30
200055bc:	428a      	cmp	r2, r1
200055be:	bfac      	ite	ge
200055c0:	1880      	addge	r0, r0, r2
200055c2:	1840      	addlt	r0, r0, r1
200055c4:	900d      	str	r0, [sp, #52]	; 0x34
200055c6:	2b00      	cmp	r3, #0
200055c8:	f040 829e 	bne.w	20005b08 <_svfprintf_r+0xa40>
200055cc:	2300      	movs	r3, #0
200055ce:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
200055d2:	9338      	str	r3, [sp, #224]	; 0xe0
200055d4:	464c      	mov	r4, r9
200055d6:	e5a1      	b.n	2000511c <_svfprintf_r+0x54>
200055d8:	9214      	str	r2, [sp, #80]	; 0x50
200055da:	2a00      	cmp	r2, #0
200055dc:	f000 8504 	beq.w	20005fe8 <_svfprintf_r+0xf20>
200055e0:	2001      	movs	r0, #1
200055e2:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
200055e6:	f04f 0100 	mov.w	r1, #0
200055ea:	aa2d      	add	r2, sp, #180	; 0xb4
200055ec:	900b      	str	r0, [sp, #44]	; 0x2c
200055ee:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
200055f2:	9211      	str	r2, [sp, #68]	; 0x44
200055f4:	900e      	str	r0, [sp, #56]	; 0x38
200055f6:	2100      	movs	r1, #0
200055f8:	9115      	str	r1, [sp, #84]	; 0x54
200055fa:	e71f      	b.n	2000543c <_svfprintf_r+0x374>
200055fc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005600:	2b00      	cmp	r3, #0
20005602:	f040 840c 	bne.w	20005e1e <_svfprintf_r+0xd56>
20005606:	990a      	ldr	r1, [sp, #40]	; 0x28
20005608:	462b      	mov	r3, r5
2000560a:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
2000560e:	782a      	ldrb	r2, [r5, #0]
20005610:	910a      	str	r1, [sp, #40]	; 0x28
20005612:	e5c2      	b.n	2000519a <_svfprintf_r+0xd2>
20005614:	990a      	ldr	r1, [sp, #40]	; 0x28
20005616:	f04a 0a01 	orr.w	sl, sl, #1
2000561a:	782a      	ldrb	r2, [r5, #0]
2000561c:	462b      	mov	r3, r5
2000561e:	910a      	str	r1, [sp, #40]	; 0x28
20005620:	e5bb      	b.n	2000519a <_svfprintf_r+0xd2>
20005622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005624:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005626:	681b      	ldr	r3, [r3, #0]
20005628:	1d11      	adds	r1, r2, #4
2000562a:	2b00      	cmp	r3, #0
2000562c:	930c      	str	r3, [sp, #48]	; 0x30
2000562e:	f2c0 85b2 	blt.w	20006196 <_svfprintf_r+0x10ce>
20005632:	782a      	ldrb	r2, [r5, #0]
20005634:	462b      	mov	r3, r5
20005636:	910a      	str	r1, [sp, #40]	; 0x28
20005638:	e5af      	b.n	2000519a <_svfprintf_r+0xd2>
2000563a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000563c:	462b      	mov	r3, r5
2000563e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
20005642:	782a      	ldrb	r2, [r5, #0]
20005644:	910a      	str	r1, [sp, #40]	; 0x28
20005646:	e5a8      	b.n	2000519a <_svfprintf_r+0xd2>
20005648:	f04a 0a10 	orr.w	sl, sl, #16
2000564c:	9214      	str	r2, [sp, #80]	; 0x50
2000564e:	f01a 0f20 	tst.w	sl, #32
20005652:	f000 8187 	beq.w	20005964 <_svfprintf_r+0x89c>
20005656:	980a      	ldr	r0, [sp, #40]	; 0x28
20005658:	1dc3      	adds	r3, r0, #7
2000565a:	f023 0307 	bic.w	r3, r3, #7
2000565e:	f103 0108 	add.w	r1, r3, #8
20005662:	910a      	str	r1, [sp, #40]	; 0x28
20005664:	e9d3 6700 	ldrd	r6, r7, [r3]
20005668:	2e00      	cmp	r6, #0
2000566a:	f177 0000 	sbcs.w	r0, r7, #0
2000566e:	f2c0 8376 	blt.w	20005d5e <_svfprintf_r+0xc96>
20005672:	ea56 0107 	orrs.w	r1, r6, r7
20005676:	f04f 0301 	mov.w	r3, #1
2000567a:	bf0c      	ite	eq
2000567c:	2200      	moveq	r2, #0
2000567e:	2201      	movne	r2, #1
20005680:	f1b8 0f00 	cmp.w	r8, #0
20005684:	bfa8      	it	ge
20005686:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
2000568a:	f1b8 0f00 	cmp.w	r8, #0
2000568e:	bf18      	it	ne
20005690:	f042 0201 	orrne.w	r2, r2, #1
20005694:	2a00      	cmp	r2, #0
20005696:	f47f aea0 	bne.w	200053da <_svfprintf_r+0x312>
2000569a:	2b00      	cmp	r3, #0
2000569c:	f040 81e5 	bne.w	20005a6a <_svfprintf_r+0x9a2>
200056a0:	f01a 0f01 	tst.w	sl, #1
200056a4:	f000 81e1 	beq.w	20005a6a <_svfprintf_r+0x9a2>
200056a8:	2330      	movs	r3, #48	; 0x30
200056aa:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
200056ae:	ab2d      	add	r3, sp, #180	; 0xb4
200056b0:	2001      	movs	r0, #1
200056b2:	3327      	adds	r3, #39	; 0x27
200056b4:	900e      	str	r0, [sp, #56]	; 0x38
200056b6:	9311      	str	r3, [sp, #68]	; 0x44
200056b8:	e6b3      	b.n	20005422 <_svfprintf_r+0x35a>
200056ba:	f01a 0f08 	tst.w	sl, #8
200056be:	9214      	str	r2, [sp, #80]	; 0x50
200056c0:	f000 83bf 	beq.w	20005e42 <_svfprintf_r+0xd7a>
200056c4:	980a      	ldr	r0, [sp, #40]	; 0x28
200056c6:	1dc3      	adds	r3, r0, #7
200056c8:	f023 0307 	bic.w	r3, r3, #7
200056cc:	f103 0108 	add.w	r1, r3, #8
200056d0:	910a      	str	r1, [sp, #40]	; 0x28
200056d2:	685e      	ldr	r6, [r3, #4]
200056d4:	681f      	ldr	r7, [r3, #0]
200056d6:	9619      	str	r6, [sp, #100]	; 0x64
200056d8:	9710      	str	r7, [sp, #64]	; 0x40
200056da:	4638      	mov	r0, r7
200056dc:	4631      	mov	r1, r6
200056de:	f005 f8b9 	bl	2000a854 <__isinfd>
200056e2:	4603      	mov	r3, r0
200056e4:	2800      	cmp	r0, #0
200056e6:	f000 8493 	beq.w	20006010 <_svfprintf_r+0xf48>
200056ea:	4638      	mov	r0, r7
200056ec:	2200      	movs	r2, #0
200056ee:	2300      	movs	r3, #0
200056f0:	4631      	mov	r1, r6
200056f2:	f005 fca3 	bl	2000b03c <__aeabi_dcmplt>
200056f6:	2800      	cmp	r0, #0
200056f8:	f040 8415 	bne.w	20005f26 <_svfprintf_r+0xe5e>
200056fc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005700:	2003      	movs	r0, #3
20005702:	f64b 32b0 	movw	r2, #48048	; 0xbbb0
20005706:	f64b 31ac 	movw	r1, #48044	; 0xbbac
2000570a:	900b      	str	r0, [sp, #44]	; 0x2c
2000570c:	9814      	ldr	r0, [sp, #80]	; 0x50
2000570e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005712:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005716:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
2000571a:	2847      	cmp	r0, #71	; 0x47
2000571c:	bfd8      	it	le
2000571e:	460a      	movle	r2, r1
20005720:	2103      	movs	r1, #3
20005722:	9211      	str	r2, [sp, #68]	; 0x44
20005724:	2200      	movs	r2, #0
20005726:	910e      	str	r1, [sp, #56]	; 0x38
20005728:	9215      	str	r2, [sp, #84]	; 0x54
2000572a:	e683      	b.n	20005434 <_svfprintf_r+0x36c>
2000572c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000572e:	f04a 0a08 	orr.w	sl, sl, #8
20005732:	782a      	ldrb	r2, [r5, #0]
20005734:	462b      	mov	r3, r5
20005736:	910a      	str	r1, [sp, #40]	; 0x28
20005738:	e52f      	b.n	2000519a <_svfprintf_r+0xd2>
2000573a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000573c:	782a      	ldrb	r2, [r5, #0]
2000573e:	f04a 0a04 	orr.w	sl, sl, #4
20005742:	462b      	mov	r3, r5
20005744:	910a      	str	r1, [sp, #40]	; 0x28
20005746:	e528      	b.n	2000519a <_svfprintf_r+0xd2>
20005748:	462b      	mov	r3, r5
2000574a:	f813 2b01 	ldrb.w	r2, [r3], #1
2000574e:	2a2a      	cmp	r2, #42	; 0x2a
20005750:	f000 86cf 	beq.w	200064f2 <_svfprintf_r+0x142a>
20005754:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005758:	2909      	cmp	r1, #9
2000575a:	bf88      	it	hi
2000575c:	f04f 0800 	movhi.w	r8, #0
20005760:	d810      	bhi.n	20005784 <_svfprintf_r+0x6bc>
20005762:	3502      	adds	r5, #2
20005764:	f04f 0800 	mov.w	r8, #0
20005768:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000576c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005770:	462b      	mov	r3, r5
20005772:	3501      	adds	r5, #1
20005774:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005778:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000577c:	2909      	cmp	r1, #9
2000577e:	d9f3      	bls.n	20005768 <_svfprintf_r+0x6a0>
20005780:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20005784:	461d      	mov	r5, r3
20005786:	e509      	b.n	2000519c <_svfprintf_r+0xd4>
20005788:	990a      	ldr	r1, [sp, #40]	; 0x28
2000578a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
2000578e:	782a      	ldrb	r2, [r5, #0]
20005790:	462b      	mov	r3, r5
20005792:	910a      	str	r1, [sp, #40]	; 0x28
20005794:	e501      	b.n	2000519a <_svfprintf_r+0xd2>
20005796:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000579a:	2600      	movs	r6, #0
2000579c:	462b      	mov	r3, r5
2000579e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
200057a2:	f813 2b01 	ldrb.w	r2, [r3], #1
200057a6:	eb01 0646 	add.w	r6, r1, r6, lsl #1
200057aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200057ae:	461d      	mov	r5, r3
200057b0:	2909      	cmp	r1, #9
200057b2:	d9f3      	bls.n	2000579c <_svfprintf_r+0x6d4>
200057b4:	960c      	str	r6, [sp, #48]	; 0x30
200057b6:	461d      	mov	r5, r3
200057b8:	e4f0      	b.n	2000519c <_svfprintf_r+0xd4>
200057ba:	bf00      	nop
200057bc:	2000bb88 	.word	0x2000bb88
200057c0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
200057c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200057c6:	e734      	b.n	20005632 <_svfprintf_r+0x56a>
200057c8:	782a      	ldrb	r2, [r5, #0]
200057ca:	2a6c      	cmp	r2, #108	; 0x6c
200057cc:	f000 8418 	beq.w	20006000 <_svfprintf_r+0xf38>
200057d0:	990a      	ldr	r1, [sp, #40]	; 0x28
200057d2:	f04a 0a10 	orr.w	sl, sl, #16
200057d6:	462b      	mov	r3, r5
200057d8:	910a      	str	r1, [sp, #40]	; 0x28
200057da:	e4de      	b.n	2000519a <_svfprintf_r+0xd2>
200057dc:	f01a 0f20 	tst.w	sl, #32
200057e0:	f000 8323 	beq.w	20005e2a <_svfprintf_r+0xd62>
200057e4:	990a      	ldr	r1, [sp, #40]	; 0x28
200057e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
200057e8:	680b      	ldr	r3, [r1, #0]
200057ea:	4610      	mov	r0, r2
200057ec:	ea4f 71e0 	mov.w	r1, r0, asr #31
200057f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200057f2:	e9c3 0100 	strd	r0, r1, [r3]
200057f6:	f102 0a04 	add.w	sl, r2, #4
200057fa:	e48f      	b.n	2000511c <_svfprintf_r+0x54>
200057fc:	f01a 0320 	ands.w	r3, sl, #32
20005800:	9214      	str	r2, [sp, #80]	; 0x50
20005802:	f000 80c7 	beq.w	20005994 <_svfprintf_r+0x8cc>
20005806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005808:	1dda      	adds	r2, r3, #7
2000580a:	2300      	movs	r3, #0
2000580c:	f022 0207 	bic.w	r2, r2, #7
20005810:	f102 0008 	add.w	r0, r2, #8
20005814:	900a      	str	r0, [sp, #40]	; 0x28
20005816:	e9d2 6700 	ldrd	r6, r7, [r2]
2000581a:	ea56 0107 	orrs.w	r1, r6, r7
2000581e:	bf0c      	ite	eq
20005820:	2200      	moveq	r2, #0
20005822:	2201      	movne	r2, #1
20005824:	e5c8      	b.n	200053b8 <_svfprintf_r+0x2f0>
20005826:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005828:	f64b 30bc 	movw	r0, #48060	; 0xbbbc
2000582c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000582e:	2378      	movs	r3, #120	; 0x78
20005830:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005834:	9314      	str	r3, [sp, #80]	; 0x50
20005836:	6816      	ldr	r6, [r2, #0]
20005838:	3104      	adds	r1, #4
2000583a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
2000583e:	f04a 0a02 	orr.w	sl, sl, #2
20005842:	2330      	movs	r3, #48	; 0x30
20005844:	1e32      	subs	r2, r6, #0
20005846:	bf18      	it	ne
20005848:	2201      	movne	r2, #1
2000584a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
2000584e:	4636      	mov	r6, r6
20005850:	f04f 0700 	mov.w	r7, #0
20005854:	9017      	str	r0, [sp, #92]	; 0x5c
20005856:	2302      	movs	r3, #2
20005858:	910a      	str	r1, [sp, #40]	; 0x28
2000585a:	e5ad      	b.n	200053b8 <_svfprintf_r+0x2f0>
2000585c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000585e:	9214      	str	r2, [sp, #80]	; 0x50
20005860:	f04f 0200 	mov.w	r2, #0
20005864:	1d18      	adds	r0, r3, #4
20005866:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
2000586a:	681b      	ldr	r3, [r3, #0]
2000586c:	900a      	str	r0, [sp, #40]	; 0x28
2000586e:	9311      	str	r3, [sp, #68]	; 0x44
20005870:	2b00      	cmp	r3, #0
20005872:	f000 854d 	beq.w	20006310 <_svfprintf_r+0x1248>
20005876:	f1b8 0f00 	cmp.w	r8, #0
2000587a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000587c:	f2c0 852a 	blt.w	200062d4 <_svfprintf_r+0x120c>
20005880:	2100      	movs	r1, #0
20005882:	4642      	mov	r2, r8
20005884:	f004 f8ca 	bl	20009a1c <memchr>
20005888:	4603      	mov	r3, r0
2000588a:	2800      	cmp	r0, #0
2000588c:	f000 856e 	beq.w	2000636c <_svfprintf_r+0x12a4>
20005890:	9811      	ldr	r0, [sp, #68]	; 0x44
20005892:	1a1b      	subs	r3, r3, r0
20005894:	930e      	str	r3, [sp, #56]	; 0x38
20005896:	4543      	cmp	r3, r8
20005898:	f340 8482 	ble.w	200061a0 <_svfprintf_r+0x10d8>
2000589c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
200058a0:	2100      	movs	r1, #0
200058a2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
200058a6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200058aa:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200058ae:	9115      	str	r1, [sp, #84]	; 0x54
200058b0:	e5c0      	b.n	20005434 <_svfprintf_r+0x36c>
200058b2:	f01a 0f20 	tst.w	sl, #32
200058b6:	9214      	str	r2, [sp, #80]	; 0x50
200058b8:	d010      	beq.n	200058dc <_svfprintf_r+0x814>
200058ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200058bc:	1dda      	adds	r2, r3, #7
200058be:	2301      	movs	r3, #1
200058c0:	e7a4      	b.n	2000580c <_svfprintf_r+0x744>
200058c2:	990a      	ldr	r1, [sp, #40]	; 0x28
200058c4:	f04a 0a20 	orr.w	sl, sl, #32
200058c8:	782a      	ldrb	r2, [r5, #0]
200058ca:	462b      	mov	r3, r5
200058cc:	910a      	str	r1, [sp, #40]	; 0x28
200058ce:	e464      	b.n	2000519a <_svfprintf_r+0xd2>
200058d0:	f04a 0a10 	orr.w	sl, sl, #16
200058d4:	9214      	str	r2, [sp, #80]	; 0x50
200058d6:	f01a 0f20 	tst.w	sl, #32
200058da:	d1ee      	bne.n	200058ba <_svfprintf_r+0x7f2>
200058dc:	f01a 0f10 	tst.w	sl, #16
200058e0:	f040 8254 	bne.w	20005d8c <_svfprintf_r+0xcc4>
200058e4:	f01a 0f40 	tst.w	sl, #64	; 0x40
200058e8:	f000 8250 	beq.w	20005d8c <_svfprintf_r+0xcc4>
200058ec:	980a      	ldr	r0, [sp, #40]	; 0x28
200058ee:	2301      	movs	r3, #1
200058f0:	1d01      	adds	r1, r0, #4
200058f2:	910a      	str	r1, [sp, #40]	; 0x28
200058f4:	8806      	ldrh	r6, [r0, #0]
200058f6:	1e32      	subs	r2, r6, #0
200058f8:	bf18      	it	ne
200058fa:	2201      	movne	r2, #1
200058fc:	4636      	mov	r6, r6
200058fe:	f04f 0700 	mov.w	r7, #0
20005902:	e559      	b.n	200053b8 <_svfprintf_r+0x2f0>
20005904:	f01a 0f20 	tst.w	sl, #32
20005908:	9214      	str	r2, [sp, #80]	; 0x50
2000590a:	f64b 3298 	movw	r2, #48024	; 0xbb98
2000590e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005912:	9217      	str	r2, [sp, #92]	; 0x5c
20005914:	f47f ad3d 	bne.w	20005392 <_svfprintf_r+0x2ca>
20005918:	f01a 0f10 	tst.w	sl, #16
2000591c:	f040 822d 	bne.w	20005d7a <_svfprintf_r+0xcb2>
20005920:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005924:	f000 8229 	beq.w	20005d7a <_svfprintf_r+0xcb2>
20005928:	990a      	ldr	r1, [sp, #40]	; 0x28
2000592a:	1d0a      	adds	r2, r1, #4
2000592c:	920a      	str	r2, [sp, #40]	; 0x28
2000592e:	880e      	ldrh	r6, [r1, #0]
20005930:	4636      	mov	r6, r6
20005932:	f04f 0700 	mov.w	r7, #0
20005936:	e535      	b.n	200053a4 <_svfprintf_r+0x2dc>
20005938:	9214      	str	r2, [sp, #80]	; 0x50
2000593a:	2001      	movs	r0, #1
2000593c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000593e:	f04f 0100 	mov.w	r1, #0
20005942:	900b      	str	r0, [sp, #44]	; 0x2c
20005944:	900e      	str	r0, [sp, #56]	; 0x38
20005946:	6813      	ldr	r3, [r2, #0]
20005948:	3204      	adds	r2, #4
2000594a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
2000594e:	920a      	str	r2, [sp, #40]	; 0x28
20005950:	aa2d      	add	r2, sp, #180	; 0xb4
20005952:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20005956:	9211      	str	r2, [sp, #68]	; 0x44
20005958:	e64d      	b.n	200055f6 <_svfprintf_r+0x52e>
2000595a:	f01a 0f20 	tst.w	sl, #32
2000595e:	9214      	str	r2, [sp, #80]	; 0x50
20005960:	f47f ae79 	bne.w	20005656 <_svfprintf_r+0x58e>
20005964:	f01a 0f10 	tst.w	sl, #16
20005968:	f040 81ed 	bne.w	20005d46 <_svfprintf_r+0xc7e>
2000596c:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005970:	f000 81e9 	beq.w	20005d46 <_svfprintf_r+0xc7e>
20005974:	980a      	ldr	r0, [sp, #40]	; 0x28
20005976:	1d01      	adds	r1, r0, #4
20005978:	910a      	str	r1, [sp, #40]	; 0x28
2000597a:	f9b0 6000 	ldrsh.w	r6, [r0]
2000597e:	4636      	mov	r6, r6
20005980:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005984:	e670      	b.n	20005668 <_svfprintf_r+0x5a0>
20005986:	f04a 0a10 	orr.w	sl, sl, #16
2000598a:	9214      	str	r2, [sp, #80]	; 0x50
2000598c:	f01a 0320 	ands.w	r3, sl, #32
20005990:	f47f af39 	bne.w	20005806 <_svfprintf_r+0x73e>
20005994:	f01a 0210 	ands.w	r2, sl, #16
20005998:	f000 825f 	beq.w	20005e5a <_svfprintf_r+0xd92>
2000599c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000599e:	1d10      	adds	r0, r2, #4
200059a0:	900a      	str	r0, [sp, #40]	; 0x28
200059a2:	6816      	ldr	r6, [r2, #0]
200059a4:	1e32      	subs	r2, r6, #0
200059a6:	bf18      	it	ne
200059a8:	2201      	movne	r2, #1
200059aa:	4636      	mov	r6, r6
200059ac:	f04f 0700 	mov.w	r7, #0
200059b0:	e502      	b.n	200053b8 <_svfprintf_r+0x2f0>
200059b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
200059b4:	2b65      	cmp	r3, #101	; 0x65
200059b6:	f77f ac5a 	ble.w	2000526e <_svfprintf_r+0x1a6>
200059ba:	9810      	ldr	r0, [sp, #64]	; 0x40
200059bc:	2200      	movs	r2, #0
200059be:	2300      	movs	r3, #0
200059c0:	9919      	ldr	r1, [sp, #100]	; 0x64
200059c2:	f005 fb31 	bl	2000b028 <__aeabi_dcmpeq>
200059c6:	2800      	cmp	r0, #0
200059c8:	f000 80e1 	beq.w	20005b8e <_svfprintf_r+0xac6>
200059cc:	2301      	movs	r3, #1
200059ce:	6063      	str	r3, [r4, #4]
200059d0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200059d2:	f64b 33d8 	movw	r3, #48088	; 0xbbd8
200059d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059da:	6023      	str	r3, [r4, #0]
200059dc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200059de:	3201      	adds	r2, #1
200059e0:	9238      	str	r2, [sp, #224]	; 0xe0
200059e2:	3301      	adds	r3, #1
200059e4:	2a07      	cmp	r2, #7
200059e6:	9339      	str	r3, [sp, #228]	; 0xe4
200059e8:	bfd8      	it	le
200059ea:	f104 0308 	addle.w	r3, r4, #8
200059ee:	f300 829f 	bgt.w	20005f30 <_svfprintf_r+0xe68>
200059f2:	9a42      	ldr	r2, [sp, #264]	; 0x108
200059f4:	9818      	ldr	r0, [sp, #96]	; 0x60
200059f6:	4282      	cmp	r2, r0
200059f8:	db03      	blt.n	20005a02 <_svfprintf_r+0x93a>
200059fa:	f01a 0f01 	tst.w	sl, #1
200059fe:	f43f ac7f 	beq.w	20005300 <_svfprintf_r+0x238>
20005a02:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005a04:	2201      	movs	r2, #1
20005a06:	605a      	str	r2, [r3, #4]
20005a08:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005a0a:	6019      	str	r1, [r3, #0]
20005a0c:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005a0e:	3201      	adds	r2, #1
20005a10:	9238      	str	r2, [sp, #224]	; 0xe0
20005a12:	3101      	adds	r1, #1
20005a14:	2a07      	cmp	r2, #7
20005a16:	9139      	str	r1, [sp, #228]	; 0xe4
20005a18:	f300 83eb 	bgt.w	200061f2 <_svfprintf_r+0x112a>
20005a1c:	3308      	adds	r3, #8
20005a1e:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005a20:	1e56      	subs	r6, r2, #1
20005a22:	2e00      	cmp	r6, #0
20005a24:	f77f ac6c 	ble.w	20005300 <_svfprintf_r+0x238>
20005a28:	2e10      	cmp	r6, #16
20005a2a:	4fa0      	ldr	r7, [pc, #640]	; (20005cac <_svfprintf_r+0xbe4>)
20005a2c:	f340 81e9 	ble.w	20005e02 <_svfprintf_r+0xd3a>
20005a30:	2410      	movs	r4, #16
20005a32:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005a36:	e003      	b.n	20005a40 <_svfprintf_r+0x978>
20005a38:	3e10      	subs	r6, #16
20005a3a:	2e10      	cmp	r6, #16
20005a3c:	f340 81e1 	ble.w	20005e02 <_svfprintf_r+0xd3a>
20005a40:	605c      	str	r4, [r3, #4]
20005a42:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005a44:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005a46:	3201      	adds	r2, #1
20005a48:	601f      	str	r7, [r3, #0]
20005a4a:	3110      	adds	r1, #16
20005a4c:	2a07      	cmp	r2, #7
20005a4e:	9139      	str	r1, [sp, #228]	; 0xe4
20005a50:	f103 0308 	add.w	r3, r3, #8
20005a54:	9238      	str	r2, [sp, #224]	; 0xe0
20005a56:	ddef      	ble.n	20005a38 <_svfprintf_r+0x970>
20005a58:	9809      	ldr	r0, [sp, #36]	; 0x24
20005a5a:	4659      	mov	r1, fp
20005a5c:	4642      	mov	r2, r8
20005a5e:	f7ff faa5 	bl	20004fac <__sprint_r>
20005a62:	464b      	mov	r3, r9
20005a64:	2800      	cmp	r0, #0
20005a66:	d0e7      	beq.n	20005a38 <_svfprintf_r+0x970>
20005a68:	e47c      	b.n	20005364 <_svfprintf_r+0x29c>
20005a6a:	9916      	ldr	r1, [sp, #88]	; 0x58
20005a6c:	2200      	movs	r2, #0
20005a6e:	920e      	str	r2, [sp, #56]	; 0x38
20005a70:	9111      	str	r1, [sp, #68]	; 0x44
20005a72:	e4d6      	b.n	20005422 <_svfprintf_r+0x35a>
20005a74:	990c      	ldr	r1, [sp, #48]	; 0x30
20005a76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005a78:	1a8e      	subs	r6, r1, r2
20005a7a:	2e00      	cmp	r6, #0
20005a7c:	f77f ad48 	ble.w	20005510 <_svfprintf_r+0x448>
20005a80:	2e10      	cmp	r6, #16
20005a82:	4f8a      	ldr	r7, [pc, #552]	; (20005cac <_svfprintf_r+0xbe4>)
20005a84:	bfc8      	it	gt
20005a86:	f04f 0810 	movgt.w	r8, #16
20005a8a:	dc03      	bgt.n	20005a94 <_svfprintf_r+0x9cc>
20005a8c:	e01b      	b.n	20005ac6 <_svfprintf_r+0x9fe>
20005a8e:	3e10      	subs	r6, #16
20005a90:	2e10      	cmp	r6, #16
20005a92:	dd18      	ble.n	20005ac6 <_svfprintf_r+0x9fe>
20005a94:	f8c4 8004 	str.w	r8, [r4, #4]
20005a98:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a9a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a9c:	3301      	adds	r3, #1
20005a9e:	6027      	str	r7, [r4, #0]
20005aa0:	3210      	adds	r2, #16
20005aa2:	2b07      	cmp	r3, #7
20005aa4:	9239      	str	r2, [sp, #228]	; 0xe4
20005aa6:	f104 0408 	add.w	r4, r4, #8
20005aaa:	9338      	str	r3, [sp, #224]	; 0xe0
20005aac:	ddef      	ble.n	20005a8e <_svfprintf_r+0x9c6>
20005aae:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ab0:	4659      	mov	r1, fp
20005ab2:	aa37      	add	r2, sp, #220	; 0xdc
20005ab4:	464c      	mov	r4, r9
20005ab6:	f7ff fa79 	bl	20004fac <__sprint_r>
20005aba:	2800      	cmp	r0, #0
20005abc:	f47f ac52 	bne.w	20005364 <_svfprintf_r+0x29c>
20005ac0:	3e10      	subs	r6, #16
20005ac2:	2e10      	cmp	r6, #16
20005ac4:	dce6      	bgt.n	20005a94 <_svfprintf_r+0x9cc>
20005ac6:	6066      	str	r6, [r4, #4]
20005ac8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005aca:	6027      	str	r7, [r4, #0]
20005acc:	1c5a      	adds	r2, r3, #1
20005ace:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005ad0:	9238      	str	r2, [sp, #224]	; 0xe0
20005ad2:	199b      	adds	r3, r3, r6
20005ad4:	2a07      	cmp	r2, #7
20005ad6:	9339      	str	r3, [sp, #228]	; 0xe4
20005ad8:	f300 8188 	bgt.w	20005dec <_svfprintf_r+0xd24>
20005adc:	3408      	adds	r4, #8
20005ade:	e517      	b.n	20005510 <_svfprintf_r+0x448>
20005ae0:	605e      	str	r6, [r3, #4]
20005ae2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005ae4:	601f      	str	r7, [r3, #0]
20005ae6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005ae8:	3201      	adds	r2, #1
20005aea:	9238      	str	r2, [sp, #224]	; 0xe0
20005aec:	18f3      	adds	r3, r6, r3
20005aee:	2a07      	cmp	r2, #7
20005af0:	9339      	str	r3, [sp, #228]	; 0xe4
20005af2:	f77f ad60 	ble.w	200055b6 <_svfprintf_r+0x4ee>
20005af6:	9809      	ldr	r0, [sp, #36]	; 0x24
20005af8:	4659      	mov	r1, fp
20005afa:	aa37      	add	r2, sp, #220	; 0xdc
20005afc:	f7ff fa56 	bl	20004fac <__sprint_r>
20005b00:	2800      	cmp	r0, #0
20005b02:	f43f ad57 	beq.w	200055b4 <_svfprintf_r+0x4ec>
20005b06:	e42d      	b.n	20005364 <_svfprintf_r+0x29c>
20005b08:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b0a:	4659      	mov	r1, fp
20005b0c:	aa37      	add	r2, sp, #220	; 0xdc
20005b0e:	f7ff fa4d 	bl	20004fac <__sprint_r>
20005b12:	2800      	cmp	r0, #0
20005b14:	f43f ad5a 	beq.w	200055cc <_svfprintf_r+0x504>
20005b18:	e424      	b.n	20005364 <_svfprintf_r+0x29c>
20005b1a:	f01a 0f01 	tst.w	sl, #1
20005b1e:	f47f abaa 	bne.w	20005276 <_svfprintf_r+0x1ae>
20005b22:	2301      	movs	r3, #1
20005b24:	6063      	str	r3, [r4, #4]
20005b26:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005b28:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005b2a:	3301      	adds	r3, #1
20005b2c:	9911      	ldr	r1, [sp, #68]	; 0x44
20005b2e:	3201      	adds	r2, #1
20005b30:	2b07      	cmp	r3, #7
20005b32:	9239      	str	r2, [sp, #228]	; 0xe4
20005b34:	6021      	str	r1, [r4, #0]
20005b36:	9338      	str	r3, [sp, #224]	; 0xe0
20005b38:	f77f abd1 	ble.w	200052de <_svfprintf_r+0x216>
20005b3c:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b3e:	4659      	mov	r1, fp
20005b40:	aa37      	add	r2, sp, #220	; 0xdc
20005b42:	f7ff fa33 	bl	20004fac <__sprint_r>
20005b46:	2800      	cmp	r0, #0
20005b48:	f47f ac0c 	bne.w	20005364 <_svfprintf_r+0x29c>
20005b4c:	464c      	mov	r4, r9
20005b4e:	f7ff bbc7 	b.w	200052e0 <_svfprintf_r+0x218>
20005b52:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b54:	4659      	mov	r1, fp
20005b56:	aa37      	add	r2, sp, #220	; 0xdc
20005b58:	f7ff fa28 	bl	20004fac <__sprint_r>
20005b5c:	2800      	cmp	r0, #0
20005b5e:	f47f ac01 	bne.w	20005364 <_svfprintf_r+0x29c>
20005b62:	464c      	mov	r4, r9
20005b64:	e508      	b.n	20005578 <_svfprintf_r+0x4b0>
20005b66:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b68:	4659      	mov	r1, fp
20005b6a:	aa37      	add	r2, sp, #220	; 0xdc
20005b6c:	f7ff fa1e 	bl	20004fac <__sprint_r>
20005b70:	2800      	cmp	r0, #0
20005b72:	f47f abf7 	bne.w	20005364 <_svfprintf_r+0x29c>
20005b76:	464c      	mov	r4, r9
20005b78:	e4b6      	b.n	200054e8 <_svfprintf_r+0x420>
20005b7a:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b7c:	4659      	mov	r1, fp
20005b7e:	aa37      	add	r2, sp, #220	; 0xdc
20005b80:	f7ff fa14 	bl	20004fac <__sprint_r>
20005b84:	2800      	cmp	r0, #0
20005b86:	f47f abed 	bne.w	20005364 <_svfprintf_r+0x29c>
20005b8a:	464c      	mov	r4, r9
20005b8c:	e4bc      	b.n	20005508 <_svfprintf_r+0x440>
20005b8e:	9b42      	ldr	r3, [sp, #264]	; 0x108
20005b90:	2b00      	cmp	r3, #0
20005b92:	f340 81d9 	ble.w	20005f48 <_svfprintf_r+0xe80>
20005b96:	9918      	ldr	r1, [sp, #96]	; 0x60
20005b98:	428b      	cmp	r3, r1
20005b9a:	f2c0 816f 	blt.w	20005e7c <_svfprintf_r+0xdb4>
20005b9e:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005ba0:	6061      	str	r1, [r4, #4]
20005ba2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005ba4:	6022      	str	r2, [r4, #0]
20005ba6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005ba8:	3301      	adds	r3, #1
20005baa:	9338      	str	r3, [sp, #224]	; 0xe0
20005bac:	1852      	adds	r2, r2, r1
20005bae:	2b07      	cmp	r3, #7
20005bb0:	9239      	str	r2, [sp, #228]	; 0xe4
20005bb2:	bfd8      	it	le
20005bb4:	f104 0308 	addle.w	r3, r4, #8
20005bb8:	f300 83ba 	bgt.w	20006330 <_svfprintf_r+0x1268>
20005bbc:	9c42      	ldr	r4, [sp, #264]	; 0x108
20005bbe:	9818      	ldr	r0, [sp, #96]	; 0x60
20005bc0:	1a24      	subs	r4, r4, r0
20005bc2:	2c00      	cmp	r4, #0
20005bc4:	f340 819b 	ble.w	20005efe <_svfprintf_r+0xe36>
20005bc8:	2c10      	cmp	r4, #16
20005bca:	4f38      	ldr	r7, [pc, #224]	; (20005cac <_svfprintf_r+0xbe4>)
20005bcc:	f340 818b 	ble.w	20005ee6 <_svfprintf_r+0xe1e>
20005bd0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
20005bd4:	2610      	movs	r6, #16
20005bd6:	46aa      	mov	sl, r5
20005bd8:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005bdc:	9d09      	ldr	r5, [sp, #36]	; 0x24
20005bde:	e003      	b.n	20005be8 <_svfprintf_r+0xb20>
20005be0:	3c10      	subs	r4, #16
20005be2:	2c10      	cmp	r4, #16
20005be4:	f340 817c 	ble.w	20005ee0 <_svfprintf_r+0xe18>
20005be8:	605e      	str	r6, [r3, #4]
20005bea:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005bec:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005bee:	3201      	adds	r2, #1
20005bf0:	601f      	str	r7, [r3, #0]
20005bf2:	3110      	adds	r1, #16
20005bf4:	2a07      	cmp	r2, #7
20005bf6:	9139      	str	r1, [sp, #228]	; 0xe4
20005bf8:	f103 0308 	add.w	r3, r3, #8
20005bfc:	9238      	str	r2, [sp, #224]	; 0xe0
20005bfe:	ddef      	ble.n	20005be0 <_svfprintf_r+0xb18>
20005c00:	4628      	mov	r0, r5
20005c02:	4659      	mov	r1, fp
20005c04:	4642      	mov	r2, r8
20005c06:	f7ff f9d1 	bl	20004fac <__sprint_r>
20005c0a:	464b      	mov	r3, r9
20005c0c:	2800      	cmp	r0, #0
20005c0e:	d0e7      	beq.n	20005be0 <_svfprintf_r+0xb18>
20005c10:	f7ff bba8 	b.w	20005364 <_svfprintf_r+0x29c>
20005c14:	9816      	ldr	r0, [sp, #88]	; 0x58
20005c16:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
20005c1a:	4603      	mov	r3, r0
20005c1c:	9011      	str	r0, [sp, #68]	; 0x44
20005c1e:	0931      	lsrs	r1, r6, #4
20005c20:	f006 020f 	and.w	r2, r6, #15
20005c24:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
20005c28:	0938      	lsrs	r0, r7, #4
20005c2a:	f81c 2002 	ldrb.w	r2, [ip, r2]
20005c2e:	460e      	mov	r6, r1
20005c30:	4607      	mov	r7, r0
20005c32:	ea56 0107 	orrs.w	r1, r6, r7
20005c36:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005c3a:	d1f0      	bne.n	20005c1e <_svfprintf_r+0xb56>
20005c3c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005c3e:	9311      	str	r3, [sp, #68]	; 0x44
20005c40:	1ad2      	subs	r2, r2, r3
20005c42:	920e      	str	r2, [sp, #56]	; 0x38
20005c44:	f7ff bbed 	b.w	20005422 <_svfprintf_r+0x35a>
20005c48:	2300      	movs	r3, #0
20005c4a:	2209      	movs	r2, #9
20005c4c:	42b2      	cmp	r2, r6
20005c4e:	eb73 0007 	sbcs.w	r0, r3, r7
20005c52:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005c54:	bf3e      	ittt	cc
20005c56:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
20005c5a:	46a0      	movcc	r8, r4
20005c5c:	461c      	movcc	r4, r3
20005c5e:	d21a      	bcs.n	20005c96 <_svfprintf_r+0xbce>
20005c60:	4630      	mov	r0, r6
20005c62:	4639      	mov	r1, r7
20005c64:	220a      	movs	r2, #10
20005c66:	2300      	movs	r3, #0
20005c68:	f005 fa38 	bl	2000b0dc <__aeabi_uldivmod>
20005c6c:	4630      	mov	r0, r6
20005c6e:	4639      	mov	r1, r7
20005c70:	2300      	movs	r3, #0
20005c72:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005c76:	220a      	movs	r2, #10
20005c78:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005c7c:	f005 fa2e 	bl	2000b0dc <__aeabi_uldivmod>
20005c80:	4606      	mov	r6, r0
20005c82:	460f      	mov	r7, r1
20005c84:	2009      	movs	r0, #9
20005c86:	2100      	movs	r1, #0
20005c88:	42b0      	cmp	r0, r6
20005c8a:	41b9      	sbcs	r1, r7
20005c8c:	d3e8      	bcc.n	20005c60 <_svfprintf_r+0xb98>
20005c8e:	4623      	mov	r3, r4
20005c90:	4644      	mov	r4, r8
20005c92:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20005c96:	1e5a      	subs	r2, r3, #1
20005c98:	3630      	adds	r6, #48	; 0x30
20005c9a:	9211      	str	r2, [sp, #68]	; 0x44
20005c9c:	f803 6c01 	strb.w	r6, [r3, #-1]
20005ca0:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005ca2:	1a9b      	subs	r3, r3, r2
20005ca4:	930e      	str	r3, [sp, #56]	; 0x38
20005ca6:	f7ff bbbc 	b.w	20005422 <_svfprintf_r+0x35a>
20005caa:	bf00      	nop
20005cac:	2000bb88 	.word	0x2000bb88
20005cb0:	9809      	ldr	r0, [sp, #36]	; 0x24
20005cb2:	4659      	mov	r1, fp
20005cb4:	aa37      	add	r2, sp, #220	; 0xdc
20005cb6:	f7ff f979 	bl	20004fac <__sprint_r>
20005cba:	2800      	cmp	r0, #0
20005cbc:	f47f ab52 	bne.w	20005364 <_svfprintf_r+0x29c>
20005cc0:	464c      	mov	r4, r9
20005cc2:	f7ff bbff 	b.w	200054c4 <_svfprintf_r+0x3fc>
20005cc6:	9818      	ldr	r0, [sp, #96]	; 0x60
20005cc8:	1e46      	subs	r6, r0, #1
20005cca:	2e00      	cmp	r6, #0
20005ccc:	f77f ab08 	ble.w	200052e0 <_svfprintf_r+0x218>
20005cd0:	2e10      	cmp	r6, #16
20005cd2:	4f9c      	ldr	r7, [pc, #624]	; (20005f44 <_svfprintf_r+0xe7c>)
20005cd4:	bfc8      	it	gt
20005cd6:	f04f 0810 	movgt.w	r8, #16
20005cda:	dc03      	bgt.n	20005ce4 <_svfprintf_r+0xc1c>
20005cdc:	e01b      	b.n	20005d16 <_svfprintf_r+0xc4e>
20005cde:	3e10      	subs	r6, #16
20005ce0:	2e10      	cmp	r6, #16
20005ce2:	dd18      	ble.n	20005d16 <_svfprintf_r+0xc4e>
20005ce4:	f8c4 8004 	str.w	r8, [r4, #4]
20005ce8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005cea:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005cec:	3301      	adds	r3, #1
20005cee:	6027      	str	r7, [r4, #0]
20005cf0:	3210      	adds	r2, #16
20005cf2:	2b07      	cmp	r3, #7
20005cf4:	9239      	str	r2, [sp, #228]	; 0xe4
20005cf6:	f104 0408 	add.w	r4, r4, #8
20005cfa:	9338      	str	r3, [sp, #224]	; 0xe0
20005cfc:	ddef      	ble.n	20005cde <_svfprintf_r+0xc16>
20005cfe:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d00:	4659      	mov	r1, fp
20005d02:	aa37      	add	r2, sp, #220	; 0xdc
20005d04:	464c      	mov	r4, r9
20005d06:	f7ff f951 	bl	20004fac <__sprint_r>
20005d0a:	2800      	cmp	r0, #0
20005d0c:	f47f ab2a 	bne.w	20005364 <_svfprintf_r+0x29c>
20005d10:	3e10      	subs	r6, #16
20005d12:	2e10      	cmp	r6, #16
20005d14:	dce6      	bgt.n	20005ce4 <_svfprintf_r+0xc1c>
20005d16:	6066      	str	r6, [r4, #4]
20005d18:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005d1a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005d1c:	3301      	adds	r3, #1
20005d1e:	6027      	str	r7, [r4, #0]
20005d20:	1992      	adds	r2, r2, r6
20005d22:	2b07      	cmp	r3, #7
20005d24:	9239      	str	r2, [sp, #228]	; 0xe4
20005d26:	9338      	str	r3, [sp, #224]	; 0xe0
20005d28:	f77f aad9 	ble.w	200052de <_svfprintf_r+0x216>
20005d2c:	e706      	b.n	20005b3c <_svfprintf_r+0xa74>
20005d2e:	9814      	ldr	r0, [sp, #80]	; 0x50
20005d30:	2130      	movs	r1, #48	; 0x30
20005d32:	f04a 0a02 	orr.w	sl, sl, #2
20005d36:	2201      	movs	r2, #1
20005d38:	2302      	movs	r3, #2
20005d3a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
20005d3e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
20005d42:	f7ff bb39 	b.w	200053b8 <_svfprintf_r+0x2f0>
20005d46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d48:	1d13      	adds	r3, r2, #4
20005d4a:	6816      	ldr	r6, [r2, #0]
20005d4c:	930a      	str	r3, [sp, #40]	; 0x28
20005d4e:	4636      	mov	r6, r6
20005d50:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005d54:	2e00      	cmp	r6, #0
20005d56:	f177 0000 	sbcs.w	r0, r7, #0
20005d5a:	f6bf ac8a 	bge.w	20005672 <_svfprintf_r+0x5aa>
20005d5e:	4276      	negs	r6, r6
20005d60:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
20005d64:	232d      	movs	r3, #45	; 0x2d
20005d66:	ea56 0207 	orrs.w	r2, r6, r7
20005d6a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20005d6e:	bf0c      	ite	eq
20005d70:	2200      	moveq	r2, #0
20005d72:	2201      	movne	r2, #1
20005d74:	2301      	movs	r3, #1
20005d76:	f7ff bb23 	b.w	200053c0 <_svfprintf_r+0x2f8>
20005d7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005d7c:	1d18      	adds	r0, r3, #4
20005d7e:	681e      	ldr	r6, [r3, #0]
20005d80:	900a      	str	r0, [sp, #40]	; 0x28
20005d82:	4636      	mov	r6, r6
20005d84:	f04f 0700 	mov.w	r7, #0
20005d88:	f7ff bb0c 	b.w	200053a4 <_svfprintf_r+0x2dc>
20005d8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d8e:	1d13      	adds	r3, r2, #4
20005d90:	6816      	ldr	r6, [r2, #0]
20005d92:	930a      	str	r3, [sp, #40]	; 0x28
20005d94:	2301      	movs	r3, #1
20005d96:	1e32      	subs	r2, r6, #0
20005d98:	bf18      	it	ne
20005d9a:	2201      	movne	r2, #1
20005d9c:	4636      	mov	r6, r6
20005d9e:	f04f 0700 	mov.w	r7, #0
20005da2:	f7ff bb09 	b.w	200053b8 <_svfprintf_r+0x2f0>
20005da6:	9809      	ldr	r0, [sp, #36]	; 0x24
20005da8:	4659      	mov	r1, fp
20005daa:	aa37      	add	r2, sp, #220	; 0xdc
20005dac:	f7ff f8fe 	bl	20004fac <__sprint_r>
20005db0:	2800      	cmp	r0, #0
20005db2:	f47f aad7 	bne.w	20005364 <_svfprintf_r+0x29c>
20005db6:	464c      	mov	r4, r9
20005db8:	f7ff ba79 	b.w	200052ae <_svfprintf_r+0x1e6>
20005dbc:	9809      	ldr	r0, [sp, #36]	; 0x24
20005dbe:	4659      	mov	r1, fp
20005dc0:	aa37      	add	r2, sp, #220	; 0xdc
20005dc2:	f7ff f8f3 	bl	20004fac <__sprint_r>
20005dc6:	2800      	cmp	r0, #0
20005dc8:	f47f aacc 	bne.w	20005364 <_svfprintf_r+0x29c>
20005dcc:	464c      	mov	r4, r9
20005dce:	f7ff ba60 	b.w	20005292 <_svfprintf_r+0x1ca>
20005dd2:	2830      	cmp	r0, #48	; 0x30
20005dd4:	f000 8296 	beq.w	20006304 <_svfprintf_r+0x123c>
20005dd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005dda:	2330      	movs	r3, #48	; 0x30
20005ddc:	f802 3d01 	strb.w	r3, [r2, #-1]!
20005de0:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005de2:	9211      	str	r2, [sp, #68]	; 0x44
20005de4:	1a9b      	subs	r3, r3, r2
20005de6:	930e      	str	r3, [sp, #56]	; 0x38
20005de8:	f7ff bb1b 	b.w	20005422 <_svfprintf_r+0x35a>
20005dec:	9809      	ldr	r0, [sp, #36]	; 0x24
20005dee:	4659      	mov	r1, fp
20005df0:	aa37      	add	r2, sp, #220	; 0xdc
20005df2:	f7ff f8db 	bl	20004fac <__sprint_r>
20005df6:	2800      	cmp	r0, #0
20005df8:	f47f aab4 	bne.w	20005364 <_svfprintf_r+0x29c>
20005dfc:	464c      	mov	r4, r9
20005dfe:	f7ff bb87 	b.w	20005510 <_svfprintf_r+0x448>
20005e02:	605e      	str	r6, [r3, #4]
20005e04:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005e06:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005e08:	3201      	adds	r2, #1
20005e0a:	601f      	str	r7, [r3, #0]
20005e0c:	1989      	adds	r1, r1, r6
20005e0e:	2a07      	cmp	r2, #7
20005e10:	9139      	str	r1, [sp, #228]	; 0xe4
20005e12:	9238      	str	r2, [sp, #224]	; 0xe0
20005e14:	f73f abc1 	bgt.w	2000559a <_svfprintf_r+0x4d2>
20005e18:	3308      	adds	r3, #8
20005e1a:	f7ff ba71 	b.w	20005300 <_svfprintf_r+0x238>
20005e1e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e20:	462b      	mov	r3, r5
20005e22:	782a      	ldrb	r2, [r5, #0]
20005e24:	910a      	str	r1, [sp, #40]	; 0x28
20005e26:	f7ff b9b8 	b.w	2000519a <_svfprintf_r+0xd2>
20005e2a:	f01a 0f10 	tst.w	sl, #16
20005e2e:	f000 81cd 	beq.w	200061cc <_svfprintf_r+0x1104>
20005e32:	980a      	ldr	r0, [sp, #40]	; 0x28
20005e34:	990d      	ldr	r1, [sp, #52]	; 0x34
20005e36:	f100 0a04 	add.w	sl, r0, #4
20005e3a:	6803      	ldr	r3, [r0, #0]
20005e3c:	6019      	str	r1, [r3, #0]
20005e3e:	f7ff b96d 	b.w	2000511c <_svfprintf_r+0x54>
20005e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005e44:	1dd3      	adds	r3, r2, #7
20005e46:	f023 0307 	bic.w	r3, r3, #7
20005e4a:	f103 0008 	add.w	r0, r3, #8
20005e4e:	900a      	str	r0, [sp, #40]	; 0x28
20005e50:	685e      	ldr	r6, [r3, #4]
20005e52:	681f      	ldr	r7, [r3, #0]
20005e54:	9619      	str	r6, [sp, #100]	; 0x64
20005e56:	9710      	str	r7, [sp, #64]	; 0x40
20005e58:	e43f      	b.n	200056da <_svfprintf_r+0x612>
20005e5a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
20005e5e:	f000 81a9 	beq.w	200061b4 <_svfprintf_r+0x10ec>
20005e62:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e64:	4613      	mov	r3, r2
20005e66:	1d0a      	adds	r2, r1, #4
20005e68:	920a      	str	r2, [sp, #40]	; 0x28
20005e6a:	880e      	ldrh	r6, [r1, #0]
20005e6c:	1e32      	subs	r2, r6, #0
20005e6e:	bf18      	it	ne
20005e70:	2201      	movne	r2, #1
20005e72:	4636      	mov	r6, r6
20005e74:	f04f 0700 	mov.w	r7, #0
20005e78:	f7ff ba9e 	b.w	200053b8 <_svfprintf_r+0x2f0>
20005e7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005e7e:	6063      	str	r3, [r4, #4]
20005e80:	9938      	ldr	r1, [sp, #224]	; 0xe0
20005e82:	6022      	str	r2, [r4, #0]
20005e84:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005e86:	3101      	adds	r1, #1
20005e88:	9138      	str	r1, [sp, #224]	; 0xe0
20005e8a:	18d3      	adds	r3, r2, r3
20005e8c:	2907      	cmp	r1, #7
20005e8e:	9339      	str	r3, [sp, #228]	; 0xe4
20005e90:	f300 8262 	bgt.w	20006358 <_svfprintf_r+0x1290>
20005e94:	3408      	adds	r4, #8
20005e96:	2301      	movs	r3, #1
20005e98:	9e42      	ldr	r6, [sp, #264]	; 0x108
20005e9a:	6063      	str	r3, [r4, #4]
20005e9c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005e9e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005ea0:	3301      	adds	r3, #1
20005ea2:	981b      	ldr	r0, [sp, #108]	; 0x6c
20005ea4:	3201      	adds	r2, #1
20005ea6:	2b07      	cmp	r3, #7
20005ea8:	9338      	str	r3, [sp, #224]	; 0xe0
20005eaa:	bfd8      	it	le
20005eac:	f104 0308 	addle.w	r3, r4, #8
20005eb0:	6020      	str	r0, [r4, #0]
20005eb2:	9239      	str	r2, [sp, #228]	; 0xe4
20005eb4:	f300 8246 	bgt.w	20006344 <_svfprintf_r+0x127c>
20005eb8:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005eba:	9911      	ldr	r1, [sp, #68]	; 0x44
20005ebc:	9818      	ldr	r0, [sp, #96]	; 0x60
20005ebe:	198e      	adds	r6, r1, r6
20005ec0:	601e      	str	r6, [r3, #0]
20005ec2:	1a81      	subs	r1, r0, r2
20005ec4:	6059      	str	r1, [r3, #4]
20005ec6:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005ec8:	1a8a      	subs	r2, r1, r2
20005eca:	9938      	ldr	r1, [sp, #224]	; 0xe0
20005ecc:	1812      	adds	r2, r2, r0
20005ece:	9239      	str	r2, [sp, #228]	; 0xe4
20005ed0:	3101      	adds	r1, #1
20005ed2:	9138      	str	r1, [sp, #224]	; 0xe0
20005ed4:	2907      	cmp	r1, #7
20005ed6:	f73f ab60 	bgt.w	2000559a <_svfprintf_r+0x4d2>
20005eda:	3308      	adds	r3, #8
20005edc:	f7ff ba10 	b.w	20005300 <_svfprintf_r+0x238>
20005ee0:	4655      	mov	r5, sl
20005ee2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
20005ee6:	605c      	str	r4, [r3, #4]
20005ee8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005eea:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005eec:	3201      	adds	r2, #1
20005eee:	601f      	str	r7, [r3, #0]
20005ef0:	1909      	adds	r1, r1, r4
20005ef2:	2a07      	cmp	r2, #7
20005ef4:	9139      	str	r1, [sp, #228]	; 0xe4
20005ef6:	9238      	str	r2, [sp, #224]	; 0xe0
20005ef8:	f300 827f 	bgt.w	200063fa <_svfprintf_r+0x1332>
20005efc:	3308      	adds	r3, #8
20005efe:	f01a 0f01 	tst.w	sl, #1
20005f02:	f43f a9fd 	beq.w	20005300 <_svfprintf_r+0x238>
20005f06:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005f08:	2201      	movs	r2, #1
20005f0a:	605a      	str	r2, [r3, #4]
20005f0c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f0e:	6019      	str	r1, [r3, #0]
20005f10:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005f12:	3201      	adds	r2, #1
20005f14:	9238      	str	r2, [sp, #224]	; 0xe0
20005f16:	3101      	adds	r1, #1
20005f18:	2a07      	cmp	r2, #7
20005f1a:	9139      	str	r1, [sp, #228]	; 0xe4
20005f1c:	f73f ab3d 	bgt.w	2000559a <_svfprintf_r+0x4d2>
20005f20:	3308      	adds	r3, #8
20005f22:	f7ff b9ed 	b.w	20005300 <_svfprintf_r+0x238>
20005f26:	232d      	movs	r3, #45	; 0x2d
20005f28:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20005f2c:	f7ff bbe8 	b.w	20005700 <_svfprintf_r+0x638>
20005f30:	9809      	ldr	r0, [sp, #36]	; 0x24
20005f32:	4659      	mov	r1, fp
20005f34:	aa37      	add	r2, sp, #220	; 0xdc
20005f36:	f7ff f839 	bl	20004fac <__sprint_r>
20005f3a:	2800      	cmp	r0, #0
20005f3c:	f47f aa12 	bne.w	20005364 <_svfprintf_r+0x29c>
20005f40:	464b      	mov	r3, r9
20005f42:	e556      	b.n	200059f2 <_svfprintf_r+0x92a>
20005f44:	2000bb88 	.word	0x2000bb88
20005f48:	2301      	movs	r3, #1
20005f4a:	6063      	str	r3, [r4, #4]
20005f4c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f4e:	f64b 33d8 	movw	r3, #48088	; 0xbbd8
20005f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f56:	6023      	str	r3, [r4, #0]
20005f58:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005f5a:	3201      	adds	r2, #1
20005f5c:	9238      	str	r2, [sp, #224]	; 0xe0
20005f5e:	3301      	adds	r3, #1
20005f60:	2a07      	cmp	r2, #7
20005f62:	9339      	str	r3, [sp, #228]	; 0xe4
20005f64:	bfd8      	it	le
20005f66:	f104 0308 	addle.w	r3, r4, #8
20005f6a:	f300 8173 	bgt.w	20006254 <_svfprintf_r+0x118c>
20005f6e:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005f70:	b92a      	cbnz	r2, 20005f7e <_svfprintf_r+0xeb6>
20005f72:	9818      	ldr	r0, [sp, #96]	; 0x60
20005f74:	b918      	cbnz	r0, 20005f7e <_svfprintf_r+0xeb6>
20005f76:	f01a 0f01 	tst.w	sl, #1
20005f7a:	f43f a9c1 	beq.w	20005300 <_svfprintf_r+0x238>
20005f7e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005f80:	2201      	movs	r2, #1
20005f82:	605a      	str	r2, [r3, #4]
20005f84:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f86:	6019      	str	r1, [r3, #0]
20005f88:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005f8a:	3201      	adds	r2, #1
20005f8c:	9238      	str	r2, [sp, #224]	; 0xe0
20005f8e:	3101      	adds	r1, #1
20005f90:	2a07      	cmp	r2, #7
20005f92:	9139      	str	r1, [sp, #228]	; 0xe4
20005f94:	f300 8168 	bgt.w	20006268 <_svfprintf_r+0x11a0>
20005f98:	3308      	adds	r3, #8
20005f9a:	9c42      	ldr	r4, [sp, #264]	; 0x108
20005f9c:	4264      	negs	r4, r4
20005f9e:	2c00      	cmp	r4, #0
20005fa0:	f340 8187 	ble.w	200062b2 <_svfprintf_r+0x11ea>
20005fa4:	2c10      	cmp	r4, #16
20005fa6:	4f9e      	ldr	r7, [pc, #632]	; (20006220 <_svfprintf_r+0x1158>)
20005fa8:	f340 81a0 	ble.w	200062ec <_svfprintf_r+0x1224>
20005fac:	2610      	movs	r6, #16
20005fae:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005fb2:	e003      	b.n	20005fbc <_svfprintf_r+0xef4>
20005fb4:	3c10      	subs	r4, #16
20005fb6:	2c10      	cmp	r4, #16
20005fb8:	f340 8198 	ble.w	200062ec <_svfprintf_r+0x1224>
20005fbc:	605e      	str	r6, [r3, #4]
20005fbe:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005fc0:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005fc2:	3201      	adds	r2, #1
20005fc4:	601f      	str	r7, [r3, #0]
20005fc6:	3110      	adds	r1, #16
20005fc8:	2a07      	cmp	r2, #7
20005fca:	9139      	str	r1, [sp, #228]	; 0xe4
20005fcc:	f103 0308 	add.w	r3, r3, #8
20005fd0:	9238      	str	r2, [sp, #224]	; 0xe0
20005fd2:	ddef      	ble.n	20005fb4 <_svfprintf_r+0xeec>
20005fd4:	9809      	ldr	r0, [sp, #36]	; 0x24
20005fd6:	4659      	mov	r1, fp
20005fd8:	4642      	mov	r2, r8
20005fda:	f7fe ffe7 	bl	20004fac <__sprint_r>
20005fde:	464b      	mov	r3, r9
20005fe0:	2800      	cmp	r0, #0
20005fe2:	d0e7      	beq.n	20005fb4 <_svfprintf_r+0xeec>
20005fe4:	f7ff b9be 	b.w	20005364 <_svfprintf_r+0x29c>
20005fe8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005fea:	465e      	mov	r6, fp
20005fec:	2b00      	cmp	r3, #0
20005fee:	f43f a9ba 	beq.w	20005366 <_svfprintf_r+0x29e>
20005ff2:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ff4:	4659      	mov	r1, fp
20005ff6:	aa37      	add	r2, sp, #220	; 0xdc
20005ff8:	f7fe ffd8 	bl	20004fac <__sprint_r>
20005ffc:	f7ff b9b3 	b.w	20005366 <_svfprintf_r+0x29e>
20006000:	990a      	ldr	r1, [sp, #40]	; 0x28
20006002:	f04a 0a20 	orr.w	sl, sl, #32
20006006:	786a      	ldrb	r2, [r5, #1]
20006008:	1c6b      	adds	r3, r5, #1
2000600a:	910a      	str	r1, [sp, #40]	; 0x28
2000600c:	f7ff b8c5 	b.w	2000519a <_svfprintf_r+0xd2>
20006010:	4638      	mov	r0, r7
20006012:	4631      	mov	r1, r6
20006014:	9308      	str	r3, [sp, #32]
20006016:	f004 fc2f 	bl	2000a878 <__isnand>
2000601a:	9b08      	ldr	r3, [sp, #32]
2000601c:	2800      	cmp	r0, #0
2000601e:	f040 8101 	bne.w	20006224 <_svfprintf_r+0x115c>
20006022:	f1b8 3fff 	cmp.w	r8, #4294967295
20006026:	bf08      	it	eq
20006028:	f108 0807 	addeq.w	r8, r8, #7
2000602c:	d00e      	beq.n	2000604c <_svfprintf_r+0xf84>
2000602e:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006030:	2a67      	cmp	r2, #103	; 0x67
20006032:	bf14      	ite	ne
20006034:	2300      	movne	r3, #0
20006036:	2301      	moveq	r3, #1
20006038:	2a47      	cmp	r2, #71	; 0x47
2000603a:	bf08      	it	eq
2000603c:	f043 0301 	orreq.w	r3, r3, #1
20006040:	b123      	cbz	r3, 2000604c <_svfprintf_r+0xf84>
20006042:	f1b8 0f00 	cmp.w	r8, #0
20006046:	bf08      	it	eq
20006048:	f04f 0801 	moveq.w	r8, #1
2000604c:	4633      	mov	r3, r6
2000604e:	463a      	mov	r2, r7
20006050:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
20006054:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
20006058:	9b3b      	ldr	r3, [sp, #236]	; 0xec
2000605a:	2b00      	cmp	r3, #0
2000605c:	f2c0 820a 	blt.w	20006474 <_svfprintf_r+0x13ac>
20006060:	2300      	movs	r3, #0
20006062:	9315      	str	r3, [sp, #84]	; 0x54
20006064:	9914      	ldr	r1, [sp, #80]	; 0x50
20006066:	2966      	cmp	r1, #102	; 0x66
20006068:	bf14      	ite	ne
2000606a:	2300      	movne	r3, #0
2000606c:	2301      	moveq	r3, #1
2000606e:	2946      	cmp	r1, #70	; 0x46
20006070:	bf08      	it	eq
20006072:	f043 0301 	orreq.w	r3, r3, #1
20006076:	9312      	str	r3, [sp, #72]	; 0x48
20006078:	2b00      	cmp	r3, #0
2000607a:	f000 818a 	beq.w	20006392 <_svfprintf_r+0x12ca>
2000607e:	2303      	movs	r3, #3
20006080:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006084:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006086:	970e      	str	r7, [sp, #56]	; 0x38
20006088:	960f      	str	r6, [sp, #60]	; 0x3c
2000608a:	9300      	str	r3, [sp, #0]
2000608c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000608e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
20006092:	9101      	str	r1, [sp, #4]
20006094:	a942      	add	r1, sp, #264	; 0x108
20006096:	9102      	str	r1, [sp, #8]
20006098:	a941      	add	r1, sp, #260	; 0x104
2000609a:	9103      	str	r1, [sp, #12]
2000609c:	a940      	add	r1, sp, #256	; 0x100
2000609e:	9104      	str	r1, [sp, #16]
200060a0:	f002 f80a 	bl	200080b8 <_dtoa_r>
200060a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
200060a6:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200060aa:	bf18      	it	ne
200060ac:	2301      	movne	r3, #1
200060ae:	2a47      	cmp	r2, #71	; 0x47
200060b0:	bf0c      	ite	eq
200060b2:	2300      	moveq	r3, #0
200060b4:	f003 0301 	andne.w	r3, r3, #1
200060b8:	9011      	str	r0, [sp, #68]	; 0x44
200060ba:	b92b      	cbnz	r3, 200060c8 <_svfprintf_r+0x1000>
200060bc:	f01a 0f01 	tst.w	sl, #1
200060c0:	bf08      	it	eq
200060c2:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
200060c6:	d01a      	beq.n	200060fe <_svfprintf_r+0x1036>
200060c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
200060ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
200060cc:	9912      	ldr	r1, [sp, #72]	; 0x48
200060ce:	eb03 0c00 	add.w	ip, r3, r0
200060d2:	b129      	cbz	r1, 200060e0 <_svfprintf_r+0x1018>
200060d4:	781b      	ldrb	r3, [r3, #0]
200060d6:	2b30      	cmp	r3, #48	; 0x30
200060d8:	f000 80d0 	beq.w	2000627c <_svfprintf_r+0x11b4>
200060dc:	9b42      	ldr	r3, [sp, #264]	; 0x108
200060de:	449c      	add	ip, r3
200060e0:	4638      	mov	r0, r7
200060e2:	2200      	movs	r2, #0
200060e4:	2300      	movs	r3, #0
200060e6:	4631      	mov	r1, r6
200060e8:	f8cd c020 	str.w	ip, [sp, #32]
200060ec:	f004 ff9c 	bl	2000b028 <__aeabi_dcmpeq>
200060f0:	f8dd c020 	ldr.w	ip, [sp, #32]
200060f4:	2800      	cmp	r0, #0
200060f6:	f000 8173 	beq.w	200063e0 <_svfprintf_r+0x1318>
200060fa:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
200060fe:	9814      	ldr	r0, [sp, #80]	; 0x50
20006100:	9911      	ldr	r1, [sp, #68]	; 0x44
20006102:	2867      	cmp	r0, #103	; 0x67
20006104:	bf14      	ite	ne
20006106:	2300      	movne	r3, #0
20006108:	2301      	moveq	r3, #1
2000610a:	2847      	cmp	r0, #71	; 0x47
2000610c:	bf08      	it	eq
2000610e:	f043 0301 	orreq.w	r3, r3, #1
20006112:	ebc1 010c 	rsb	r1, r1, ip
20006116:	9118      	str	r1, [sp, #96]	; 0x60
20006118:	2b00      	cmp	r3, #0
2000611a:	f000 814a 	beq.w	200063b2 <_svfprintf_r+0x12ea>
2000611e:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006120:	f112 0f03 	cmn.w	r2, #3
20006124:	920e      	str	r2, [sp, #56]	; 0x38
20006126:	db02      	blt.n	2000612e <_svfprintf_r+0x1066>
20006128:	4590      	cmp	r8, r2
2000612a:	f280 814b 	bge.w	200063c4 <_svfprintf_r+0x12fc>
2000612e:	9b14      	ldr	r3, [sp, #80]	; 0x50
20006130:	3b02      	subs	r3, #2
20006132:	9314      	str	r3, [sp, #80]	; 0x50
20006134:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006136:	9814      	ldr	r0, [sp, #80]	; 0x50
20006138:	1e53      	subs	r3, r2, #1
2000613a:	9342      	str	r3, [sp, #264]	; 0x108
2000613c:	2b00      	cmp	r3, #0
2000613e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
20006142:	f2c0 81d1 	blt.w	200064e8 <_svfprintf_r+0x1420>
20006146:	222b      	movs	r2, #43	; 0x2b
20006148:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
2000614c:	2b09      	cmp	r3, #9
2000614e:	f300 8162 	bgt.w	20006416 <_svfprintf_r+0x134e>
20006152:	a93f      	add	r1, sp, #252	; 0xfc
20006154:	3330      	adds	r3, #48	; 0x30
20006156:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
2000615a:	2330      	movs	r3, #48	; 0x30
2000615c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
20006160:	ab3e      	add	r3, sp, #248	; 0xf8
20006162:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006164:	1acb      	subs	r3, r1, r3
20006166:	9918      	ldr	r1, [sp, #96]	; 0x60
20006168:	931a      	str	r3, [sp, #104]	; 0x68
2000616a:	1859      	adds	r1, r3, r1
2000616c:	2a01      	cmp	r2, #1
2000616e:	910e      	str	r1, [sp, #56]	; 0x38
20006170:	f340 81cc 	ble.w	2000650c <_svfprintf_r+0x1444>
20006174:	980e      	ldr	r0, [sp, #56]	; 0x38
20006176:	3001      	adds	r0, #1
20006178:	900e      	str	r0, [sp, #56]	; 0x38
2000617a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000617e:	910b      	str	r1, [sp, #44]	; 0x2c
20006180:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006182:	2b00      	cmp	r3, #0
20006184:	f000 80fd 	beq.w	20006382 <_svfprintf_r+0x12ba>
20006188:	232d      	movs	r3, #45	; 0x2d
2000618a:	2000      	movs	r0, #0
2000618c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006190:	9015      	str	r0, [sp, #84]	; 0x54
20006192:	f7ff b950 	b.w	20005436 <_svfprintf_r+0x36e>
20006196:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006198:	425b      	negs	r3, r3
2000619a:	930c      	str	r3, [sp, #48]	; 0x30
2000619c:	f7ff bace 	b.w	2000573c <_svfprintf_r+0x674>
200061a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200061a2:	2000      	movs	r0, #0
200061a4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200061a8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200061ac:	9015      	str	r0, [sp, #84]	; 0x54
200061ae:	920b      	str	r2, [sp, #44]	; 0x2c
200061b0:	f7ff b940 	b.w	20005434 <_svfprintf_r+0x36c>
200061b4:	980a      	ldr	r0, [sp, #40]	; 0x28
200061b6:	1d01      	adds	r1, r0, #4
200061b8:	910a      	str	r1, [sp, #40]	; 0x28
200061ba:	6806      	ldr	r6, [r0, #0]
200061bc:	1e32      	subs	r2, r6, #0
200061be:	bf18      	it	ne
200061c0:	2201      	movne	r2, #1
200061c2:	4636      	mov	r6, r6
200061c4:	f04f 0700 	mov.w	r7, #0
200061c8:	f7ff b8f6 	b.w	200053b8 <_svfprintf_r+0x2f0>
200061cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
200061d0:	bf17      	itett	ne
200061d2:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
200061d4:	990a      	ldreq	r1, [sp, #40]	; 0x28
200061d6:	980d      	ldrne	r0, [sp, #52]	; 0x34
200061d8:	f102 0a04 	addne.w	sl, r2, #4
200061dc:	bf11      	iteee	ne
200061de:	6813      	ldrne	r3, [r2, #0]
200061e0:	f101 0a04 	addeq.w	sl, r1, #4
200061e4:	680b      	ldreq	r3, [r1, #0]
200061e6:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
200061e8:	bf14      	ite	ne
200061ea:	8018      	strhne	r0, [r3, #0]
200061ec:	601a      	streq	r2, [r3, #0]
200061ee:	f7fe bf95 	b.w	2000511c <_svfprintf_r+0x54>
200061f2:	9809      	ldr	r0, [sp, #36]	; 0x24
200061f4:	4659      	mov	r1, fp
200061f6:	aa37      	add	r2, sp, #220	; 0xdc
200061f8:	f7fe fed8 	bl	20004fac <__sprint_r>
200061fc:	2800      	cmp	r0, #0
200061fe:	f47f a8b1 	bne.w	20005364 <_svfprintf_r+0x29c>
20006202:	464b      	mov	r3, r9
20006204:	e40b      	b.n	20005a1e <_svfprintf_r+0x956>
20006206:	9809      	ldr	r0, [sp, #36]	; 0x24
20006208:	2140      	movs	r1, #64	; 0x40
2000620a:	f7fe f9c3 	bl	20004594 <_malloc_r>
2000620e:	6030      	str	r0, [r6, #0]
20006210:	6130      	str	r0, [r6, #16]
20006212:	2800      	cmp	r0, #0
20006214:	f000 818d 	beq.w	20006532 <_svfprintf_r+0x146a>
20006218:	2340      	movs	r3, #64	; 0x40
2000621a:	6173      	str	r3, [r6, #20]
2000621c:	f7fe bf67 	b.w	200050ee <_svfprintf_r+0x26>
20006220:	2000bb88 	.word	0x2000bb88
20006224:	2003      	movs	r0, #3
20006226:	f64b 32b8 	movw	r2, #48056	; 0xbbb8
2000622a:	f64b 31b4 	movw	r1, #48052	; 0xbbb4
2000622e:	900b      	str	r0, [sp, #44]	; 0x2c
20006230:	9814      	ldr	r0, [sp, #80]	; 0x50
20006232:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006236:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000623a:	9315      	str	r3, [sp, #84]	; 0x54
2000623c:	2847      	cmp	r0, #71	; 0x47
2000623e:	bfd8      	it	le
20006240:	460a      	movle	r2, r1
20006242:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
20006246:	2103      	movs	r1, #3
20006248:	9211      	str	r2, [sp, #68]	; 0x44
2000624a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000624e:	910e      	str	r1, [sp, #56]	; 0x38
20006250:	f7ff b8f0 	b.w	20005434 <_svfprintf_r+0x36c>
20006254:	9809      	ldr	r0, [sp, #36]	; 0x24
20006256:	4659      	mov	r1, fp
20006258:	aa37      	add	r2, sp, #220	; 0xdc
2000625a:	f7fe fea7 	bl	20004fac <__sprint_r>
2000625e:	2800      	cmp	r0, #0
20006260:	f47f a880 	bne.w	20005364 <_svfprintf_r+0x29c>
20006264:	464b      	mov	r3, r9
20006266:	e682      	b.n	20005f6e <_svfprintf_r+0xea6>
20006268:	9809      	ldr	r0, [sp, #36]	; 0x24
2000626a:	4659      	mov	r1, fp
2000626c:	aa37      	add	r2, sp, #220	; 0xdc
2000626e:	f7fe fe9d 	bl	20004fac <__sprint_r>
20006272:	2800      	cmp	r0, #0
20006274:	f47f a876 	bne.w	20005364 <_svfprintf_r+0x29c>
20006278:	464b      	mov	r3, r9
2000627a:	e68e      	b.n	20005f9a <_svfprintf_r+0xed2>
2000627c:	4638      	mov	r0, r7
2000627e:	2200      	movs	r2, #0
20006280:	2300      	movs	r3, #0
20006282:	4631      	mov	r1, r6
20006284:	f8cd c020 	str.w	ip, [sp, #32]
20006288:	f004 fece 	bl	2000b028 <__aeabi_dcmpeq>
2000628c:	f8dd c020 	ldr.w	ip, [sp, #32]
20006290:	2800      	cmp	r0, #0
20006292:	f47f af23 	bne.w	200060dc <_svfprintf_r+0x1014>
20006296:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006298:	f1c2 0301 	rsb	r3, r2, #1
2000629c:	9342      	str	r3, [sp, #264]	; 0x108
2000629e:	e71e      	b.n	200060de <_svfprintf_r+0x1016>
200062a0:	9809      	ldr	r0, [sp, #36]	; 0x24
200062a2:	4659      	mov	r1, fp
200062a4:	aa37      	add	r2, sp, #220	; 0xdc
200062a6:	f7fe fe81 	bl	20004fac <__sprint_r>
200062aa:	2800      	cmp	r0, #0
200062ac:	f47f a85a 	bne.w	20005364 <_svfprintf_r+0x29c>
200062b0:	464b      	mov	r3, r9
200062b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
200062b4:	9811      	ldr	r0, [sp, #68]	; 0x44
200062b6:	605a      	str	r2, [r3, #4]
200062b8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200062ba:	9939      	ldr	r1, [sp, #228]	; 0xe4
200062bc:	6018      	str	r0, [r3, #0]
200062be:	3201      	adds	r2, #1
200062c0:	9818      	ldr	r0, [sp, #96]	; 0x60
200062c2:	9238      	str	r2, [sp, #224]	; 0xe0
200062c4:	1809      	adds	r1, r1, r0
200062c6:	2a07      	cmp	r2, #7
200062c8:	9139      	str	r1, [sp, #228]	; 0xe4
200062ca:	f73f a966 	bgt.w	2000559a <_svfprintf_r+0x4d2>
200062ce:	3308      	adds	r3, #8
200062d0:	f7ff b816 	b.w	20005300 <_svfprintf_r+0x238>
200062d4:	2100      	movs	r1, #0
200062d6:	9115      	str	r1, [sp, #84]	; 0x54
200062d8:	f7fe fe38 	bl	20004f4c <strlen>
200062dc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200062e0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200062e4:	900e      	str	r0, [sp, #56]	; 0x38
200062e6:	920b      	str	r2, [sp, #44]	; 0x2c
200062e8:	f7ff b8a4 	b.w	20005434 <_svfprintf_r+0x36c>
200062ec:	605c      	str	r4, [r3, #4]
200062ee:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200062f0:	601f      	str	r7, [r3, #0]
200062f2:	1c51      	adds	r1, r2, #1
200062f4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200062f6:	9138      	str	r1, [sp, #224]	; 0xe0
200062f8:	1912      	adds	r2, r2, r4
200062fa:	2907      	cmp	r1, #7
200062fc:	9239      	str	r2, [sp, #228]	; 0xe4
200062fe:	dccf      	bgt.n	200062a0 <_svfprintf_r+0x11d8>
20006300:	3308      	adds	r3, #8
20006302:	e7d6      	b.n	200062b2 <_svfprintf_r+0x11ea>
20006304:	9916      	ldr	r1, [sp, #88]	; 0x58
20006306:	9811      	ldr	r0, [sp, #68]	; 0x44
20006308:	1a08      	subs	r0, r1, r0
2000630a:	900e      	str	r0, [sp, #56]	; 0x38
2000630c:	f7ff b889 	b.w	20005422 <_svfprintf_r+0x35a>
20006310:	f1b8 0f06 	cmp.w	r8, #6
20006314:	bf34      	ite	cc
20006316:	4641      	movcc	r1, r8
20006318:	2106      	movcs	r1, #6
2000631a:	f64b 32d0 	movw	r2, #48080	; 0xbbd0
2000631e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006322:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
20006326:	910e      	str	r1, [sp, #56]	; 0x38
20006328:	9211      	str	r2, [sp, #68]	; 0x44
2000632a:	930b      	str	r3, [sp, #44]	; 0x2c
2000632c:	f7ff b963 	b.w	200055f6 <_svfprintf_r+0x52e>
20006330:	9809      	ldr	r0, [sp, #36]	; 0x24
20006332:	4659      	mov	r1, fp
20006334:	aa37      	add	r2, sp, #220	; 0xdc
20006336:	f7fe fe39 	bl	20004fac <__sprint_r>
2000633a:	2800      	cmp	r0, #0
2000633c:	f47f a812 	bne.w	20005364 <_svfprintf_r+0x29c>
20006340:	464b      	mov	r3, r9
20006342:	e43b      	b.n	20005bbc <_svfprintf_r+0xaf4>
20006344:	9809      	ldr	r0, [sp, #36]	; 0x24
20006346:	4659      	mov	r1, fp
20006348:	aa37      	add	r2, sp, #220	; 0xdc
2000634a:	f7fe fe2f 	bl	20004fac <__sprint_r>
2000634e:	2800      	cmp	r0, #0
20006350:	f47f a808 	bne.w	20005364 <_svfprintf_r+0x29c>
20006354:	464b      	mov	r3, r9
20006356:	e5af      	b.n	20005eb8 <_svfprintf_r+0xdf0>
20006358:	9809      	ldr	r0, [sp, #36]	; 0x24
2000635a:	4659      	mov	r1, fp
2000635c:	aa37      	add	r2, sp, #220	; 0xdc
2000635e:	f7fe fe25 	bl	20004fac <__sprint_r>
20006362:	2800      	cmp	r0, #0
20006364:	f47e affe 	bne.w	20005364 <_svfprintf_r+0x29c>
20006368:	464c      	mov	r4, r9
2000636a:	e594      	b.n	20005e96 <_svfprintf_r+0xdce>
2000636c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20006370:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20006374:	9015      	str	r0, [sp, #84]	; 0x54
20006376:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000637a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000637e:	f7ff b859 	b.w	20005434 <_svfprintf_r+0x36c>
20006382:	980e      	ldr	r0, [sp, #56]	; 0x38
20006384:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006388:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
2000638c:	900b      	str	r0, [sp, #44]	; 0x2c
2000638e:	f7ff b851 	b.w	20005434 <_svfprintf_r+0x36c>
20006392:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006394:	2a65      	cmp	r2, #101	; 0x65
20006396:	bf14      	ite	ne
20006398:	2300      	movne	r3, #0
2000639a:	2301      	moveq	r3, #1
2000639c:	2a45      	cmp	r2, #69	; 0x45
2000639e:	bf08      	it	eq
200063a0:	f043 0301 	orreq.w	r3, r3, #1
200063a4:	2b00      	cmp	r3, #0
200063a6:	d032      	beq.n	2000640e <_svfprintf_r+0x1346>
200063a8:	f108 0301 	add.w	r3, r8, #1
200063ac:	930b      	str	r3, [sp, #44]	; 0x2c
200063ae:	2302      	movs	r3, #2
200063b0:	e668      	b.n	20006084 <_svfprintf_r+0xfbc>
200063b2:	9814      	ldr	r0, [sp, #80]	; 0x50
200063b4:	2865      	cmp	r0, #101	; 0x65
200063b6:	dd62      	ble.n	2000647e <_svfprintf_r+0x13b6>
200063b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
200063ba:	2a66      	cmp	r2, #102	; 0x66
200063bc:	bf1c      	itt	ne
200063be:	9b42      	ldrne	r3, [sp, #264]	; 0x108
200063c0:	930e      	strne	r3, [sp, #56]	; 0x38
200063c2:	d06f      	beq.n	200064a4 <_svfprintf_r+0x13dc>
200063c4:	9a18      	ldr	r2, [sp, #96]	; 0x60
200063c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200063c8:	429a      	cmp	r2, r3
200063ca:	dc5b      	bgt.n	20006484 <_svfprintf_r+0x13bc>
200063cc:	f01a 0f01 	tst.w	sl, #1
200063d0:	f040 8081 	bne.w	200064d6 <_svfprintf_r+0x140e>
200063d4:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
200063d8:	2167      	movs	r1, #103	; 0x67
200063da:	900b      	str	r0, [sp, #44]	; 0x2c
200063dc:	9114      	str	r1, [sp, #80]	; 0x50
200063de:	e6cf      	b.n	20006180 <_svfprintf_r+0x10b8>
200063e0:	9b40      	ldr	r3, [sp, #256]	; 0x100
200063e2:	459c      	cmp	ip, r3
200063e4:	bf98      	it	ls
200063e6:	469c      	movls	ip, r3
200063e8:	f67f ae89 	bls.w	200060fe <_svfprintf_r+0x1036>
200063ec:	2230      	movs	r2, #48	; 0x30
200063ee:	f803 2b01 	strb.w	r2, [r3], #1
200063f2:	459c      	cmp	ip, r3
200063f4:	9340      	str	r3, [sp, #256]	; 0x100
200063f6:	d8fa      	bhi.n	200063ee <_svfprintf_r+0x1326>
200063f8:	e681      	b.n	200060fe <_svfprintf_r+0x1036>
200063fa:	9809      	ldr	r0, [sp, #36]	; 0x24
200063fc:	4659      	mov	r1, fp
200063fe:	aa37      	add	r2, sp, #220	; 0xdc
20006400:	f7fe fdd4 	bl	20004fac <__sprint_r>
20006404:	2800      	cmp	r0, #0
20006406:	f47e afad 	bne.w	20005364 <_svfprintf_r+0x29c>
2000640a:	464b      	mov	r3, r9
2000640c:	e577      	b.n	20005efe <_svfprintf_r+0xe36>
2000640e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006412:	3302      	adds	r3, #2
20006414:	e636      	b.n	20006084 <_svfprintf_r+0xfbc>
20006416:	f246 6c67 	movw	ip, #26215	; 0x6667
2000641a:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
2000641e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20006422:	fb8c 2103 	smull	r2, r1, ip, r3
20006426:	17da      	asrs	r2, r3, #31
20006428:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
2000642c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
20006430:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
20006434:	4613      	mov	r3, r2
20006436:	3130      	adds	r1, #48	; 0x30
20006438:	2a09      	cmp	r2, #9
2000643a:	f800 1d01 	strb.w	r1, [r0, #-1]!
2000643e:	dcf0      	bgt.n	20006422 <_svfprintf_r+0x135a>
20006440:	3330      	adds	r3, #48	; 0x30
20006442:	1e42      	subs	r2, r0, #1
20006444:	b2d9      	uxtb	r1, r3
20006446:	f800 1c01 	strb.w	r1, [r0, #-1]
2000644a:	9b07      	ldr	r3, [sp, #28]
2000644c:	4293      	cmp	r3, r2
2000644e:	bf98      	it	ls
20006450:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
20006454:	f67f ae84 	bls.w	20006160 <_svfprintf_r+0x1098>
20006458:	4602      	mov	r2, r0
2000645a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
2000645e:	e001      	b.n	20006464 <_svfprintf_r+0x139c>
20006460:	f812 1b01 	ldrb.w	r1, [r2], #1
20006464:	f803 1c01 	strb.w	r1, [r3, #-1]
20006468:	4619      	mov	r1, r3
2000646a:	9807      	ldr	r0, [sp, #28]
2000646c:	3301      	adds	r3, #1
2000646e:	4290      	cmp	r0, r2
20006470:	d8f6      	bhi.n	20006460 <_svfprintf_r+0x1398>
20006472:	e675      	b.n	20006160 <_svfprintf_r+0x1098>
20006474:	202d      	movs	r0, #45	; 0x2d
20006476:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
2000647a:	9015      	str	r0, [sp, #84]	; 0x54
2000647c:	e5f2      	b.n	20006064 <_svfprintf_r+0xf9c>
2000647e:	9942      	ldr	r1, [sp, #264]	; 0x108
20006480:	910e      	str	r1, [sp, #56]	; 0x38
20006482:	e657      	b.n	20006134 <_svfprintf_r+0x106c>
20006484:	990e      	ldr	r1, [sp, #56]	; 0x38
20006486:	9818      	ldr	r0, [sp, #96]	; 0x60
20006488:	2900      	cmp	r1, #0
2000648a:	bfda      	itte	le
2000648c:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
2000648e:	f1c2 0302 	rsble	r3, r2, #2
20006492:	2301      	movgt	r3, #1
20006494:	181b      	adds	r3, r3, r0
20006496:	2167      	movs	r1, #103	; 0x67
20006498:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000649c:	930e      	str	r3, [sp, #56]	; 0x38
2000649e:	9114      	str	r1, [sp, #80]	; 0x50
200064a0:	920b      	str	r2, [sp, #44]	; 0x2c
200064a2:	e66d      	b.n	20006180 <_svfprintf_r+0x10b8>
200064a4:	9842      	ldr	r0, [sp, #264]	; 0x108
200064a6:	2800      	cmp	r0, #0
200064a8:	900e      	str	r0, [sp, #56]	; 0x38
200064aa:	dd38      	ble.n	2000651e <_svfprintf_r+0x1456>
200064ac:	f1b8 0f00 	cmp.w	r8, #0
200064b0:	d107      	bne.n	200064c2 <_svfprintf_r+0x13fa>
200064b2:	f01a 0f01 	tst.w	sl, #1
200064b6:	bf04      	itt	eq
200064b8:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
200064bc:	910b      	streq	r1, [sp, #44]	; 0x2c
200064be:	f43f ae5f 	beq.w	20006180 <_svfprintf_r+0x10b8>
200064c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200064c4:	2066      	movs	r0, #102	; 0x66
200064c6:	9014      	str	r0, [sp, #80]	; 0x50
200064c8:	1c53      	adds	r3, r2, #1
200064ca:	4443      	add	r3, r8
200064cc:	930e      	str	r3, [sp, #56]	; 0x38
200064ce:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
200064d2:	910b      	str	r1, [sp, #44]	; 0x2c
200064d4:	e654      	b.n	20006180 <_svfprintf_r+0x10b8>
200064d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200064d8:	2367      	movs	r3, #103	; 0x67
200064da:	9314      	str	r3, [sp, #80]	; 0x50
200064dc:	3201      	adds	r2, #1
200064de:	920e      	str	r2, [sp, #56]	; 0x38
200064e0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
200064e4:	900b      	str	r0, [sp, #44]	; 0x2c
200064e6:	e64b      	b.n	20006180 <_svfprintf_r+0x10b8>
200064e8:	222d      	movs	r2, #45	; 0x2d
200064ea:	425b      	negs	r3, r3
200064ec:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
200064f0:	e62c      	b.n	2000614c <_svfprintf_r+0x1084>
200064f2:	990a      	ldr	r1, [sp, #40]	; 0x28
200064f4:	781a      	ldrb	r2, [r3, #0]
200064f6:	f8d1 8000 	ldr.w	r8, [r1]
200064fa:	3104      	adds	r1, #4
200064fc:	910a      	str	r1, [sp, #40]	; 0x28
200064fe:	f1b8 0f00 	cmp.w	r8, #0
20006502:	bfb8      	it	lt
20006504:	f04f 38ff 	movlt.w	r8, #4294967295
20006508:	f7fe be47 	b.w	2000519a <_svfprintf_r+0xd2>
2000650c:	f01a 0f01 	tst.w	sl, #1
20006510:	bf04      	itt	eq
20006512:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
20006516:	930b      	streq	r3, [sp, #44]	; 0x2c
20006518:	f43f ae32 	beq.w	20006180 <_svfprintf_r+0x10b8>
2000651c:	e62a      	b.n	20006174 <_svfprintf_r+0x10ac>
2000651e:	f1b8 0f00 	cmp.w	r8, #0
20006522:	d10e      	bne.n	20006542 <_svfprintf_r+0x147a>
20006524:	f01a 0f01 	tst.w	sl, #1
20006528:	d10b      	bne.n	20006542 <_svfprintf_r+0x147a>
2000652a:	2201      	movs	r2, #1
2000652c:	920b      	str	r2, [sp, #44]	; 0x2c
2000652e:	920e      	str	r2, [sp, #56]	; 0x38
20006530:	e626      	b.n	20006180 <_svfprintf_r+0x10b8>
20006532:	9809      	ldr	r0, [sp, #36]	; 0x24
20006534:	230c      	movs	r3, #12
20006536:	f04f 31ff 	mov.w	r1, #4294967295
2000653a:	910d      	str	r1, [sp, #52]	; 0x34
2000653c:	6003      	str	r3, [r0, #0]
2000653e:	f7fe bf1a 	b.w	20005376 <_svfprintf_r+0x2ae>
20006542:	f108 0302 	add.w	r3, r8, #2
20006546:	2066      	movs	r0, #102	; 0x66
20006548:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
2000654c:	930e      	str	r3, [sp, #56]	; 0x38
2000654e:	9014      	str	r0, [sp, #80]	; 0x50
20006550:	910b      	str	r1, [sp, #44]	; 0x2c
20006552:	e615      	b.n	20006180 <_svfprintf_r+0x10b8>

20006554 <__sprint_r>:
20006554:	6893      	ldr	r3, [r2, #8]
20006556:	b510      	push	{r4, lr}
20006558:	4614      	mov	r4, r2
2000655a:	b913      	cbnz	r3, 20006562 <__sprint_r+0xe>
2000655c:	6053      	str	r3, [r2, #4]
2000655e:	4618      	mov	r0, r3
20006560:	bd10      	pop	{r4, pc}
20006562:	f002 ffc9 	bl	200094f8 <__sfvwrite_r>
20006566:	2300      	movs	r3, #0
20006568:	6063      	str	r3, [r4, #4]
2000656a:	60a3      	str	r3, [r4, #8]
2000656c:	bd10      	pop	{r4, pc}
2000656e:	bf00      	nop

20006570 <_vfprintf_r>:
20006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006574:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20006578:	b083      	sub	sp, #12
2000657a:	460e      	mov	r6, r1
2000657c:	4615      	mov	r5, r2
2000657e:	469a      	mov	sl, r3
20006580:	4681      	mov	r9, r0
20006582:	f003 f9a9 	bl	200098d8 <_localeconv_r>
20006586:	6800      	ldr	r0, [r0, #0]
20006588:	901d      	str	r0, [sp, #116]	; 0x74
2000658a:	f1b9 0f00 	cmp.w	r9, #0
2000658e:	d004      	beq.n	2000659a <_vfprintf_r+0x2a>
20006590:	f8d9 3018 	ldr.w	r3, [r9, #24]
20006594:	2b00      	cmp	r3, #0
20006596:	f000 815a 	beq.w	2000684e <_vfprintf_r+0x2de>
2000659a:	f64b 430c 	movw	r3, #48140	; 0xbc0c
2000659e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065a2:	429e      	cmp	r6, r3
200065a4:	bf08      	it	eq
200065a6:	f8d9 6004 	ldreq.w	r6, [r9, #4]
200065aa:	d010      	beq.n	200065ce <_vfprintf_r+0x5e>
200065ac:	f64b 432c 	movw	r3, #48172	; 0xbc2c
200065b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065b4:	429e      	cmp	r6, r3
200065b6:	bf08      	it	eq
200065b8:	f8d9 6008 	ldreq.w	r6, [r9, #8]
200065bc:	d007      	beq.n	200065ce <_vfprintf_r+0x5e>
200065be:	f64b 434c 	movw	r3, #48204	; 0xbc4c
200065c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065c6:	429e      	cmp	r6, r3
200065c8:	bf08      	it	eq
200065ca:	f8d9 600c 	ldreq.w	r6, [r9, #12]
200065ce:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200065d2:	fa1f f38c 	uxth.w	r3, ip
200065d6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
200065da:	d109      	bne.n	200065f0 <_vfprintf_r+0x80>
200065dc:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
200065e0:	6e72      	ldr	r2, [r6, #100]	; 0x64
200065e2:	f8a6 c00c 	strh.w	ip, [r6, #12]
200065e6:	fa1f f38c 	uxth.w	r3, ip
200065ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
200065ee:	6672      	str	r2, [r6, #100]	; 0x64
200065f0:	f013 0f08 	tst.w	r3, #8
200065f4:	f001 8301 	beq.w	20007bfa <_vfprintf_r+0x168a>
200065f8:	6932      	ldr	r2, [r6, #16]
200065fa:	2a00      	cmp	r2, #0
200065fc:	f001 82fd 	beq.w	20007bfa <_vfprintf_r+0x168a>
20006600:	f003 031a 	and.w	r3, r3, #26
20006604:	2b0a      	cmp	r3, #10
20006606:	f000 80e0 	beq.w	200067ca <_vfprintf_r+0x25a>
2000660a:	2200      	movs	r2, #0
2000660c:	9212      	str	r2, [sp, #72]	; 0x48
2000660e:	921a      	str	r2, [sp, #104]	; 0x68
20006610:	2300      	movs	r3, #0
20006612:	921c      	str	r2, [sp, #112]	; 0x70
20006614:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006618:	9211      	str	r2, [sp, #68]	; 0x44
2000661a:	3404      	adds	r4, #4
2000661c:	9219      	str	r2, [sp, #100]	; 0x64
2000661e:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20006622:	931b      	str	r3, [sp, #108]	; 0x6c
20006624:	3204      	adds	r2, #4
20006626:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
2000662a:	3228      	adds	r2, #40	; 0x28
2000662c:	3303      	adds	r3, #3
2000662e:	9218      	str	r2, [sp, #96]	; 0x60
20006630:	9307      	str	r3, [sp, #28]
20006632:	2300      	movs	r3, #0
20006634:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20006638:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000663c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006640:	782b      	ldrb	r3, [r5, #0]
20006642:	1e1a      	subs	r2, r3, #0
20006644:	bf18      	it	ne
20006646:	2201      	movne	r2, #1
20006648:	2b25      	cmp	r3, #37	; 0x25
2000664a:	bf0c      	ite	eq
2000664c:	2200      	moveq	r2, #0
2000664e:	f002 0201 	andne.w	r2, r2, #1
20006652:	b332      	cbz	r2, 200066a2 <_vfprintf_r+0x132>
20006654:	462f      	mov	r7, r5
20006656:	f817 3f01 	ldrb.w	r3, [r7, #1]!
2000665a:	1e1a      	subs	r2, r3, #0
2000665c:	bf18      	it	ne
2000665e:	2201      	movne	r2, #1
20006660:	2b25      	cmp	r3, #37	; 0x25
20006662:	bf0c      	ite	eq
20006664:	2200      	moveq	r2, #0
20006666:	f002 0201 	andne.w	r2, r2, #1
2000666a:	2a00      	cmp	r2, #0
2000666c:	d1f3      	bne.n	20006656 <_vfprintf_r+0xe6>
2000666e:	ebb7 0805 	subs.w	r8, r7, r5
20006672:	bf08      	it	eq
20006674:	463d      	moveq	r5, r7
20006676:	d014      	beq.n	200066a2 <_vfprintf_r+0x132>
20006678:	f8c4 8004 	str.w	r8, [r4, #4]
2000667c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006680:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006684:	3301      	adds	r3, #1
20006686:	6025      	str	r5, [r4, #0]
20006688:	2b07      	cmp	r3, #7
2000668a:	4442      	add	r2, r8
2000668c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006690:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006694:	dc78      	bgt.n	20006788 <_vfprintf_r+0x218>
20006696:	3408      	adds	r4, #8
20006698:	9811      	ldr	r0, [sp, #68]	; 0x44
2000669a:	463d      	mov	r5, r7
2000669c:	4440      	add	r0, r8
2000669e:	9011      	str	r0, [sp, #68]	; 0x44
200066a0:	783b      	ldrb	r3, [r7, #0]
200066a2:	2b00      	cmp	r3, #0
200066a4:	d07c      	beq.n	200067a0 <_vfprintf_r+0x230>
200066a6:	1c6b      	adds	r3, r5, #1
200066a8:	f04f 37ff 	mov.w	r7, #4294967295
200066ac:	202b      	movs	r0, #43	; 0x2b
200066ae:	f04f 0c20 	mov.w	ip, #32
200066b2:	2100      	movs	r1, #0
200066b4:	f04f 0200 	mov.w	r2, #0
200066b8:	910f      	str	r1, [sp, #60]	; 0x3c
200066ba:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200066be:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
200066c2:	786a      	ldrb	r2, [r5, #1]
200066c4:	910a      	str	r1, [sp, #40]	; 0x28
200066c6:	1c5d      	adds	r5, r3, #1
200066c8:	f1a2 0320 	sub.w	r3, r2, #32
200066cc:	2b58      	cmp	r3, #88	; 0x58
200066ce:	f200 8286 	bhi.w	20006bde <_vfprintf_r+0x66e>
200066d2:	e8df f013 	tbh	[pc, r3, lsl #1]
200066d6:	0298      	.short	0x0298
200066d8:	02840284 	.word	0x02840284
200066dc:	028402a4 	.word	0x028402a4
200066e0:	02840284 	.word	0x02840284
200066e4:	02840284 	.word	0x02840284
200066e8:	02ad0284 	.word	0x02ad0284
200066ec:	028402ba 	.word	0x028402ba
200066f0:	02ca02c1 	.word	0x02ca02c1
200066f4:	02e70284 	.word	0x02e70284
200066f8:	02f002f0 	.word	0x02f002f0
200066fc:	02f002f0 	.word	0x02f002f0
20006700:	02f002f0 	.word	0x02f002f0
20006704:	02f002f0 	.word	0x02f002f0
20006708:	028402f0 	.word	0x028402f0
2000670c:	02840284 	.word	0x02840284
20006710:	02840284 	.word	0x02840284
20006714:	02840284 	.word	0x02840284
20006718:	02840284 	.word	0x02840284
2000671c:	03040284 	.word	0x03040284
20006720:	02840326 	.word	0x02840326
20006724:	02840326 	.word	0x02840326
20006728:	02840284 	.word	0x02840284
2000672c:	036a0284 	.word	0x036a0284
20006730:	02840284 	.word	0x02840284
20006734:	02840481 	.word	0x02840481
20006738:	02840284 	.word	0x02840284
2000673c:	02840284 	.word	0x02840284
20006740:	02840414 	.word	0x02840414
20006744:	042f0284 	.word	0x042f0284
20006748:	02840284 	.word	0x02840284
2000674c:	02840284 	.word	0x02840284
20006750:	02840284 	.word	0x02840284
20006754:	02840284 	.word	0x02840284
20006758:	02840284 	.word	0x02840284
2000675c:	0465044f 	.word	0x0465044f
20006760:	03260326 	.word	0x03260326
20006764:	03730326 	.word	0x03730326
20006768:	02840465 	.word	0x02840465
2000676c:	03790284 	.word	0x03790284
20006770:	03850284 	.word	0x03850284
20006774:	03ad0396 	.word	0x03ad0396
20006778:	0284040a 	.word	0x0284040a
2000677c:	028403cc 	.word	0x028403cc
20006780:	028403f4 	.word	0x028403f4
20006784:	00c00284 	.word	0x00c00284
20006788:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000678c:	4648      	mov	r0, r9
2000678e:	4631      	mov	r1, r6
20006790:	320c      	adds	r2, #12
20006792:	f7ff fedf 	bl	20006554 <__sprint_r>
20006796:	b958      	cbnz	r0, 200067b0 <_vfprintf_r+0x240>
20006798:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000679c:	3404      	adds	r4, #4
2000679e:	e77b      	b.n	20006698 <_vfprintf_r+0x128>
200067a0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200067a4:	2b00      	cmp	r3, #0
200067a6:	f041 8192 	bne.w	20007ace <_vfprintf_r+0x155e>
200067aa:	2300      	movs	r3, #0
200067ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200067b0:	89b3      	ldrh	r3, [r6, #12]
200067b2:	f013 0f40 	tst.w	r3, #64	; 0x40
200067b6:	d002      	beq.n	200067be <_vfprintf_r+0x24e>
200067b8:	f04f 30ff 	mov.w	r0, #4294967295
200067bc:	9011      	str	r0, [sp, #68]	; 0x44
200067be:	9811      	ldr	r0, [sp, #68]	; 0x44
200067c0:	b05f      	add	sp, #380	; 0x17c
200067c2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
200067c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200067ca:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
200067ce:	2b00      	cmp	r3, #0
200067d0:	f6ff af1b 	blt.w	2000660a <_vfprintf_r+0x9a>
200067d4:	6a37      	ldr	r7, [r6, #32]
200067d6:	f02c 0c02 	bic.w	ip, ip, #2
200067da:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200067de:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
200067e2:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
200067e6:	340c      	adds	r4, #12
200067e8:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200067ec:	462a      	mov	r2, r5
200067ee:	4653      	mov	r3, sl
200067f0:	4648      	mov	r0, r9
200067f2:	4621      	mov	r1, r4
200067f4:	ad1f      	add	r5, sp, #124	; 0x7c
200067f6:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200067fa:	2700      	movs	r7, #0
200067fc:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20006800:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20006804:	f44f 6580 	mov.w	r5, #1024	; 0x400
20006808:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
2000680c:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20006810:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20006814:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20006818:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
2000681c:	f7ff fea8 	bl	20006570 <_vfprintf_r>
20006820:	2800      	cmp	r0, #0
20006822:	9011      	str	r0, [sp, #68]	; 0x44
20006824:	db09      	blt.n	2000683a <_vfprintf_r+0x2ca>
20006826:	4621      	mov	r1, r4
20006828:	4648      	mov	r0, r9
2000682a:	f002 fb91 	bl	20008f50 <_fflush_r>
2000682e:	9911      	ldr	r1, [sp, #68]	; 0x44
20006830:	42b8      	cmp	r0, r7
20006832:	bf18      	it	ne
20006834:	f04f 31ff 	movne.w	r1, #4294967295
20006838:	9111      	str	r1, [sp, #68]	; 0x44
2000683a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000683e:	f013 0f40 	tst.w	r3, #64	; 0x40
20006842:	d0bc      	beq.n	200067be <_vfprintf_r+0x24e>
20006844:	89b3      	ldrh	r3, [r6, #12]
20006846:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000684a:	81b3      	strh	r3, [r6, #12]
2000684c:	e7b7      	b.n	200067be <_vfprintf_r+0x24e>
2000684e:	4648      	mov	r0, r9
20006850:	f002 fcee 	bl	20009230 <__sinit>
20006854:	e6a1      	b.n	2000659a <_vfprintf_r+0x2a>
20006856:	980a      	ldr	r0, [sp, #40]	; 0x28
20006858:	f64b 3cbc 	movw	ip, #48060	; 0xbbbc
2000685c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006860:	9216      	str	r2, [sp, #88]	; 0x58
20006862:	f010 0f20 	tst.w	r0, #32
20006866:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
2000686a:	f000 836e 	beq.w	20006f4a <_vfprintf_r+0x9da>
2000686e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006870:	1dcb      	adds	r3, r1, #7
20006872:	f023 0307 	bic.w	r3, r3, #7
20006876:	f103 0208 	add.w	r2, r3, #8
2000687a:	920b      	str	r2, [sp, #44]	; 0x2c
2000687c:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006880:	ea5a 020b 	orrs.w	r2, sl, fp
20006884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006886:	bf0c      	ite	eq
20006888:	2200      	moveq	r2, #0
2000688a:	2201      	movne	r2, #1
2000688c:	4213      	tst	r3, r2
2000688e:	f040 866b 	bne.w	20007568 <_vfprintf_r+0xff8>
20006892:	2302      	movs	r3, #2
20006894:	f04f 0100 	mov.w	r1, #0
20006898:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
2000689c:	2f00      	cmp	r7, #0
2000689e:	bfa2      	ittt	ge
200068a0:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
200068a4:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
200068a8:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
200068ac:	2f00      	cmp	r7, #0
200068ae:	bf18      	it	ne
200068b0:	f042 0201 	orrne.w	r2, r2, #1
200068b4:	2a00      	cmp	r2, #0
200068b6:	f000 841e 	beq.w	200070f6 <_vfprintf_r+0xb86>
200068ba:	2b01      	cmp	r3, #1
200068bc:	f000 85de 	beq.w	2000747c <_vfprintf_r+0xf0c>
200068c0:	2b02      	cmp	r3, #2
200068c2:	f000 85c1 	beq.w	20007448 <_vfprintf_r+0xed8>
200068c6:	9918      	ldr	r1, [sp, #96]	; 0x60
200068c8:	9113      	str	r1, [sp, #76]	; 0x4c
200068ca:	ea4f 08da 	mov.w	r8, sl, lsr #3
200068ce:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
200068d2:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200068d6:	f00a 0007 	and.w	r0, sl, #7
200068da:	46e3      	mov	fp, ip
200068dc:	46c2      	mov	sl, r8
200068de:	3030      	adds	r0, #48	; 0x30
200068e0:	ea5a 020b 	orrs.w	r2, sl, fp
200068e4:	f801 0d01 	strb.w	r0, [r1, #-1]!
200068e8:	d1ef      	bne.n	200068ca <_vfprintf_r+0x35a>
200068ea:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200068ee:	9113      	str	r1, [sp, #76]	; 0x4c
200068f0:	f01c 0f01 	tst.w	ip, #1
200068f4:	f040 868c 	bne.w	20007610 <_vfprintf_r+0x10a0>
200068f8:	9818      	ldr	r0, [sp, #96]	; 0x60
200068fa:	1a40      	subs	r0, r0, r1
200068fc:	9010      	str	r0, [sp, #64]	; 0x40
200068fe:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006902:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006904:	9717      	str	r7, [sp, #92]	; 0x5c
20006906:	42ba      	cmp	r2, r7
20006908:	bfb8      	it	lt
2000690a:	463a      	movlt	r2, r7
2000690c:	920c      	str	r2, [sp, #48]	; 0x30
2000690e:	b113      	cbz	r3, 20006916 <_vfprintf_r+0x3a6>
20006910:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006912:	3201      	adds	r2, #1
20006914:	920c      	str	r2, [sp, #48]	; 0x30
20006916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006918:	980a      	ldr	r0, [sp, #40]	; 0x28
2000691a:	f013 0302 	ands.w	r3, r3, #2
2000691e:	9315      	str	r3, [sp, #84]	; 0x54
20006920:	bf1e      	ittt	ne
20006922:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20006926:	f10c 0c02 	addne.w	ip, ip, #2
2000692a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000692e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20006932:	9014      	str	r0, [sp, #80]	; 0x50
20006934:	d14d      	bne.n	200069d2 <_vfprintf_r+0x462>
20006936:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006938:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000693a:	1a8f      	subs	r7, r1, r2
2000693c:	2f00      	cmp	r7, #0
2000693e:	dd48      	ble.n	200069d2 <_vfprintf_r+0x462>
20006940:	2f10      	cmp	r7, #16
20006942:	f64b 38dc 	movw	r8, #48092	; 0xbbdc
20006946:	bfd8      	it	le
20006948:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000694c:	dd30      	ble.n	200069b0 <_vfprintf_r+0x440>
2000694e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006952:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006956:	4643      	mov	r3, r8
20006958:	f04f 0a10 	mov.w	sl, #16
2000695c:	46a8      	mov	r8, r5
2000695e:	f10b 0b0c 	add.w	fp, fp, #12
20006962:	461d      	mov	r5, r3
20006964:	e002      	b.n	2000696c <_vfprintf_r+0x3fc>
20006966:	3f10      	subs	r7, #16
20006968:	2f10      	cmp	r7, #16
2000696a:	dd1e      	ble.n	200069aa <_vfprintf_r+0x43a>
2000696c:	f8c4 a004 	str.w	sl, [r4, #4]
20006970:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006974:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006978:	3301      	adds	r3, #1
2000697a:	6025      	str	r5, [r4, #0]
2000697c:	3210      	adds	r2, #16
2000697e:	2b07      	cmp	r3, #7
20006980:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006984:	f104 0408 	add.w	r4, r4, #8
20006988:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000698c:	ddeb      	ble.n	20006966 <_vfprintf_r+0x3f6>
2000698e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006992:	4648      	mov	r0, r9
20006994:	4631      	mov	r1, r6
20006996:	465a      	mov	r2, fp
20006998:	3404      	adds	r4, #4
2000699a:	f7ff fddb 	bl	20006554 <__sprint_r>
2000699e:	2800      	cmp	r0, #0
200069a0:	f47f af06 	bne.w	200067b0 <_vfprintf_r+0x240>
200069a4:	3f10      	subs	r7, #16
200069a6:	2f10      	cmp	r7, #16
200069a8:	dce0      	bgt.n	2000696c <_vfprintf_r+0x3fc>
200069aa:	462b      	mov	r3, r5
200069ac:	4645      	mov	r5, r8
200069ae:	4698      	mov	r8, r3
200069b0:	6067      	str	r7, [r4, #4]
200069b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200069b6:	f8c4 8000 	str.w	r8, [r4]
200069ba:	1c5a      	adds	r2, r3, #1
200069bc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200069c0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200069c4:	19db      	adds	r3, r3, r7
200069c6:	2a07      	cmp	r2, #7
200069c8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200069cc:	f300 858a 	bgt.w	200074e4 <_vfprintf_r+0xf74>
200069d0:	3408      	adds	r4, #8
200069d2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200069d6:	b19b      	cbz	r3, 20006a00 <_vfprintf_r+0x490>
200069d8:	2301      	movs	r3, #1
200069da:	6063      	str	r3, [r4, #4]
200069dc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200069e0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200069e4:	3207      	adds	r2, #7
200069e6:	6022      	str	r2, [r4, #0]
200069e8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200069ec:	3301      	adds	r3, #1
200069ee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200069f2:	3201      	adds	r2, #1
200069f4:	2b07      	cmp	r3, #7
200069f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200069fa:	f300 84b6 	bgt.w	2000736a <_vfprintf_r+0xdfa>
200069fe:	3408      	adds	r4, #8
20006a00:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006a02:	b19b      	cbz	r3, 20006a2c <_vfprintf_r+0x4bc>
20006a04:	2302      	movs	r3, #2
20006a06:	6063      	str	r3, [r4, #4]
20006a08:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006a0c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006a10:	3204      	adds	r2, #4
20006a12:	6022      	str	r2, [r4, #0]
20006a14:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006a18:	3301      	adds	r3, #1
20006a1a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006a1e:	3202      	adds	r2, #2
20006a20:	2b07      	cmp	r3, #7
20006a22:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006a26:	f300 84af 	bgt.w	20007388 <_vfprintf_r+0xe18>
20006a2a:	3408      	adds	r4, #8
20006a2c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20006a30:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20006a34:	f000 8376 	beq.w	20007124 <_vfprintf_r+0xbb4>
20006a38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006a3a:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006a3c:	1a9f      	subs	r7, r3, r2
20006a3e:	2f00      	cmp	r7, #0
20006a40:	dd43      	ble.n	20006aca <_vfprintf_r+0x55a>
20006a42:	2f10      	cmp	r7, #16
20006a44:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 200075d4 <_vfprintf_r+0x1064>
20006a48:	dd2e      	ble.n	20006aa8 <_vfprintf_r+0x538>
20006a4a:	4643      	mov	r3, r8
20006a4c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006a50:	46a8      	mov	r8, r5
20006a52:	f04f 0a10 	mov.w	sl, #16
20006a56:	f10b 0b0c 	add.w	fp, fp, #12
20006a5a:	461d      	mov	r5, r3
20006a5c:	e002      	b.n	20006a64 <_vfprintf_r+0x4f4>
20006a5e:	3f10      	subs	r7, #16
20006a60:	2f10      	cmp	r7, #16
20006a62:	dd1e      	ble.n	20006aa2 <_vfprintf_r+0x532>
20006a64:	f8c4 a004 	str.w	sl, [r4, #4]
20006a68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006a6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006a70:	3301      	adds	r3, #1
20006a72:	6025      	str	r5, [r4, #0]
20006a74:	3210      	adds	r2, #16
20006a76:	2b07      	cmp	r3, #7
20006a78:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006a7c:	f104 0408 	add.w	r4, r4, #8
20006a80:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006a84:	ddeb      	ble.n	20006a5e <_vfprintf_r+0x4ee>
20006a86:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006a8a:	4648      	mov	r0, r9
20006a8c:	4631      	mov	r1, r6
20006a8e:	465a      	mov	r2, fp
20006a90:	3404      	adds	r4, #4
20006a92:	f7ff fd5f 	bl	20006554 <__sprint_r>
20006a96:	2800      	cmp	r0, #0
20006a98:	f47f ae8a 	bne.w	200067b0 <_vfprintf_r+0x240>
20006a9c:	3f10      	subs	r7, #16
20006a9e:	2f10      	cmp	r7, #16
20006aa0:	dce0      	bgt.n	20006a64 <_vfprintf_r+0x4f4>
20006aa2:	462b      	mov	r3, r5
20006aa4:	4645      	mov	r5, r8
20006aa6:	4698      	mov	r8, r3
20006aa8:	6067      	str	r7, [r4, #4]
20006aaa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006aae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006ab2:	3301      	adds	r3, #1
20006ab4:	f8c4 8000 	str.w	r8, [r4]
20006ab8:	19d2      	adds	r2, r2, r7
20006aba:	2b07      	cmp	r3, #7
20006abc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006ac0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006ac4:	f300 8442 	bgt.w	2000734c <_vfprintf_r+0xddc>
20006ac8:	3408      	adds	r4, #8
20006aca:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006ace:	f41c 7f80 	tst.w	ip, #256	; 0x100
20006ad2:	f040 829d 	bne.w	20007010 <_vfprintf_r+0xaa0>
20006ad6:	9810      	ldr	r0, [sp, #64]	; 0x40
20006ad8:	9913      	ldr	r1, [sp, #76]	; 0x4c
20006ada:	6060      	str	r0, [r4, #4]
20006adc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006ae0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006ae4:	3301      	adds	r3, #1
20006ae6:	6021      	str	r1, [r4, #0]
20006ae8:	1812      	adds	r2, r2, r0
20006aea:	2b07      	cmp	r3, #7
20006aec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006af0:	bfd8      	it	le
20006af2:	f104 0308 	addle.w	r3, r4, #8
20006af6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006afa:	f300 839b 	bgt.w	20007234 <_vfprintf_r+0xcc4>
20006afe:	990a      	ldr	r1, [sp, #40]	; 0x28
20006b00:	f011 0f04 	tst.w	r1, #4
20006b04:	d055      	beq.n	20006bb2 <_vfprintf_r+0x642>
20006b06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006b08:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20006b0c:	ebcc 0702 	rsb	r7, ip, r2
20006b10:	2f00      	cmp	r7, #0
20006b12:	dd4e      	ble.n	20006bb2 <_vfprintf_r+0x642>
20006b14:	2f10      	cmp	r7, #16
20006b16:	f64b 38dc 	movw	r8, #48092	; 0xbbdc
20006b1a:	bfd8      	it	le
20006b1c:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006b20:	dd2e      	ble.n	20006b80 <_vfprintf_r+0x610>
20006b22:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006b26:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20006b2a:	4642      	mov	r2, r8
20006b2c:	2410      	movs	r4, #16
20006b2e:	46a8      	mov	r8, r5
20006b30:	f10a 0a0c 	add.w	sl, sl, #12
20006b34:	4615      	mov	r5, r2
20006b36:	e002      	b.n	20006b3e <_vfprintf_r+0x5ce>
20006b38:	3f10      	subs	r7, #16
20006b3a:	2f10      	cmp	r7, #16
20006b3c:	dd1d      	ble.n	20006b7a <_vfprintf_r+0x60a>
20006b3e:	605c      	str	r4, [r3, #4]
20006b40:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006b44:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20006b48:	3201      	adds	r2, #1
20006b4a:	601d      	str	r5, [r3, #0]
20006b4c:	3110      	adds	r1, #16
20006b4e:	2a07      	cmp	r2, #7
20006b50:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006b54:	f103 0308 	add.w	r3, r3, #8
20006b58:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006b5c:	ddec      	ble.n	20006b38 <_vfprintf_r+0x5c8>
20006b5e:	4648      	mov	r0, r9
20006b60:	4631      	mov	r1, r6
20006b62:	4652      	mov	r2, sl
20006b64:	f7ff fcf6 	bl	20006554 <__sprint_r>
20006b68:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006b6c:	3304      	adds	r3, #4
20006b6e:	2800      	cmp	r0, #0
20006b70:	f47f ae1e 	bne.w	200067b0 <_vfprintf_r+0x240>
20006b74:	3f10      	subs	r7, #16
20006b76:	2f10      	cmp	r7, #16
20006b78:	dce1      	bgt.n	20006b3e <_vfprintf_r+0x5ce>
20006b7a:	462a      	mov	r2, r5
20006b7c:	4645      	mov	r5, r8
20006b7e:	4690      	mov	r8, r2
20006b80:	605f      	str	r7, [r3, #4]
20006b82:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006b86:	f8c3 8000 	str.w	r8, [r3]
20006b8a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006b8e:	3201      	adds	r2, #1
20006b90:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006b94:	18fb      	adds	r3, r7, r3
20006b96:	2a07      	cmp	r2, #7
20006b98:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006b9c:	dd0b      	ble.n	20006bb6 <_vfprintf_r+0x646>
20006b9e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006ba2:	4648      	mov	r0, r9
20006ba4:	4631      	mov	r1, r6
20006ba6:	320c      	adds	r2, #12
20006ba8:	f7ff fcd4 	bl	20006554 <__sprint_r>
20006bac:	2800      	cmp	r0, #0
20006bae:	f47f adff 	bne.w	200067b0 <_vfprintf_r+0x240>
20006bb2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006bb6:	9811      	ldr	r0, [sp, #68]	; 0x44
20006bb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006bba:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006bbc:	428a      	cmp	r2, r1
20006bbe:	bfac      	ite	ge
20006bc0:	1880      	addge	r0, r0, r2
20006bc2:	1840      	addlt	r0, r0, r1
20006bc4:	9011      	str	r0, [sp, #68]	; 0x44
20006bc6:	2b00      	cmp	r3, #0
20006bc8:	f040 8342 	bne.w	20007250 <_vfprintf_r+0xce0>
20006bcc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006bd0:	2300      	movs	r3, #0
20006bd2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20006bd6:	3404      	adds	r4, #4
20006bd8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006bdc:	e530      	b.n	20006640 <_vfprintf_r+0xd0>
20006bde:	9216      	str	r2, [sp, #88]	; 0x58
20006be0:	2a00      	cmp	r2, #0
20006be2:	f43f addd 	beq.w	200067a0 <_vfprintf_r+0x230>
20006be6:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20006bea:	2301      	movs	r3, #1
20006bec:	f04f 0c00 	mov.w	ip, #0
20006bf0:	3004      	adds	r0, #4
20006bf2:	930c      	str	r3, [sp, #48]	; 0x30
20006bf4:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20006bf8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006bfc:	9013      	str	r0, [sp, #76]	; 0x4c
20006bfe:	9310      	str	r3, [sp, #64]	; 0x40
20006c00:	2100      	movs	r1, #0
20006c02:	9117      	str	r1, [sp, #92]	; 0x5c
20006c04:	e687      	b.n	20006916 <_vfprintf_r+0x3a6>
20006c06:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006c0a:	2b00      	cmp	r3, #0
20006c0c:	f040 852b 	bne.w	20007666 <_vfprintf_r+0x10f6>
20006c10:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c12:	462b      	mov	r3, r5
20006c14:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006c18:	782a      	ldrb	r2, [r5, #0]
20006c1a:	910b      	str	r1, [sp, #44]	; 0x2c
20006c1c:	e553      	b.n	200066c6 <_vfprintf_r+0x156>
20006c1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006c22:	f043 0301 	orr.w	r3, r3, #1
20006c26:	930a      	str	r3, [sp, #40]	; 0x28
20006c28:	462b      	mov	r3, r5
20006c2a:	782a      	ldrb	r2, [r5, #0]
20006c2c:	910b      	str	r1, [sp, #44]	; 0x2c
20006c2e:	e54a      	b.n	200066c6 <_vfprintf_r+0x156>
20006c30:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006c34:	6809      	ldr	r1, [r1, #0]
20006c36:	910f      	str	r1, [sp, #60]	; 0x3c
20006c38:	1d11      	adds	r1, r2, #4
20006c3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006c3c:	2b00      	cmp	r3, #0
20006c3e:	f2c0 8780 	blt.w	20007b42 <_vfprintf_r+0x15d2>
20006c42:	782a      	ldrb	r2, [r5, #0]
20006c44:	462b      	mov	r3, r5
20006c46:	910b      	str	r1, [sp, #44]	; 0x2c
20006c48:	e53d      	b.n	200066c6 <_vfprintf_r+0x156>
20006c4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c4c:	462b      	mov	r3, r5
20006c4e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20006c52:	782a      	ldrb	r2, [r5, #0]
20006c54:	910b      	str	r1, [sp, #44]	; 0x2c
20006c56:	e536      	b.n	200066c6 <_vfprintf_r+0x156>
20006c58:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006c5c:	f043 0304 	orr.w	r3, r3, #4
20006c60:	930a      	str	r3, [sp, #40]	; 0x28
20006c62:	462b      	mov	r3, r5
20006c64:	782a      	ldrb	r2, [r5, #0]
20006c66:	910b      	str	r1, [sp, #44]	; 0x2c
20006c68:	e52d      	b.n	200066c6 <_vfprintf_r+0x156>
20006c6a:	462b      	mov	r3, r5
20006c6c:	f813 2b01 	ldrb.w	r2, [r3], #1
20006c70:	2a2a      	cmp	r2, #42	; 0x2a
20006c72:	f001 80cd 	beq.w	20007e10 <_vfprintf_r+0x18a0>
20006c76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006c7a:	2909      	cmp	r1, #9
20006c7c:	f201 8037 	bhi.w	20007cee <_vfprintf_r+0x177e>
20006c80:	3502      	adds	r5, #2
20006c82:	2700      	movs	r7, #0
20006c84:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006c88:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20006c8c:	462b      	mov	r3, r5
20006c8e:	3501      	adds	r5, #1
20006c90:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20006c94:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006c98:	2909      	cmp	r1, #9
20006c9a:	d9f3      	bls.n	20006c84 <_vfprintf_r+0x714>
20006c9c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20006ca0:	461d      	mov	r5, r3
20006ca2:	e511      	b.n	200066c8 <_vfprintf_r+0x158>
20006ca4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006ca6:	462b      	mov	r3, r5
20006ca8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006caa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006cae:	920a      	str	r2, [sp, #40]	; 0x28
20006cb0:	782a      	ldrb	r2, [r5, #0]
20006cb2:	910b      	str	r1, [sp, #44]	; 0x2c
20006cb4:	e507      	b.n	200066c6 <_vfprintf_r+0x156>
20006cb6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006cba:	f04f 0800 	mov.w	r8, #0
20006cbe:	462b      	mov	r3, r5
20006cc0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20006cc4:	f813 2b01 	ldrb.w	r2, [r3], #1
20006cc8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20006ccc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006cd0:	461d      	mov	r5, r3
20006cd2:	2909      	cmp	r1, #9
20006cd4:	d9f3      	bls.n	20006cbe <_vfprintf_r+0x74e>
20006cd6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20006cda:	461d      	mov	r5, r3
20006cdc:	e4f4      	b.n	200066c8 <_vfprintf_r+0x158>
20006cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006ce0:	9216      	str	r2, [sp, #88]	; 0x58
20006ce2:	f043 0310 	orr.w	r3, r3, #16
20006ce6:	930a      	str	r3, [sp, #40]	; 0x28
20006ce8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006cec:	f01c 0f20 	tst.w	ip, #32
20006cf0:	f000 815d 	beq.w	20006fae <_vfprintf_r+0xa3e>
20006cf4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006cf6:	1dc3      	adds	r3, r0, #7
20006cf8:	f023 0307 	bic.w	r3, r3, #7
20006cfc:	f103 0108 	add.w	r1, r3, #8
20006d00:	910b      	str	r1, [sp, #44]	; 0x2c
20006d02:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006d06:	f1ba 0f00 	cmp.w	sl, #0
20006d0a:	f17b 0200 	sbcs.w	r2, fp, #0
20006d0e:	f2c0 849b 	blt.w	20007648 <_vfprintf_r+0x10d8>
20006d12:	ea5a 030b 	orrs.w	r3, sl, fp
20006d16:	f04f 0301 	mov.w	r3, #1
20006d1a:	bf0c      	ite	eq
20006d1c:	2200      	moveq	r2, #0
20006d1e:	2201      	movne	r2, #1
20006d20:	e5bc      	b.n	2000689c <_vfprintf_r+0x32c>
20006d22:	980a      	ldr	r0, [sp, #40]	; 0x28
20006d24:	9216      	str	r2, [sp, #88]	; 0x58
20006d26:	f010 0f08 	tst.w	r0, #8
20006d2a:	f000 84ed 	beq.w	20007708 <_vfprintf_r+0x1198>
20006d2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d30:	1dcb      	adds	r3, r1, #7
20006d32:	f023 0307 	bic.w	r3, r3, #7
20006d36:	f103 0208 	add.w	r2, r3, #8
20006d3a:	920b      	str	r2, [sp, #44]	; 0x2c
20006d3c:	f8d3 8004 	ldr.w	r8, [r3, #4]
20006d40:	f8d3 a000 	ldr.w	sl, [r3]
20006d44:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20006d48:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20006d4c:	4650      	mov	r0, sl
20006d4e:	4641      	mov	r1, r8
20006d50:	f003 fd80 	bl	2000a854 <__isinfd>
20006d54:	4683      	mov	fp, r0
20006d56:	2800      	cmp	r0, #0
20006d58:	f000 8599 	beq.w	2000788e <_vfprintf_r+0x131e>
20006d5c:	4650      	mov	r0, sl
20006d5e:	2200      	movs	r2, #0
20006d60:	2300      	movs	r3, #0
20006d62:	4641      	mov	r1, r8
20006d64:	f004 f96a 	bl	2000b03c <__aeabi_dcmplt>
20006d68:	2800      	cmp	r0, #0
20006d6a:	f040 850b 	bne.w	20007784 <_vfprintf_r+0x1214>
20006d6e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006d72:	f64b 31b0 	movw	r1, #48048	; 0xbbb0
20006d76:	f64b 32ac 	movw	r2, #48044	; 0xbbac
20006d7a:	9816      	ldr	r0, [sp, #88]	; 0x58
20006d7c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d80:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006d84:	f04f 0c03 	mov.w	ip, #3
20006d88:	2847      	cmp	r0, #71	; 0x47
20006d8a:	bfd8      	it	le
20006d8c:	4611      	movle	r1, r2
20006d8e:	9113      	str	r1, [sp, #76]	; 0x4c
20006d90:	990a      	ldr	r1, [sp, #40]	; 0x28
20006d92:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006d96:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20006d9a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006d9e:	910a      	str	r1, [sp, #40]	; 0x28
20006da0:	f04f 0c00 	mov.w	ip, #0
20006da4:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20006da8:	e5b1      	b.n	2000690e <_vfprintf_r+0x39e>
20006daa:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006dae:	f043 0308 	orr.w	r3, r3, #8
20006db2:	930a      	str	r3, [sp, #40]	; 0x28
20006db4:	462b      	mov	r3, r5
20006db6:	782a      	ldrb	r2, [r5, #0]
20006db8:	910b      	str	r1, [sp, #44]	; 0x2c
20006dba:	e484      	b.n	200066c6 <_vfprintf_r+0x156>
20006dbc:	990a      	ldr	r1, [sp, #40]	; 0x28
20006dbe:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20006dc2:	910a      	str	r1, [sp, #40]	; 0x28
20006dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006dc6:	e73c      	b.n	20006c42 <_vfprintf_r+0x6d2>
20006dc8:	782a      	ldrb	r2, [r5, #0]
20006dca:	2a6c      	cmp	r2, #108	; 0x6c
20006dcc:	f000 8555 	beq.w	2000787a <_vfprintf_r+0x130a>
20006dd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006dd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006dd4:	910b      	str	r1, [sp, #44]	; 0x2c
20006dd6:	f043 0310 	orr.w	r3, r3, #16
20006dda:	930a      	str	r3, [sp, #40]	; 0x28
20006ddc:	462b      	mov	r3, r5
20006dde:	e472      	b.n	200066c6 <_vfprintf_r+0x156>
20006de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006de2:	f012 0f20 	tst.w	r2, #32
20006de6:	f000 8482 	beq.w	200076ee <_vfprintf_r+0x117e>
20006dea:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006dec:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006dee:	6803      	ldr	r3, [r0, #0]
20006df0:	4610      	mov	r0, r2
20006df2:	ea4f 71e0 	mov.w	r1, r0, asr #31
20006df6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006df8:	e9c3 0100 	strd	r0, r1, [r3]
20006dfc:	f102 0a04 	add.w	sl, r2, #4
20006e00:	e41e      	b.n	20006640 <_vfprintf_r+0xd0>
20006e02:	9216      	str	r2, [sp, #88]	; 0x58
20006e04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006e06:	f012 0320 	ands.w	r3, r2, #32
20006e0a:	f000 80ef 	beq.w	20006fec <_vfprintf_r+0xa7c>
20006e0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006e10:	1dda      	adds	r2, r3, #7
20006e12:	2300      	movs	r3, #0
20006e14:	f022 0207 	bic.w	r2, r2, #7
20006e18:	f102 0c08 	add.w	ip, r2, #8
20006e1c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006e20:	e9d2 ab00 	ldrd	sl, fp, [r2]
20006e24:	ea5a 000b 	orrs.w	r0, sl, fp
20006e28:	bf0c      	ite	eq
20006e2a:	2200      	moveq	r2, #0
20006e2c:	2201      	movne	r2, #1
20006e2e:	e531      	b.n	20006894 <_vfprintf_r+0x324>
20006e30:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006e32:	2178      	movs	r1, #120	; 0x78
20006e34:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006e38:	9116      	str	r1, [sp, #88]	; 0x58
20006e3a:	6803      	ldr	r3, [r0, #0]
20006e3c:	f64b 30bc 	movw	r0, #48060	; 0xbbbc
20006e40:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20006e44:	2130      	movs	r1, #48	; 0x30
20006e46:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20006e4a:	f04c 0c02 	orr.w	ip, ip, #2
20006e4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e50:	1e1a      	subs	r2, r3, #0
20006e52:	bf18      	it	ne
20006e54:	2201      	movne	r2, #1
20006e56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006e5a:	469a      	mov	sl, r3
20006e5c:	f04f 0b00 	mov.w	fp, #0
20006e60:	3104      	adds	r1, #4
20006e62:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20006e66:	9019      	str	r0, [sp, #100]	; 0x64
20006e68:	2302      	movs	r3, #2
20006e6a:	910b      	str	r1, [sp, #44]	; 0x2c
20006e6c:	e512      	b.n	20006894 <_vfprintf_r+0x324>
20006e6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006e70:	9216      	str	r2, [sp, #88]	; 0x58
20006e72:	f04f 0200 	mov.w	r2, #0
20006e76:	1d18      	adds	r0, r3, #4
20006e78:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20006e7c:	681b      	ldr	r3, [r3, #0]
20006e7e:	900b      	str	r0, [sp, #44]	; 0x2c
20006e80:	9313      	str	r3, [sp, #76]	; 0x4c
20006e82:	2b00      	cmp	r3, #0
20006e84:	f000 86c6 	beq.w	20007c14 <_vfprintf_r+0x16a4>
20006e88:	2f00      	cmp	r7, #0
20006e8a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006e8c:	f2c0 868f 	blt.w	20007bae <_vfprintf_r+0x163e>
20006e90:	2100      	movs	r1, #0
20006e92:	463a      	mov	r2, r7
20006e94:	f002 fdc2 	bl	20009a1c <memchr>
20006e98:	4603      	mov	r3, r0
20006e9a:	2800      	cmp	r0, #0
20006e9c:	f000 86f5 	beq.w	20007c8a <_vfprintf_r+0x171a>
20006ea0:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006ea2:	1a1b      	subs	r3, r3, r0
20006ea4:	9310      	str	r3, [sp, #64]	; 0x40
20006ea6:	42bb      	cmp	r3, r7
20006ea8:	f340 85be 	ble.w	20007a28 <_vfprintf_r+0x14b8>
20006eac:	9710      	str	r7, [sp, #64]	; 0x40
20006eae:	2100      	movs	r1, #0
20006eb0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20006eb4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006eb8:	970c      	str	r7, [sp, #48]	; 0x30
20006eba:	9117      	str	r1, [sp, #92]	; 0x5c
20006ebc:	e527      	b.n	2000690e <_vfprintf_r+0x39e>
20006ebe:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006ec2:	9216      	str	r2, [sp, #88]	; 0x58
20006ec4:	f01c 0f20 	tst.w	ip, #32
20006ec8:	d023      	beq.n	20006f12 <_vfprintf_r+0x9a2>
20006eca:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006ecc:	2301      	movs	r3, #1
20006ece:	1dc2      	adds	r2, r0, #7
20006ed0:	f022 0207 	bic.w	r2, r2, #7
20006ed4:	f102 0108 	add.w	r1, r2, #8
20006ed8:	910b      	str	r1, [sp, #44]	; 0x2c
20006eda:	e9d2 ab00 	ldrd	sl, fp, [r2]
20006ede:	ea5a 020b 	orrs.w	r2, sl, fp
20006ee2:	bf0c      	ite	eq
20006ee4:	2200      	moveq	r2, #0
20006ee6:	2201      	movne	r2, #1
20006ee8:	e4d4      	b.n	20006894 <_vfprintf_r+0x324>
20006eea:	990a      	ldr	r1, [sp, #40]	; 0x28
20006eec:	462b      	mov	r3, r5
20006eee:	f041 0120 	orr.w	r1, r1, #32
20006ef2:	910a      	str	r1, [sp, #40]	; 0x28
20006ef4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006ef6:	782a      	ldrb	r2, [r5, #0]
20006ef8:	910b      	str	r1, [sp, #44]	; 0x2c
20006efa:	f7ff bbe4 	b.w	200066c6 <_vfprintf_r+0x156>
20006efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006f00:	9216      	str	r2, [sp, #88]	; 0x58
20006f02:	f043 0310 	orr.w	r3, r3, #16
20006f06:	930a      	str	r3, [sp, #40]	; 0x28
20006f08:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006f0c:	f01c 0f20 	tst.w	ip, #32
20006f10:	d1db      	bne.n	20006eca <_vfprintf_r+0x95a>
20006f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006f14:	f013 0f10 	tst.w	r3, #16
20006f18:	f000 83d5 	beq.w	200076c6 <_vfprintf_r+0x1156>
20006f1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006f1e:	2301      	movs	r3, #1
20006f20:	1d02      	adds	r2, r0, #4
20006f22:	920b      	str	r2, [sp, #44]	; 0x2c
20006f24:	6801      	ldr	r1, [r0, #0]
20006f26:	1e0a      	subs	r2, r1, #0
20006f28:	bf18      	it	ne
20006f2a:	2201      	movne	r2, #1
20006f2c:	468a      	mov	sl, r1
20006f2e:	f04f 0b00 	mov.w	fp, #0
20006f32:	e4af      	b.n	20006894 <_vfprintf_r+0x324>
20006f34:	980a      	ldr	r0, [sp, #40]	; 0x28
20006f36:	9216      	str	r2, [sp, #88]	; 0x58
20006f38:	f64b 3298 	movw	r2, #48024	; 0xbb98
20006f3c:	f010 0f20 	tst.w	r0, #32
20006f40:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006f44:	9219      	str	r2, [sp, #100]	; 0x64
20006f46:	f47f ac92 	bne.w	2000686e <_vfprintf_r+0x2fe>
20006f4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006f4c:	f013 0f10 	tst.w	r3, #16
20006f50:	f040 831a 	bne.w	20007588 <_vfprintf_r+0x1018>
20006f54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006f56:	f012 0f40 	tst.w	r2, #64	; 0x40
20006f5a:	f000 8315 	beq.w	20007588 <_vfprintf_r+0x1018>
20006f5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006f60:	f103 0c04 	add.w	ip, r3, #4
20006f64:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006f68:	f8b3 a000 	ldrh.w	sl, [r3]
20006f6c:	46d2      	mov	sl, sl
20006f6e:	f04f 0b00 	mov.w	fp, #0
20006f72:	e485      	b.n	20006880 <_vfprintf_r+0x310>
20006f74:	9216      	str	r2, [sp, #88]	; 0x58
20006f76:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20006f7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006f7c:	f04f 0c01 	mov.w	ip, #1
20006f80:	f04f 0000 	mov.w	r0, #0
20006f84:	3104      	adds	r1, #4
20006f86:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006f8a:	6813      	ldr	r3, [r2, #0]
20006f8c:	3204      	adds	r2, #4
20006f8e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20006f92:	920b      	str	r2, [sp, #44]	; 0x2c
20006f94:	9113      	str	r1, [sp, #76]	; 0x4c
20006f96:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006f9a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20006f9e:	e62f      	b.n	20006c00 <_vfprintf_r+0x690>
20006fa0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006fa4:	9216      	str	r2, [sp, #88]	; 0x58
20006fa6:	f01c 0f20 	tst.w	ip, #32
20006faa:	f47f aea3 	bne.w	20006cf4 <_vfprintf_r+0x784>
20006fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006fb0:	f012 0f10 	tst.w	r2, #16
20006fb4:	f040 82f1 	bne.w	2000759a <_vfprintf_r+0x102a>
20006fb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006fba:	f012 0f40 	tst.w	r2, #64	; 0x40
20006fbe:	f000 82ec 	beq.w	2000759a <_vfprintf_r+0x102a>
20006fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006fc4:	f103 0c04 	add.w	ip, r3, #4
20006fc8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006fcc:	f9b3 a000 	ldrsh.w	sl, [r3]
20006fd0:	46d2      	mov	sl, sl
20006fd2:	ea4f 7bea 	mov.w	fp, sl, asr #31
20006fd6:	e696      	b.n	20006d06 <_vfprintf_r+0x796>
20006fd8:	990a      	ldr	r1, [sp, #40]	; 0x28
20006fda:	9216      	str	r2, [sp, #88]	; 0x58
20006fdc:	f041 0110 	orr.w	r1, r1, #16
20006fe0:	910a      	str	r1, [sp, #40]	; 0x28
20006fe2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006fe4:	f012 0320 	ands.w	r3, r2, #32
20006fe8:	f47f af11 	bne.w	20006e0e <_vfprintf_r+0x89e>
20006fec:	990a      	ldr	r1, [sp, #40]	; 0x28
20006fee:	f011 0210 	ands.w	r2, r1, #16
20006ff2:	f000 8354 	beq.w	2000769e <_vfprintf_r+0x112e>
20006ff6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006ff8:	f102 0c04 	add.w	ip, r2, #4
20006ffc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007000:	6811      	ldr	r1, [r2, #0]
20007002:	1e0a      	subs	r2, r1, #0
20007004:	bf18      	it	ne
20007006:	2201      	movne	r2, #1
20007008:	468a      	mov	sl, r1
2000700a:	f04f 0b00 	mov.w	fp, #0
2000700e:	e441      	b.n	20006894 <_vfprintf_r+0x324>
20007010:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007012:	2a65      	cmp	r2, #101	; 0x65
20007014:	f340 8128 	ble.w	20007268 <_vfprintf_r+0xcf8>
20007018:	9812      	ldr	r0, [sp, #72]	; 0x48
2000701a:	2200      	movs	r2, #0
2000701c:	2300      	movs	r3, #0
2000701e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20007020:	f004 f802 	bl	2000b028 <__aeabi_dcmpeq>
20007024:	2800      	cmp	r0, #0
20007026:	f000 81be 	beq.w	200073a6 <_vfprintf_r+0xe36>
2000702a:	2301      	movs	r3, #1
2000702c:	6063      	str	r3, [r4, #4]
2000702e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007032:	f64b 33d8 	movw	r3, #48088	; 0xbbd8
20007036:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000703a:	6023      	str	r3, [r4, #0]
2000703c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007040:	3201      	adds	r2, #1
20007042:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007046:	3301      	adds	r3, #1
20007048:	2a07      	cmp	r2, #7
2000704a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000704e:	bfd8      	it	le
20007050:	f104 0308 	addle.w	r3, r4, #8
20007054:	f300 839b 	bgt.w	2000778e <_vfprintf_r+0x121e>
20007058:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000705c:	981a      	ldr	r0, [sp, #104]	; 0x68
2000705e:	4282      	cmp	r2, r0
20007060:	db04      	blt.n	2000706c <_vfprintf_r+0xafc>
20007062:	990a      	ldr	r1, [sp, #40]	; 0x28
20007064:	f011 0f01 	tst.w	r1, #1
20007068:	f43f ad49 	beq.w	20006afe <_vfprintf_r+0x58e>
2000706c:	2201      	movs	r2, #1
2000706e:	605a      	str	r2, [r3, #4]
20007070:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007074:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007078:	3201      	adds	r2, #1
2000707a:	981d      	ldr	r0, [sp, #116]	; 0x74
2000707c:	3101      	adds	r1, #1
2000707e:	2a07      	cmp	r2, #7
20007080:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007084:	6018      	str	r0, [r3, #0]
20007086:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000708a:	f300 855f 	bgt.w	20007b4c <_vfprintf_r+0x15dc>
2000708e:	3308      	adds	r3, #8
20007090:	991a      	ldr	r1, [sp, #104]	; 0x68
20007092:	1e4f      	subs	r7, r1, #1
20007094:	2f00      	cmp	r7, #0
20007096:	f77f ad32 	ble.w	20006afe <_vfprintf_r+0x58e>
2000709a:	2f10      	cmp	r7, #16
2000709c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 200075d4 <_vfprintf_r+0x1064>
200070a0:	f340 82ea 	ble.w	20007678 <_vfprintf_r+0x1108>
200070a4:	4642      	mov	r2, r8
200070a6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200070aa:	46a8      	mov	r8, r5
200070ac:	2410      	movs	r4, #16
200070ae:	f10a 0a0c 	add.w	sl, sl, #12
200070b2:	4615      	mov	r5, r2
200070b4:	e003      	b.n	200070be <_vfprintf_r+0xb4e>
200070b6:	3f10      	subs	r7, #16
200070b8:	2f10      	cmp	r7, #16
200070ba:	f340 82da 	ble.w	20007672 <_vfprintf_r+0x1102>
200070be:	605c      	str	r4, [r3, #4]
200070c0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200070c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200070c8:	3201      	adds	r2, #1
200070ca:	601d      	str	r5, [r3, #0]
200070cc:	3110      	adds	r1, #16
200070ce:	2a07      	cmp	r2, #7
200070d0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200070d4:	f103 0308 	add.w	r3, r3, #8
200070d8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200070dc:	ddeb      	ble.n	200070b6 <_vfprintf_r+0xb46>
200070de:	4648      	mov	r0, r9
200070e0:	4631      	mov	r1, r6
200070e2:	4652      	mov	r2, sl
200070e4:	f7ff fa36 	bl	20006554 <__sprint_r>
200070e8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200070ec:	3304      	adds	r3, #4
200070ee:	2800      	cmp	r0, #0
200070f0:	d0e1      	beq.n	200070b6 <_vfprintf_r+0xb46>
200070f2:	f7ff bb5d 	b.w	200067b0 <_vfprintf_r+0x240>
200070f6:	b97b      	cbnz	r3, 20007118 <_vfprintf_r+0xba8>
200070f8:	990a      	ldr	r1, [sp, #40]	; 0x28
200070fa:	f011 0f01 	tst.w	r1, #1
200070fe:	d00b      	beq.n	20007118 <_vfprintf_r+0xba8>
20007100:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20007104:	2330      	movs	r3, #48	; 0x30
20007106:	3204      	adds	r2, #4
20007108:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
2000710c:	3227      	adds	r2, #39	; 0x27
2000710e:	2301      	movs	r3, #1
20007110:	9213      	str	r2, [sp, #76]	; 0x4c
20007112:	9310      	str	r3, [sp, #64]	; 0x40
20007114:	f7ff bbf3 	b.w	200068fe <_vfprintf_r+0x38e>
20007118:	9818      	ldr	r0, [sp, #96]	; 0x60
2000711a:	2100      	movs	r1, #0
2000711c:	9110      	str	r1, [sp, #64]	; 0x40
2000711e:	9013      	str	r0, [sp, #76]	; 0x4c
20007120:	f7ff bbed 	b.w	200068fe <_vfprintf_r+0x38e>
20007124:	980f      	ldr	r0, [sp, #60]	; 0x3c
20007126:	990c      	ldr	r1, [sp, #48]	; 0x30
20007128:	1a47      	subs	r7, r0, r1
2000712a:	2f00      	cmp	r7, #0
2000712c:	f77f ac84 	ble.w	20006a38 <_vfprintf_r+0x4c8>
20007130:	2f10      	cmp	r7, #16
20007132:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 200075d4 <_vfprintf_r+0x1064>
20007136:	dd2e      	ble.n	20007196 <_vfprintf_r+0xc26>
20007138:	4643      	mov	r3, r8
2000713a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000713e:	46a8      	mov	r8, r5
20007140:	f04f 0a10 	mov.w	sl, #16
20007144:	f10b 0b0c 	add.w	fp, fp, #12
20007148:	461d      	mov	r5, r3
2000714a:	e002      	b.n	20007152 <_vfprintf_r+0xbe2>
2000714c:	3f10      	subs	r7, #16
2000714e:	2f10      	cmp	r7, #16
20007150:	dd1e      	ble.n	20007190 <_vfprintf_r+0xc20>
20007152:	f8c4 a004 	str.w	sl, [r4, #4]
20007156:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000715a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000715e:	3301      	adds	r3, #1
20007160:	6025      	str	r5, [r4, #0]
20007162:	3210      	adds	r2, #16
20007164:	2b07      	cmp	r3, #7
20007166:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000716a:	f104 0408 	add.w	r4, r4, #8
2000716e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007172:	ddeb      	ble.n	2000714c <_vfprintf_r+0xbdc>
20007174:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007178:	4648      	mov	r0, r9
2000717a:	4631      	mov	r1, r6
2000717c:	465a      	mov	r2, fp
2000717e:	3404      	adds	r4, #4
20007180:	f7ff f9e8 	bl	20006554 <__sprint_r>
20007184:	2800      	cmp	r0, #0
20007186:	f47f ab13 	bne.w	200067b0 <_vfprintf_r+0x240>
2000718a:	3f10      	subs	r7, #16
2000718c:	2f10      	cmp	r7, #16
2000718e:	dce0      	bgt.n	20007152 <_vfprintf_r+0xbe2>
20007190:	462b      	mov	r3, r5
20007192:	4645      	mov	r5, r8
20007194:	4698      	mov	r8, r3
20007196:	6067      	str	r7, [r4, #4]
20007198:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000719c:	f8c4 8000 	str.w	r8, [r4]
200071a0:	1c5a      	adds	r2, r3, #1
200071a2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200071a6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200071aa:	19db      	adds	r3, r3, r7
200071ac:	2a07      	cmp	r2, #7
200071ae:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200071b2:	f300 823a 	bgt.w	2000762a <_vfprintf_r+0x10ba>
200071b6:	3408      	adds	r4, #8
200071b8:	e43e      	b.n	20006a38 <_vfprintf_r+0x4c8>
200071ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
200071bc:	6063      	str	r3, [r4, #4]
200071be:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200071c2:	6021      	str	r1, [r4, #0]
200071c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200071c8:	3201      	adds	r2, #1
200071ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200071ce:	18cb      	adds	r3, r1, r3
200071d0:	2a07      	cmp	r2, #7
200071d2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200071d6:	f300 8549 	bgt.w	20007c6c <_vfprintf_r+0x16fc>
200071da:	3408      	adds	r4, #8
200071dc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200071de:	2301      	movs	r3, #1
200071e0:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200071e4:	6063      	str	r3, [r4, #4]
200071e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200071ea:	6022      	str	r2, [r4, #0]
200071ec:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200071f0:	3301      	adds	r3, #1
200071f2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200071f6:	3201      	adds	r2, #1
200071f8:	2b07      	cmp	r3, #7
200071fa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200071fe:	bfd8      	it	le
20007200:	f104 0308 	addle.w	r3, r4, #8
20007204:	f300 8523 	bgt.w	20007c4e <_vfprintf_r+0x16de>
20007208:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000720a:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000720e:	19c7      	adds	r7, r0, r7
20007210:	981a      	ldr	r0, [sp, #104]	; 0x68
20007212:	601f      	str	r7, [r3, #0]
20007214:	1a81      	subs	r1, r0, r2
20007216:	6059      	str	r1, [r3, #4]
20007218:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000721c:	1a8a      	subs	r2, r1, r2
2000721e:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20007222:	1812      	adds	r2, r2, r0
20007224:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007228:	3101      	adds	r1, #1
2000722a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000722e:	2907      	cmp	r1, #7
20007230:	f340 8232 	ble.w	20007698 <_vfprintf_r+0x1128>
20007234:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007238:	4648      	mov	r0, r9
2000723a:	4631      	mov	r1, r6
2000723c:	320c      	adds	r2, #12
2000723e:	f7ff f989 	bl	20006554 <__sprint_r>
20007242:	2800      	cmp	r0, #0
20007244:	f47f aab4 	bne.w	200067b0 <_vfprintf_r+0x240>
20007248:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000724c:	3304      	adds	r3, #4
2000724e:	e456      	b.n	20006afe <_vfprintf_r+0x58e>
20007250:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007254:	4648      	mov	r0, r9
20007256:	4631      	mov	r1, r6
20007258:	320c      	adds	r2, #12
2000725a:	f7ff f97b 	bl	20006554 <__sprint_r>
2000725e:	2800      	cmp	r0, #0
20007260:	f43f acb4 	beq.w	20006bcc <_vfprintf_r+0x65c>
20007264:	f7ff baa4 	b.w	200067b0 <_vfprintf_r+0x240>
20007268:	991a      	ldr	r1, [sp, #104]	; 0x68
2000726a:	2901      	cmp	r1, #1
2000726c:	dd4c      	ble.n	20007308 <_vfprintf_r+0xd98>
2000726e:	2301      	movs	r3, #1
20007270:	6063      	str	r3, [r4, #4]
20007272:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007276:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000727a:	3301      	adds	r3, #1
2000727c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000727e:	3201      	adds	r2, #1
20007280:	2b07      	cmp	r3, #7
20007282:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007286:	6020      	str	r0, [r4, #0]
20007288:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000728c:	f300 81b2 	bgt.w	200075f4 <_vfprintf_r+0x1084>
20007290:	3408      	adds	r4, #8
20007292:	2301      	movs	r3, #1
20007294:	6063      	str	r3, [r4, #4]
20007296:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000729a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000729e:	3301      	adds	r3, #1
200072a0:	991d      	ldr	r1, [sp, #116]	; 0x74
200072a2:	3201      	adds	r2, #1
200072a4:	2b07      	cmp	r3, #7
200072a6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072aa:	6021      	str	r1, [r4, #0]
200072ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200072b0:	f300 8192 	bgt.w	200075d8 <_vfprintf_r+0x1068>
200072b4:	3408      	adds	r4, #8
200072b6:	9812      	ldr	r0, [sp, #72]	; 0x48
200072b8:	2200      	movs	r2, #0
200072ba:	2300      	movs	r3, #0
200072bc:	991b      	ldr	r1, [sp, #108]	; 0x6c
200072be:	f003 feb3 	bl	2000b028 <__aeabi_dcmpeq>
200072c2:	2800      	cmp	r0, #0
200072c4:	f040 811d 	bne.w	20007502 <_vfprintf_r+0xf92>
200072c8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200072ca:	9813      	ldr	r0, [sp, #76]	; 0x4c
200072cc:	1e5a      	subs	r2, r3, #1
200072ce:	6062      	str	r2, [r4, #4]
200072d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200072d4:	1c41      	adds	r1, r0, #1
200072d6:	6021      	str	r1, [r4, #0]
200072d8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200072dc:	3301      	adds	r3, #1
200072de:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200072e2:	188a      	adds	r2, r1, r2
200072e4:	2b07      	cmp	r3, #7
200072e6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072ea:	dc21      	bgt.n	20007330 <_vfprintf_r+0xdc0>
200072ec:	3408      	adds	r4, #8
200072ee:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200072f0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200072f4:	981c      	ldr	r0, [sp, #112]	; 0x70
200072f6:	6022      	str	r2, [r4, #0]
200072f8:	6063      	str	r3, [r4, #4]
200072fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200072fe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007302:	3301      	adds	r3, #1
20007304:	f7ff bbf0 	b.w	20006ae8 <_vfprintf_r+0x578>
20007308:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000730a:	f012 0f01 	tst.w	r2, #1
2000730e:	d1ae      	bne.n	2000726e <_vfprintf_r+0xcfe>
20007310:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20007312:	2301      	movs	r3, #1
20007314:	6063      	str	r3, [r4, #4]
20007316:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000731a:	6022      	str	r2, [r4, #0]
2000731c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007320:	3301      	adds	r3, #1
20007322:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007326:	3201      	adds	r2, #1
20007328:	2b07      	cmp	r3, #7
2000732a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000732e:	dddd      	ble.n	200072ec <_vfprintf_r+0xd7c>
20007330:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007334:	4648      	mov	r0, r9
20007336:	4631      	mov	r1, r6
20007338:	320c      	adds	r2, #12
2000733a:	f7ff f90b 	bl	20006554 <__sprint_r>
2000733e:	2800      	cmp	r0, #0
20007340:	f47f aa36 	bne.w	200067b0 <_vfprintf_r+0x240>
20007344:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007348:	3404      	adds	r4, #4
2000734a:	e7d0      	b.n	200072ee <_vfprintf_r+0xd7e>
2000734c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007350:	4648      	mov	r0, r9
20007352:	4631      	mov	r1, r6
20007354:	320c      	adds	r2, #12
20007356:	f7ff f8fd 	bl	20006554 <__sprint_r>
2000735a:	2800      	cmp	r0, #0
2000735c:	f47f aa28 	bne.w	200067b0 <_vfprintf_r+0x240>
20007360:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007364:	3404      	adds	r4, #4
20007366:	f7ff bbb0 	b.w	20006aca <_vfprintf_r+0x55a>
2000736a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000736e:	4648      	mov	r0, r9
20007370:	4631      	mov	r1, r6
20007372:	320c      	adds	r2, #12
20007374:	f7ff f8ee 	bl	20006554 <__sprint_r>
20007378:	2800      	cmp	r0, #0
2000737a:	f47f aa19 	bne.w	200067b0 <_vfprintf_r+0x240>
2000737e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007382:	3404      	adds	r4, #4
20007384:	f7ff bb3c 	b.w	20006a00 <_vfprintf_r+0x490>
20007388:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000738c:	4648      	mov	r0, r9
2000738e:	4631      	mov	r1, r6
20007390:	320c      	adds	r2, #12
20007392:	f7ff f8df 	bl	20006554 <__sprint_r>
20007396:	2800      	cmp	r0, #0
20007398:	f47f aa0a 	bne.w	200067b0 <_vfprintf_r+0x240>
2000739c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200073a0:	3404      	adds	r4, #4
200073a2:	f7ff bb43 	b.w	20006a2c <_vfprintf_r+0x4bc>
200073a6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200073aa:	2b00      	cmp	r3, #0
200073ac:	f340 81fd 	ble.w	200077aa <_vfprintf_r+0x123a>
200073b0:	991a      	ldr	r1, [sp, #104]	; 0x68
200073b2:	428b      	cmp	r3, r1
200073b4:	f6ff af01 	blt.w	200071ba <_vfprintf_r+0xc4a>
200073b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200073ba:	6061      	str	r1, [r4, #4]
200073bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200073c0:	6022      	str	r2, [r4, #0]
200073c2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200073c6:	3301      	adds	r3, #1
200073c8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200073cc:	1852      	adds	r2, r2, r1
200073ce:	2b07      	cmp	r3, #7
200073d0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200073d4:	bfd8      	it	le
200073d6:	f104 0308 	addle.w	r3, r4, #8
200073da:	f300 8429 	bgt.w	20007c30 <_vfprintf_r+0x16c0>
200073de:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200073e2:	981a      	ldr	r0, [sp, #104]	; 0x68
200073e4:	1a24      	subs	r4, r4, r0
200073e6:	2c00      	cmp	r4, #0
200073e8:	f340 81b3 	ble.w	20007752 <_vfprintf_r+0x11e2>
200073ec:	2c10      	cmp	r4, #16
200073ee:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 200075d4 <_vfprintf_r+0x1064>
200073f2:	f340 819d 	ble.w	20007730 <_vfprintf_r+0x11c0>
200073f6:	4642      	mov	r2, r8
200073f8:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200073fc:	46a8      	mov	r8, r5
200073fe:	2710      	movs	r7, #16
20007400:	f10a 0a0c 	add.w	sl, sl, #12
20007404:	4615      	mov	r5, r2
20007406:	e003      	b.n	20007410 <_vfprintf_r+0xea0>
20007408:	3c10      	subs	r4, #16
2000740a:	2c10      	cmp	r4, #16
2000740c:	f340 818d 	ble.w	2000772a <_vfprintf_r+0x11ba>
20007410:	605f      	str	r7, [r3, #4]
20007412:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007416:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000741a:	3201      	adds	r2, #1
2000741c:	601d      	str	r5, [r3, #0]
2000741e:	3110      	adds	r1, #16
20007420:	2a07      	cmp	r2, #7
20007422:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007426:	f103 0308 	add.w	r3, r3, #8
2000742a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000742e:	ddeb      	ble.n	20007408 <_vfprintf_r+0xe98>
20007430:	4648      	mov	r0, r9
20007432:	4631      	mov	r1, r6
20007434:	4652      	mov	r2, sl
20007436:	f7ff f88d 	bl	20006554 <__sprint_r>
2000743a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000743e:	3304      	adds	r3, #4
20007440:	2800      	cmp	r0, #0
20007442:	d0e1      	beq.n	20007408 <_vfprintf_r+0xe98>
20007444:	f7ff b9b4 	b.w	200067b0 <_vfprintf_r+0x240>
20007448:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000744a:	9819      	ldr	r0, [sp, #100]	; 0x64
2000744c:	4613      	mov	r3, r2
2000744e:	9213      	str	r2, [sp, #76]	; 0x4c
20007450:	f00a 020f 	and.w	r2, sl, #15
20007454:	ea4f 111a 	mov.w	r1, sl, lsr #4
20007458:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
2000745c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20007460:	5c82      	ldrb	r2, [r0, r2]
20007462:	468a      	mov	sl, r1
20007464:	46e3      	mov	fp, ip
20007466:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000746a:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000746e:	d1ef      	bne.n	20007450 <_vfprintf_r+0xee0>
20007470:	9818      	ldr	r0, [sp, #96]	; 0x60
20007472:	9313      	str	r3, [sp, #76]	; 0x4c
20007474:	1ac0      	subs	r0, r0, r3
20007476:	9010      	str	r0, [sp, #64]	; 0x40
20007478:	f7ff ba41 	b.w	200068fe <_vfprintf_r+0x38e>
2000747c:	2209      	movs	r2, #9
2000747e:	2300      	movs	r3, #0
20007480:	4552      	cmp	r2, sl
20007482:	eb73 000b 	sbcs.w	r0, r3, fp
20007486:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000748a:	d21f      	bcs.n	200074cc <_vfprintf_r+0xf5c>
2000748c:	4623      	mov	r3, r4
2000748e:	4644      	mov	r4, r8
20007490:	46b8      	mov	r8, r7
20007492:	461f      	mov	r7, r3
20007494:	4650      	mov	r0, sl
20007496:	4659      	mov	r1, fp
20007498:	220a      	movs	r2, #10
2000749a:	2300      	movs	r3, #0
2000749c:	f003 fe1e 	bl	2000b0dc <__aeabi_uldivmod>
200074a0:	2300      	movs	r3, #0
200074a2:	4650      	mov	r0, sl
200074a4:	4659      	mov	r1, fp
200074a6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
200074aa:	220a      	movs	r2, #10
200074ac:	f804 cd01 	strb.w	ip, [r4, #-1]!
200074b0:	f003 fe14 	bl	2000b0dc <__aeabi_uldivmod>
200074b4:	2209      	movs	r2, #9
200074b6:	2300      	movs	r3, #0
200074b8:	4682      	mov	sl, r0
200074ba:	468b      	mov	fp, r1
200074bc:	4552      	cmp	r2, sl
200074be:	eb73 030b 	sbcs.w	r3, r3, fp
200074c2:	d3e7      	bcc.n	20007494 <_vfprintf_r+0xf24>
200074c4:	463b      	mov	r3, r7
200074c6:	4647      	mov	r7, r8
200074c8:	46a0      	mov	r8, r4
200074ca:	461c      	mov	r4, r3
200074cc:	f108 30ff 	add.w	r0, r8, #4294967295
200074d0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200074d4:	9013      	str	r0, [sp, #76]	; 0x4c
200074d6:	f808 ac01 	strb.w	sl, [r8, #-1]
200074da:	9918      	ldr	r1, [sp, #96]	; 0x60
200074dc:	1a09      	subs	r1, r1, r0
200074de:	9110      	str	r1, [sp, #64]	; 0x40
200074e0:	f7ff ba0d 	b.w	200068fe <_vfprintf_r+0x38e>
200074e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200074e8:	4648      	mov	r0, r9
200074ea:	4631      	mov	r1, r6
200074ec:	320c      	adds	r2, #12
200074ee:	f7ff f831 	bl	20006554 <__sprint_r>
200074f2:	2800      	cmp	r0, #0
200074f4:	f47f a95c 	bne.w	200067b0 <_vfprintf_r+0x240>
200074f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200074fc:	3404      	adds	r4, #4
200074fe:	f7ff ba68 	b.w	200069d2 <_vfprintf_r+0x462>
20007502:	991a      	ldr	r1, [sp, #104]	; 0x68
20007504:	1e4f      	subs	r7, r1, #1
20007506:	2f00      	cmp	r7, #0
20007508:	f77f aef1 	ble.w	200072ee <_vfprintf_r+0xd7e>
2000750c:	2f10      	cmp	r7, #16
2000750e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 200075d4 <_vfprintf_r+0x1064>
20007512:	dd4e      	ble.n	200075b2 <_vfprintf_r+0x1042>
20007514:	4643      	mov	r3, r8
20007516:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000751a:	46a8      	mov	r8, r5
2000751c:	f04f 0a10 	mov.w	sl, #16
20007520:	f10b 0b0c 	add.w	fp, fp, #12
20007524:	461d      	mov	r5, r3
20007526:	e002      	b.n	2000752e <_vfprintf_r+0xfbe>
20007528:	3f10      	subs	r7, #16
2000752a:	2f10      	cmp	r7, #16
2000752c:	dd3e      	ble.n	200075ac <_vfprintf_r+0x103c>
2000752e:	f8c4 a004 	str.w	sl, [r4, #4]
20007532:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007536:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000753a:	3301      	adds	r3, #1
2000753c:	6025      	str	r5, [r4, #0]
2000753e:	3210      	adds	r2, #16
20007540:	2b07      	cmp	r3, #7
20007542:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007546:	f104 0408 	add.w	r4, r4, #8
2000754a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000754e:	ddeb      	ble.n	20007528 <_vfprintf_r+0xfb8>
20007550:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007554:	4648      	mov	r0, r9
20007556:	4631      	mov	r1, r6
20007558:	465a      	mov	r2, fp
2000755a:	3404      	adds	r4, #4
2000755c:	f7fe fffa 	bl	20006554 <__sprint_r>
20007560:	2800      	cmp	r0, #0
20007562:	d0e1      	beq.n	20007528 <_vfprintf_r+0xfb8>
20007564:	f7ff b924 	b.w	200067b0 <_vfprintf_r+0x240>
20007568:	9816      	ldr	r0, [sp, #88]	; 0x58
2000756a:	2130      	movs	r1, #48	; 0x30
2000756c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007570:	2201      	movs	r2, #1
20007572:	2302      	movs	r3, #2
20007574:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20007578:	f04c 0c02 	orr.w	ip, ip, #2
2000757c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20007580:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007584:	f7ff b986 	b.w	20006894 <_vfprintf_r+0x324>
20007588:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000758a:	1d01      	adds	r1, r0, #4
2000758c:	6803      	ldr	r3, [r0, #0]
2000758e:	910b      	str	r1, [sp, #44]	; 0x2c
20007590:	469a      	mov	sl, r3
20007592:	f04f 0b00 	mov.w	fp, #0
20007596:	f7ff b973 	b.w	20006880 <_vfprintf_r+0x310>
2000759a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000759c:	1d01      	adds	r1, r0, #4
2000759e:	6803      	ldr	r3, [r0, #0]
200075a0:	910b      	str	r1, [sp, #44]	; 0x2c
200075a2:	469a      	mov	sl, r3
200075a4:	ea4f 7bea 	mov.w	fp, sl, asr #31
200075a8:	f7ff bbad 	b.w	20006d06 <_vfprintf_r+0x796>
200075ac:	462b      	mov	r3, r5
200075ae:	4645      	mov	r5, r8
200075b0:	4698      	mov	r8, r3
200075b2:	6067      	str	r7, [r4, #4]
200075b4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200075b8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200075bc:	3301      	adds	r3, #1
200075be:	f8c4 8000 	str.w	r8, [r4]
200075c2:	19d2      	adds	r2, r2, r7
200075c4:	2b07      	cmp	r3, #7
200075c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200075ca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200075ce:	f77f ae8d 	ble.w	200072ec <_vfprintf_r+0xd7c>
200075d2:	e6ad      	b.n	20007330 <_vfprintf_r+0xdc0>
200075d4:	2000bbec 	.word	0x2000bbec
200075d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200075dc:	4648      	mov	r0, r9
200075de:	4631      	mov	r1, r6
200075e0:	320c      	adds	r2, #12
200075e2:	f7fe ffb7 	bl	20006554 <__sprint_r>
200075e6:	2800      	cmp	r0, #0
200075e8:	f47f a8e2 	bne.w	200067b0 <_vfprintf_r+0x240>
200075ec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200075f0:	3404      	adds	r4, #4
200075f2:	e660      	b.n	200072b6 <_vfprintf_r+0xd46>
200075f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200075f8:	4648      	mov	r0, r9
200075fa:	4631      	mov	r1, r6
200075fc:	320c      	adds	r2, #12
200075fe:	f7fe ffa9 	bl	20006554 <__sprint_r>
20007602:	2800      	cmp	r0, #0
20007604:	f47f a8d4 	bne.w	200067b0 <_vfprintf_r+0x240>
20007608:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000760c:	3404      	adds	r4, #4
2000760e:	e640      	b.n	20007292 <_vfprintf_r+0xd22>
20007610:	2830      	cmp	r0, #48	; 0x30
20007612:	f000 82ec 	beq.w	20007bee <_vfprintf_r+0x167e>
20007616:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007618:	2330      	movs	r3, #48	; 0x30
2000761a:	f800 3d01 	strb.w	r3, [r0, #-1]!
2000761e:	9918      	ldr	r1, [sp, #96]	; 0x60
20007620:	9013      	str	r0, [sp, #76]	; 0x4c
20007622:	1a09      	subs	r1, r1, r0
20007624:	9110      	str	r1, [sp, #64]	; 0x40
20007626:	f7ff b96a 	b.w	200068fe <_vfprintf_r+0x38e>
2000762a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000762e:	4648      	mov	r0, r9
20007630:	4631      	mov	r1, r6
20007632:	320c      	adds	r2, #12
20007634:	f7fe ff8e 	bl	20006554 <__sprint_r>
20007638:	2800      	cmp	r0, #0
2000763a:	f47f a8b9 	bne.w	200067b0 <_vfprintf_r+0x240>
2000763e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007642:	3404      	adds	r4, #4
20007644:	f7ff b9f8 	b.w	20006a38 <_vfprintf_r+0x4c8>
20007648:	f1da 0a00 	rsbs	sl, sl, #0
2000764c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20007650:	232d      	movs	r3, #45	; 0x2d
20007652:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007656:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000765a:	bf0c      	ite	eq
2000765c:	2200      	moveq	r2, #0
2000765e:	2201      	movne	r2, #1
20007660:	2301      	movs	r3, #1
20007662:	f7ff b91b 	b.w	2000689c <_vfprintf_r+0x32c>
20007666:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007668:	462b      	mov	r3, r5
2000766a:	782a      	ldrb	r2, [r5, #0]
2000766c:	910b      	str	r1, [sp, #44]	; 0x2c
2000766e:	f7ff b82a 	b.w	200066c6 <_vfprintf_r+0x156>
20007672:	462a      	mov	r2, r5
20007674:	4645      	mov	r5, r8
20007676:	4690      	mov	r8, r2
20007678:	605f      	str	r7, [r3, #4]
2000767a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000767e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007682:	3201      	adds	r2, #1
20007684:	f8c3 8000 	str.w	r8, [r3]
20007688:	19c9      	adds	r1, r1, r7
2000768a:	2a07      	cmp	r2, #7
2000768c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007690:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007694:	f73f adce 	bgt.w	20007234 <_vfprintf_r+0xcc4>
20007698:	3308      	adds	r3, #8
2000769a:	f7ff ba30 	b.w	20006afe <_vfprintf_r+0x58e>
2000769e:	980a      	ldr	r0, [sp, #40]	; 0x28
200076a0:	f010 0340 	ands.w	r3, r0, #64	; 0x40
200076a4:	f000 81ed 	beq.w	20007a82 <_vfprintf_r+0x1512>
200076a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200076aa:	4613      	mov	r3, r2
200076ac:	1d0a      	adds	r2, r1, #4
200076ae:	920b      	str	r2, [sp, #44]	; 0x2c
200076b0:	f8b1 a000 	ldrh.w	sl, [r1]
200076b4:	f1ba 0200 	subs.w	r2, sl, #0
200076b8:	bf18      	it	ne
200076ba:	2201      	movne	r2, #1
200076bc:	46d2      	mov	sl, sl
200076be:	f04f 0b00 	mov.w	fp, #0
200076c2:	f7ff b8e7 	b.w	20006894 <_vfprintf_r+0x324>
200076c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200076c8:	f013 0f40 	tst.w	r3, #64	; 0x40
200076cc:	f000 81cc 	beq.w	20007a68 <_vfprintf_r+0x14f8>
200076d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076d2:	2301      	movs	r3, #1
200076d4:	1d01      	adds	r1, r0, #4
200076d6:	910b      	str	r1, [sp, #44]	; 0x2c
200076d8:	f8b0 a000 	ldrh.w	sl, [r0]
200076dc:	f1ba 0200 	subs.w	r2, sl, #0
200076e0:	bf18      	it	ne
200076e2:	2201      	movne	r2, #1
200076e4:	46d2      	mov	sl, sl
200076e6:	f04f 0b00 	mov.w	fp, #0
200076ea:	f7ff b8d3 	b.w	20006894 <_vfprintf_r+0x324>
200076ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200076f0:	f013 0f10 	tst.w	r3, #16
200076f4:	f000 81a4 	beq.w	20007a40 <_vfprintf_r+0x14d0>
200076f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076fa:	9911      	ldr	r1, [sp, #68]	; 0x44
200076fc:	f100 0a04 	add.w	sl, r0, #4
20007700:	6803      	ldr	r3, [r0, #0]
20007702:	6019      	str	r1, [r3, #0]
20007704:	f7fe bf9c 	b.w	20006640 <_vfprintf_r+0xd0>
20007708:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000770a:	1dc3      	adds	r3, r0, #7
2000770c:	f023 0307 	bic.w	r3, r3, #7
20007710:	f103 0108 	add.w	r1, r3, #8
20007714:	910b      	str	r1, [sp, #44]	; 0x2c
20007716:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000771a:	f8d3 a000 	ldr.w	sl, [r3]
2000771e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20007722:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20007726:	f7ff bb11 	b.w	20006d4c <_vfprintf_r+0x7dc>
2000772a:	462a      	mov	r2, r5
2000772c:	4645      	mov	r5, r8
2000772e:	4690      	mov	r8, r2
20007730:	605c      	str	r4, [r3, #4]
20007732:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007736:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000773a:	3201      	adds	r2, #1
2000773c:	f8c3 8000 	str.w	r8, [r3]
20007740:	1909      	adds	r1, r1, r4
20007742:	2a07      	cmp	r2, #7
20007744:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007748:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000774c:	f300 82ea 	bgt.w	20007d24 <_vfprintf_r+0x17b4>
20007750:	3308      	adds	r3, #8
20007752:	990a      	ldr	r1, [sp, #40]	; 0x28
20007754:	f011 0f01 	tst.w	r1, #1
20007758:	f43f a9d1 	beq.w	20006afe <_vfprintf_r+0x58e>
2000775c:	2201      	movs	r2, #1
2000775e:	605a      	str	r2, [r3, #4]
20007760:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007764:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007768:	3201      	adds	r2, #1
2000776a:	981d      	ldr	r0, [sp, #116]	; 0x74
2000776c:	3101      	adds	r1, #1
2000776e:	2a07      	cmp	r2, #7
20007770:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007774:	6018      	str	r0, [r3, #0]
20007776:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000777a:	f73f ad5b 	bgt.w	20007234 <_vfprintf_r+0xcc4>
2000777e:	3308      	adds	r3, #8
20007780:	f7ff b9bd 	b.w	20006afe <_vfprintf_r+0x58e>
20007784:	232d      	movs	r3, #45	; 0x2d
20007786:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000778a:	f7ff baf2 	b.w	20006d72 <_vfprintf_r+0x802>
2000778e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007792:	4648      	mov	r0, r9
20007794:	4631      	mov	r1, r6
20007796:	320c      	adds	r2, #12
20007798:	f7fe fedc 	bl	20006554 <__sprint_r>
2000779c:	2800      	cmp	r0, #0
2000779e:	f47f a807 	bne.w	200067b0 <_vfprintf_r+0x240>
200077a2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200077a6:	3304      	adds	r3, #4
200077a8:	e456      	b.n	20007058 <_vfprintf_r+0xae8>
200077aa:	2301      	movs	r3, #1
200077ac:	6063      	str	r3, [r4, #4]
200077ae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200077b2:	f64b 33d8 	movw	r3, #48088	; 0xbbd8
200077b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077ba:	6023      	str	r3, [r4, #0]
200077bc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200077c0:	3201      	adds	r2, #1
200077c2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200077c6:	3301      	adds	r3, #1
200077c8:	2a07      	cmp	r2, #7
200077ca:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200077ce:	bfd8      	it	le
200077d0:	f104 0308 	addle.w	r3, r4, #8
200077d4:	f300 8187 	bgt.w	20007ae6 <_vfprintf_r+0x1576>
200077d8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200077dc:	b93a      	cbnz	r2, 200077ee <_vfprintf_r+0x127e>
200077de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200077e0:	b92a      	cbnz	r2, 200077ee <_vfprintf_r+0x127e>
200077e2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200077e6:	f01c 0f01 	tst.w	ip, #1
200077ea:	f43f a988 	beq.w	20006afe <_vfprintf_r+0x58e>
200077ee:	2201      	movs	r2, #1
200077f0:	605a      	str	r2, [r3, #4]
200077f2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200077f6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200077fa:	3201      	adds	r2, #1
200077fc:	981d      	ldr	r0, [sp, #116]	; 0x74
200077fe:	3101      	adds	r1, #1
20007800:	2a07      	cmp	r2, #7
20007802:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007806:	6018      	str	r0, [r3, #0]
20007808:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000780c:	f300 8179 	bgt.w	20007b02 <_vfprintf_r+0x1592>
20007810:	3308      	adds	r3, #8
20007812:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20007816:	427f      	negs	r7, r7
20007818:	2f00      	cmp	r7, #0
2000781a:	f340 81b3 	ble.w	20007b84 <_vfprintf_r+0x1614>
2000781e:	2f10      	cmp	r7, #16
20007820:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20007e74 <_vfprintf_r+0x1904>
20007824:	f340 81d2 	ble.w	20007bcc <_vfprintf_r+0x165c>
20007828:	4642      	mov	r2, r8
2000782a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000782e:	46a8      	mov	r8, r5
20007830:	2410      	movs	r4, #16
20007832:	f10a 0a0c 	add.w	sl, sl, #12
20007836:	4615      	mov	r5, r2
20007838:	e003      	b.n	20007842 <_vfprintf_r+0x12d2>
2000783a:	3f10      	subs	r7, #16
2000783c:	2f10      	cmp	r7, #16
2000783e:	f340 81c2 	ble.w	20007bc6 <_vfprintf_r+0x1656>
20007842:	605c      	str	r4, [r3, #4]
20007844:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007848:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000784c:	3201      	adds	r2, #1
2000784e:	601d      	str	r5, [r3, #0]
20007850:	3110      	adds	r1, #16
20007852:	2a07      	cmp	r2, #7
20007854:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007858:	f103 0308 	add.w	r3, r3, #8
2000785c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007860:	ddeb      	ble.n	2000783a <_vfprintf_r+0x12ca>
20007862:	4648      	mov	r0, r9
20007864:	4631      	mov	r1, r6
20007866:	4652      	mov	r2, sl
20007868:	f7fe fe74 	bl	20006554 <__sprint_r>
2000786c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007870:	3304      	adds	r3, #4
20007872:	2800      	cmp	r0, #0
20007874:	d0e1      	beq.n	2000783a <_vfprintf_r+0x12ca>
20007876:	f7fe bf9b 	b.w	200067b0 <_vfprintf_r+0x240>
2000787a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000787c:	1c6b      	adds	r3, r5, #1
2000787e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007880:	f042 0220 	orr.w	r2, r2, #32
20007884:	920a      	str	r2, [sp, #40]	; 0x28
20007886:	786a      	ldrb	r2, [r5, #1]
20007888:	910b      	str	r1, [sp, #44]	; 0x2c
2000788a:	f7fe bf1c 	b.w	200066c6 <_vfprintf_r+0x156>
2000788e:	4650      	mov	r0, sl
20007890:	4641      	mov	r1, r8
20007892:	f002 fff1 	bl	2000a878 <__isnand>
20007896:	2800      	cmp	r0, #0
20007898:	f040 80ff 	bne.w	20007a9a <_vfprintf_r+0x152a>
2000789c:	f1b7 3fff 	cmp.w	r7, #4294967295
200078a0:	f000 8251 	beq.w	20007d46 <_vfprintf_r+0x17d6>
200078a4:	9816      	ldr	r0, [sp, #88]	; 0x58
200078a6:	2867      	cmp	r0, #103	; 0x67
200078a8:	bf14      	ite	ne
200078aa:	2300      	movne	r3, #0
200078ac:	2301      	moveq	r3, #1
200078ae:	2847      	cmp	r0, #71	; 0x47
200078b0:	bf08      	it	eq
200078b2:	f043 0301 	orreq.w	r3, r3, #1
200078b6:	b113      	cbz	r3, 200078be <_vfprintf_r+0x134e>
200078b8:	2f00      	cmp	r7, #0
200078ba:	bf08      	it	eq
200078bc:	2701      	moveq	r7, #1
200078be:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200078c2:	4643      	mov	r3, r8
200078c4:	4652      	mov	r2, sl
200078c6:	990a      	ldr	r1, [sp, #40]	; 0x28
200078c8:	e9c0 2300 	strd	r2, r3, [r0]
200078cc:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
200078d0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200078d4:	910a      	str	r1, [sp, #40]	; 0x28
200078d6:	2b00      	cmp	r3, #0
200078d8:	f2c0 8264 	blt.w	20007da4 <_vfprintf_r+0x1834>
200078dc:	2100      	movs	r1, #0
200078de:	9117      	str	r1, [sp, #92]	; 0x5c
200078e0:	9816      	ldr	r0, [sp, #88]	; 0x58
200078e2:	2866      	cmp	r0, #102	; 0x66
200078e4:	bf14      	ite	ne
200078e6:	2300      	movne	r3, #0
200078e8:	2301      	moveq	r3, #1
200078ea:	2846      	cmp	r0, #70	; 0x46
200078ec:	bf08      	it	eq
200078ee:	f043 0301 	orreq.w	r3, r3, #1
200078f2:	9310      	str	r3, [sp, #64]	; 0x40
200078f4:	2b00      	cmp	r3, #0
200078f6:	f000 81d1 	beq.w	20007c9c <_vfprintf_r+0x172c>
200078fa:	46bc      	mov	ip, r7
200078fc:	2303      	movs	r3, #3
200078fe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20007902:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20007906:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
2000790a:	4648      	mov	r0, r9
2000790c:	9300      	str	r3, [sp, #0]
2000790e:	9102      	str	r1, [sp, #8]
20007910:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20007914:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007918:	310c      	adds	r1, #12
2000791a:	f8cd c004 	str.w	ip, [sp, #4]
2000791e:	9103      	str	r1, [sp, #12]
20007920:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20007924:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007928:	9104      	str	r1, [sp, #16]
2000792a:	f000 fbc5 	bl	200080b8 <_dtoa_r>
2000792e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007930:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007934:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20007938:	bf18      	it	ne
2000793a:	2301      	movne	r3, #1
2000793c:	2a47      	cmp	r2, #71	; 0x47
2000793e:	bf0c      	ite	eq
20007940:	2300      	moveq	r3, #0
20007942:	f003 0301 	andne.w	r3, r3, #1
20007946:	9013      	str	r0, [sp, #76]	; 0x4c
20007948:	b933      	cbnz	r3, 20007958 <_vfprintf_r+0x13e8>
2000794a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000794c:	f013 0f01 	tst.w	r3, #1
20007950:	bf08      	it	eq
20007952:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20007956:	d016      	beq.n	20007986 <_vfprintf_r+0x1416>
20007958:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000795a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000795c:	eb00 0b0c 	add.w	fp, r0, ip
20007960:	b131      	cbz	r1, 20007970 <_vfprintf_r+0x1400>
20007962:	7803      	ldrb	r3, [r0, #0]
20007964:	2b30      	cmp	r3, #48	; 0x30
20007966:	f000 80da 	beq.w	20007b1e <_vfprintf_r+0x15ae>
2000796a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000796e:	449b      	add	fp, r3
20007970:	4650      	mov	r0, sl
20007972:	2200      	movs	r2, #0
20007974:	2300      	movs	r3, #0
20007976:	4641      	mov	r1, r8
20007978:	f003 fb56 	bl	2000b028 <__aeabi_dcmpeq>
2000797c:	2800      	cmp	r0, #0
2000797e:	f000 81c2 	beq.w	20007d06 <_vfprintf_r+0x1796>
20007982:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20007986:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007988:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000798a:	2a67      	cmp	r2, #103	; 0x67
2000798c:	bf14      	ite	ne
2000798e:	2300      	movne	r3, #0
20007990:	2301      	moveq	r3, #1
20007992:	2a47      	cmp	r2, #71	; 0x47
20007994:	bf08      	it	eq
20007996:	f043 0301 	orreq.w	r3, r3, #1
2000799a:	ebc0 000b 	rsb	r0, r0, fp
2000799e:	901a      	str	r0, [sp, #104]	; 0x68
200079a0:	2b00      	cmp	r3, #0
200079a2:	f000 818a 	beq.w	20007cba <_vfprintf_r+0x174a>
200079a6:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
200079aa:	f111 0f03 	cmn.w	r1, #3
200079ae:	9110      	str	r1, [sp, #64]	; 0x40
200079b0:	db02      	blt.n	200079b8 <_vfprintf_r+0x1448>
200079b2:	428f      	cmp	r7, r1
200079b4:	f280 818c 	bge.w	20007cd0 <_vfprintf_r+0x1760>
200079b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200079ba:	3a02      	subs	r2, #2
200079bc:	9216      	str	r2, [sp, #88]	; 0x58
200079be:	9910      	ldr	r1, [sp, #64]	; 0x40
200079c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200079c2:	1e4b      	subs	r3, r1, #1
200079c4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200079c8:	2b00      	cmp	r3, #0
200079ca:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200079ce:	f2c0 8234 	blt.w	20007e3a <_vfprintf_r+0x18ca>
200079d2:	222b      	movs	r2, #43	; 0x2b
200079d4:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200079d8:	2b09      	cmp	r3, #9
200079da:	f300 81b6 	bgt.w	20007d4a <_vfprintf_r+0x17da>
200079de:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200079e2:	3330      	adds	r3, #48	; 0x30
200079e4:	3204      	adds	r2, #4
200079e6:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200079ea:	2330      	movs	r3, #48	; 0x30
200079ec:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200079f0:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200079f4:	981a      	ldr	r0, [sp, #104]	; 0x68
200079f6:	991a      	ldr	r1, [sp, #104]	; 0x68
200079f8:	1ad3      	subs	r3, r2, r3
200079fa:	1818      	adds	r0, r3, r0
200079fc:	931c      	str	r3, [sp, #112]	; 0x70
200079fe:	2901      	cmp	r1, #1
20007a00:	9010      	str	r0, [sp, #64]	; 0x40
20007a02:	f340 8210 	ble.w	20007e26 <_vfprintf_r+0x18b6>
20007a06:	9810      	ldr	r0, [sp, #64]	; 0x40
20007a08:	3001      	adds	r0, #1
20007a0a:	9010      	str	r0, [sp, #64]	; 0x40
20007a0c:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20007a10:	910c      	str	r1, [sp, #48]	; 0x30
20007a12:	9817      	ldr	r0, [sp, #92]	; 0x5c
20007a14:	2800      	cmp	r0, #0
20007a16:	f000 816e 	beq.w	20007cf6 <_vfprintf_r+0x1786>
20007a1a:	232d      	movs	r3, #45	; 0x2d
20007a1c:	2100      	movs	r1, #0
20007a1e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007a22:	9117      	str	r1, [sp, #92]	; 0x5c
20007a24:	f7fe bf74 	b.w	20006910 <_vfprintf_r+0x3a0>
20007a28:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007a2a:	f04f 0c00 	mov.w	ip, #0
20007a2e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007a32:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20007a36:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20007a3a:	920c      	str	r2, [sp, #48]	; 0x30
20007a3c:	f7fe bf67 	b.w	2000690e <_vfprintf_r+0x39e>
20007a40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007a42:	f012 0f40 	tst.w	r2, #64	; 0x40
20007a46:	bf17      	itett	ne
20007a48:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20007a4a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20007a4c:	9911      	ldrne	r1, [sp, #68]	; 0x44
20007a4e:	f100 0a04 	addne.w	sl, r0, #4
20007a52:	bf11      	iteee	ne
20007a54:	6803      	ldrne	r3, [r0, #0]
20007a56:	f102 0a04 	addeq.w	sl, r2, #4
20007a5a:	6813      	ldreq	r3, [r2, #0]
20007a5c:	9811      	ldreq	r0, [sp, #68]	; 0x44
20007a5e:	bf14      	ite	ne
20007a60:	8019      	strhne	r1, [r3, #0]
20007a62:	6018      	streq	r0, [r3, #0]
20007a64:	f7fe bdec 	b.w	20006640 <_vfprintf_r+0xd0>
20007a68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007a6a:	1d13      	adds	r3, r2, #4
20007a6c:	930b      	str	r3, [sp, #44]	; 0x2c
20007a6e:	6811      	ldr	r1, [r2, #0]
20007a70:	2301      	movs	r3, #1
20007a72:	1e0a      	subs	r2, r1, #0
20007a74:	bf18      	it	ne
20007a76:	2201      	movne	r2, #1
20007a78:	468a      	mov	sl, r1
20007a7a:	f04f 0b00 	mov.w	fp, #0
20007a7e:	f7fe bf09 	b.w	20006894 <_vfprintf_r+0x324>
20007a82:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007a84:	1d02      	adds	r2, r0, #4
20007a86:	920b      	str	r2, [sp, #44]	; 0x2c
20007a88:	6801      	ldr	r1, [r0, #0]
20007a8a:	1e0a      	subs	r2, r1, #0
20007a8c:	bf18      	it	ne
20007a8e:	2201      	movne	r2, #1
20007a90:	468a      	mov	sl, r1
20007a92:	f04f 0b00 	mov.w	fp, #0
20007a96:	f7fe befd 	b.w	20006894 <_vfprintf_r+0x324>
20007a9a:	f64b 32b8 	movw	r2, #48056	; 0xbbb8
20007a9e:	f64b 33b4 	movw	r3, #48052	; 0xbbb4
20007aa2:	9916      	ldr	r1, [sp, #88]	; 0x58
20007aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007aa8:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007aac:	2003      	movs	r0, #3
20007aae:	2947      	cmp	r1, #71	; 0x47
20007ab0:	bfd8      	it	le
20007ab2:	461a      	movle	r2, r3
20007ab4:	9213      	str	r2, [sp, #76]	; 0x4c
20007ab6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007ab8:	900c      	str	r0, [sp, #48]	; 0x30
20007aba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20007abe:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20007ac2:	920a      	str	r2, [sp, #40]	; 0x28
20007ac4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007ac8:	9010      	str	r0, [sp, #64]	; 0x40
20007aca:	f7fe bf20 	b.w	2000690e <_vfprintf_r+0x39e>
20007ace:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ad2:	4648      	mov	r0, r9
20007ad4:	4631      	mov	r1, r6
20007ad6:	320c      	adds	r2, #12
20007ad8:	f7fe fd3c 	bl	20006554 <__sprint_r>
20007adc:	2800      	cmp	r0, #0
20007ade:	f47e ae67 	bne.w	200067b0 <_vfprintf_r+0x240>
20007ae2:	f7fe be62 	b.w	200067aa <_vfprintf_r+0x23a>
20007ae6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007aea:	4648      	mov	r0, r9
20007aec:	4631      	mov	r1, r6
20007aee:	320c      	adds	r2, #12
20007af0:	f7fe fd30 	bl	20006554 <__sprint_r>
20007af4:	2800      	cmp	r0, #0
20007af6:	f47e ae5b 	bne.w	200067b0 <_vfprintf_r+0x240>
20007afa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007afe:	3304      	adds	r3, #4
20007b00:	e66a      	b.n	200077d8 <_vfprintf_r+0x1268>
20007b02:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b06:	4648      	mov	r0, r9
20007b08:	4631      	mov	r1, r6
20007b0a:	320c      	adds	r2, #12
20007b0c:	f7fe fd22 	bl	20006554 <__sprint_r>
20007b10:	2800      	cmp	r0, #0
20007b12:	f47e ae4d 	bne.w	200067b0 <_vfprintf_r+0x240>
20007b16:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007b1a:	3304      	adds	r3, #4
20007b1c:	e679      	b.n	20007812 <_vfprintf_r+0x12a2>
20007b1e:	4650      	mov	r0, sl
20007b20:	2200      	movs	r2, #0
20007b22:	2300      	movs	r3, #0
20007b24:	4641      	mov	r1, r8
20007b26:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007b2a:	f003 fa7d 	bl	2000b028 <__aeabi_dcmpeq>
20007b2e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007b32:	2800      	cmp	r0, #0
20007b34:	f47f af19 	bne.w	2000796a <_vfprintf_r+0x13fa>
20007b38:	f1cc 0301 	rsb	r3, ip, #1
20007b3c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007b40:	e715      	b.n	2000796e <_vfprintf_r+0x13fe>
20007b42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007b44:	4252      	negs	r2, r2
20007b46:	920f      	str	r2, [sp, #60]	; 0x3c
20007b48:	f7ff b887 	b.w	20006c5a <_vfprintf_r+0x6ea>
20007b4c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b50:	4648      	mov	r0, r9
20007b52:	4631      	mov	r1, r6
20007b54:	320c      	adds	r2, #12
20007b56:	f7fe fcfd 	bl	20006554 <__sprint_r>
20007b5a:	2800      	cmp	r0, #0
20007b5c:	f47e ae28 	bne.w	200067b0 <_vfprintf_r+0x240>
20007b60:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007b64:	3304      	adds	r3, #4
20007b66:	f7ff ba93 	b.w	20007090 <_vfprintf_r+0xb20>
20007b6a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b6e:	4648      	mov	r0, r9
20007b70:	4631      	mov	r1, r6
20007b72:	320c      	adds	r2, #12
20007b74:	f7fe fcee 	bl	20006554 <__sprint_r>
20007b78:	2800      	cmp	r0, #0
20007b7a:	f47e ae19 	bne.w	200067b0 <_vfprintf_r+0x240>
20007b7e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007b82:	3304      	adds	r3, #4
20007b84:	991a      	ldr	r1, [sp, #104]	; 0x68
20007b86:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007b88:	6059      	str	r1, [r3, #4]
20007b8a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007b8e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007b92:	6018      	str	r0, [r3, #0]
20007b94:	3201      	adds	r2, #1
20007b96:	981a      	ldr	r0, [sp, #104]	; 0x68
20007b98:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007b9c:	1809      	adds	r1, r1, r0
20007b9e:	2a07      	cmp	r2, #7
20007ba0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007ba4:	f73f ab46 	bgt.w	20007234 <_vfprintf_r+0xcc4>
20007ba8:	3308      	adds	r3, #8
20007baa:	f7fe bfa8 	b.w	20006afe <_vfprintf_r+0x58e>
20007bae:	2100      	movs	r1, #0
20007bb0:	9117      	str	r1, [sp, #92]	; 0x5c
20007bb2:	f7fd f9cb 	bl	20004f4c <strlen>
20007bb6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007bba:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007bbe:	9010      	str	r0, [sp, #64]	; 0x40
20007bc0:	920c      	str	r2, [sp, #48]	; 0x30
20007bc2:	f7fe bea4 	b.w	2000690e <_vfprintf_r+0x39e>
20007bc6:	462a      	mov	r2, r5
20007bc8:	4645      	mov	r5, r8
20007bca:	4690      	mov	r8, r2
20007bcc:	605f      	str	r7, [r3, #4]
20007bce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007bd2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007bd6:	3201      	adds	r2, #1
20007bd8:	f8c3 8000 	str.w	r8, [r3]
20007bdc:	19c9      	adds	r1, r1, r7
20007bde:	2a07      	cmp	r2, #7
20007be0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007be4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007be8:	dcbf      	bgt.n	20007b6a <_vfprintf_r+0x15fa>
20007bea:	3308      	adds	r3, #8
20007bec:	e7ca      	b.n	20007b84 <_vfprintf_r+0x1614>
20007bee:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007bf0:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007bf2:	1a51      	subs	r1, r2, r1
20007bf4:	9110      	str	r1, [sp, #64]	; 0x40
20007bf6:	f7fe be82 	b.w	200068fe <_vfprintf_r+0x38e>
20007bfa:	4648      	mov	r0, r9
20007bfc:	4631      	mov	r1, r6
20007bfe:	f000 f949 	bl	20007e94 <__swsetup_r>
20007c02:	2800      	cmp	r0, #0
20007c04:	f47e add8 	bne.w	200067b8 <_vfprintf_r+0x248>
20007c08:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20007c0c:	fa1f f38c 	uxth.w	r3, ip
20007c10:	f7fe bcf6 	b.w	20006600 <_vfprintf_r+0x90>
20007c14:	2f06      	cmp	r7, #6
20007c16:	bf28      	it	cs
20007c18:	2706      	movcs	r7, #6
20007c1a:	f64b 31d0 	movw	r1, #48080	; 0xbbd0
20007c1e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007c22:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20007c26:	9710      	str	r7, [sp, #64]	; 0x40
20007c28:	9113      	str	r1, [sp, #76]	; 0x4c
20007c2a:	920c      	str	r2, [sp, #48]	; 0x30
20007c2c:	f7fe bfe8 	b.w	20006c00 <_vfprintf_r+0x690>
20007c30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c34:	4648      	mov	r0, r9
20007c36:	4631      	mov	r1, r6
20007c38:	320c      	adds	r2, #12
20007c3a:	f7fe fc8b 	bl	20006554 <__sprint_r>
20007c3e:	2800      	cmp	r0, #0
20007c40:	f47e adb6 	bne.w	200067b0 <_vfprintf_r+0x240>
20007c44:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007c48:	3304      	adds	r3, #4
20007c4a:	f7ff bbc8 	b.w	200073de <_vfprintf_r+0xe6e>
20007c4e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c52:	4648      	mov	r0, r9
20007c54:	4631      	mov	r1, r6
20007c56:	320c      	adds	r2, #12
20007c58:	f7fe fc7c 	bl	20006554 <__sprint_r>
20007c5c:	2800      	cmp	r0, #0
20007c5e:	f47e ada7 	bne.w	200067b0 <_vfprintf_r+0x240>
20007c62:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007c66:	3304      	adds	r3, #4
20007c68:	f7ff bace 	b.w	20007208 <_vfprintf_r+0xc98>
20007c6c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c70:	4648      	mov	r0, r9
20007c72:	4631      	mov	r1, r6
20007c74:	320c      	adds	r2, #12
20007c76:	f7fe fc6d 	bl	20006554 <__sprint_r>
20007c7a:	2800      	cmp	r0, #0
20007c7c:	f47e ad98 	bne.w	200067b0 <_vfprintf_r+0x240>
20007c80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007c84:	3404      	adds	r4, #4
20007c86:	f7ff baa9 	b.w	200071dc <_vfprintf_r+0xc6c>
20007c8a:	9710      	str	r7, [sp, #64]	; 0x40
20007c8c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20007c90:	9017      	str	r0, [sp, #92]	; 0x5c
20007c92:	970c      	str	r7, [sp, #48]	; 0x30
20007c94:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007c98:	f7fe be39 	b.w	2000690e <_vfprintf_r+0x39e>
20007c9c:	9916      	ldr	r1, [sp, #88]	; 0x58
20007c9e:	2965      	cmp	r1, #101	; 0x65
20007ca0:	bf14      	ite	ne
20007ca2:	2300      	movne	r3, #0
20007ca4:	2301      	moveq	r3, #1
20007ca6:	2945      	cmp	r1, #69	; 0x45
20007ca8:	bf08      	it	eq
20007caa:	f043 0301 	orreq.w	r3, r3, #1
20007cae:	2b00      	cmp	r3, #0
20007cb0:	d046      	beq.n	20007d40 <_vfprintf_r+0x17d0>
20007cb2:	f107 0c01 	add.w	ip, r7, #1
20007cb6:	2302      	movs	r3, #2
20007cb8:	e621      	b.n	200078fe <_vfprintf_r+0x138e>
20007cba:	9b16      	ldr	r3, [sp, #88]	; 0x58
20007cbc:	2b65      	cmp	r3, #101	; 0x65
20007cbe:	dd76      	ble.n	20007dae <_vfprintf_r+0x183e>
20007cc0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007cc2:	2a66      	cmp	r2, #102	; 0x66
20007cc4:	bf1c      	itt	ne
20007cc6:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20007cca:	9310      	strne	r3, [sp, #64]	; 0x40
20007ccc:	f000 8083 	beq.w	20007dd6 <_vfprintf_r+0x1866>
20007cd0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20007cd2:	9810      	ldr	r0, [sp, #64]	; 0x40
20007cd4:	4283      	cmp	r3, r0
20007cd6:	dc6e      	bgt.n	20007db6 <_vfprintf_r+0x1846>
20007cd8:	990a      	ldr	r1, [sp, #40]	; 0x28
20007cda:	f011 0f01 	tst.w	r1, #1
20007cde:	f040 808e 	bne.w	20007dfe <_vfprintf_r+0x188e>
20007ce2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007ce6:	2367      	movs	r3, #103	; 0x67
20007ce8:	920c      	str	r2, [sp, #48]	; 0x30
20007cea:	9316      	str	r3, [sp, #88]	; 0x58
20007cec:	e691      	b.n	20007a12 <_vfprintf_r+0x14a2>
20007cee:	2700      	movs	r7, #0
20007cf0:	461d      	mov	r5, r3
20007cf2:	f7fe bce9 	b.w	200066c8 <_vfprintf_r+0x158>
20007cf6:	9910      	ldr	r1, [sp, #64]	; 0x40
20007cf8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007cfc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20007d00:	910c      	str	r1, [sp, #48]	; 0x30
20007d02:	f7fe be04 	b.w	2000690e <_vfprintf_r+0x39e>
20007d06:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20007d0a:	459b      	cmp	fp, r3
20007d0c:	bf98      	it	ls
20007d0e:	469b      	movls	fp, r3
20007d10:	f67f ae39 	bls.w	20007986 <_vfprintf_r+0x1416>
20007d14:	2230      	movs	r2, #48	; 0x30
20007d16:	f803 2b01 	strb.w	r2, [r3], #1
20007d1a:	459b      	cmp	fp, r3
20007d1c:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20007d20:	d8f9      	bhi.n	20007d16 <_vfprintf_r+0x17a6>
20007d22:	e630      	b.n	20007986 <_vfprintf_r+0x1416>
20007d24:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007d28:	4648      	mov	r0, r9
20007d2a:	4631      	mov	r1, r6
20007d2c:	320c      	adds	r2, #12
20007d2e:	f7fe fc11 	bl	20006554 <__sprint_r>
20007d32:	2800      	cmp	r0, #0
20007d34:	f47e ad3c 	bne.w	200067b0 <_vfprintf_r+0x240>
20007d38:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007d3c:	3304      	adds	r3, #4
20007d3e:	e508      	b.n	20007752 <_vfprintf_r+0x11e2>
20007d40:	46bc      	mov	ip, r7
20007d42:	3302      	adds	r3, #2
20007d44:	e5db      	b.n	200078fe <_vfprintf_r+0x138e>
20007d46:	3707      	adds	r7, #7
20007d48:	e5b9      	b.n	200078be <_vfprintf_r+0x134e>
20007d4a:	f246 6c67 	movw	ip, #26215	; 0x6667
20007d4e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20007d52:	3103      	adds	r1, #3
20007d54:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20007d58:	fb8c 2003 	smull	r2, r0, ip, r3
20007d5c:	17da      	asrs	r2, r3, #31
20007d5e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20007d62:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20007d66:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20007d6a:	4613      	mov	r3, r2
20007d6c:	3030      	adds	r0, #48	; 0x30
20007d6e:	2a09      	cmp	r2, #9
20007d70:	f801 0d01 	strb.w	r0, [r1, #-1]!
20007d74:	dcf0      	bgt.n	20007d58 <_vfprintf_r+0x17e8>
20007d76:	3330      	adds	r3, #48	; 0x30
20007d78:	1e48      	subs	r0, r1, #1
20007d7a:	b2da      	uxtb	r2, r3
20007d7c:	f801 2c01 	strb.w	r2, [r1, #-1]
20007d80:	9b07      	ldr	r3, [sp, #28]
20007d82:	4283      	cmp	r3, r0
20007d84:	d96a      	bls.n	20007e5c <_vfprintf_r+0x18ec>
20007d86:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007d8a:	3303      	adds	r3, #3
20007d8c:	e001      	b.n	20007d92 <_vfprintf_r+0x1822>
20007d8e:	f811 2b01 	ldrb.w	r2, [r1], #1
20007d92:	f803 2c01 	strb.w	r2, [r3, #-1]
20007d96:	461a      	mov	r2, r3
20007d98:	f8dd c01c 	ldr.w	ip, [sp, #28]
20007d9c:	3301      	adds	r3, #1
20007d9e:	458c      	cmp	ip, r1
20007da0:	d8f5      	bhi.n	20007d8e <_vfprintf_r+0x181e>
20007da2:	e625      	b.n	200079f0 <_vfprintf_r+0x1480>
20007da4:	222d      	movs	r2, #45	; 0x2d
20007da6:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20007daa:	9217      	str	r2, [sp, #92]	; 0x5c
20007dac:	e598      	b.n	200078e0 <_vfprintf_r+0x1370>
20007dae:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007db2:	9010      	str	r0, [sp, #64]	; 0x40
20007db4:	e603      	b.n	200079be <_vfprintf_r+0x144e>
20007db6:	9b10      	ldr	r3, [sp, #64]	; 0x40
20007db8:	991a      	ldr	r1, [sp, #104]	; 0x68
20007dba:	2b00      	cmp	r3, #0
20007dbc:	bfda      	itte	le
20007dbe:	9810      	ldrle	r0, [sp, #64]	; 0x40
20007dc0:	f1c0 0302 	rsble	r3, r0, #2
20007dc4:	2301      	movgt	r3, #1
20007dc6:	185b      	adds	r3, r3, r1
20007dc8:	2267      	movs	r2, #103	; 0x67
20007dca:	9310      	str	r3, [sp, #64]	; 0x40
20007dcc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20007dd0:	9216      	str	r2, [sp, #88]	; 0x58
20007dd2:	930c      	str	r3, [sp, #48]	; 0x30
20007dd4:	e61d      	b.n	20007a12 <_vfprintf_r+0x14a2>
20007dd6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007dda:	2800      	cmp	r0, #0
20007ddc:	9010      	str	r0, [sp, #64]	; 0x40
20007dde:	dd31      	ble.n	20007e44 <_vfprintf_r+0x18d4>
20007de0:	b91f      	cbnz	r7, 20007dea <_vfprintf_r+0x187a>
20007de2:	990a      	ldr	r1, [sp, #40]	; 0x28
20007de4:	f011 0f01 	tst.w	r1, #1
20007de8:	d00e      	beq.n	20007e08 <_vfprintf_r+0x1898>
20007dea:	9810      	ldr	r0, [sp, #64]	; 0x40
20007dec:	2166      	movs	r1, #102	; 0x66
20007dee:	9116      	str	r1, [sp, #88]	; 0x58
20007df0:	1c43      	adds	r3, r0, #1
20007df2:	19db      	adds	r3, r3, r7
20007df4:	9310      	str	r3, [sp, #64]	; 0x40
20007df6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20007dfa:	920c      	str	r2, [sp, #48]	; 0x30
20007dfc:	e609      	b.n	20007a12 <_vfprintf_r+0x14a2>
20007dfe:	9810      	ldr	r0, [sp, #64]	; 0x40
20007e00:	2167      	movs	r1, #103	; 0x67
20007e02:	9116      	str	r1, [sp, #88]	; 0x58
20007e04:	3001      	adds	r0, #1
20007e06:	9010      	str	r0, [sp, #64]	; 0x40
20007e08:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007e0c:	920c      	str	r2, [sp, #48]	; 0x30
20007e0e:	e600      	b.n	20007a12 <_vfprintf_r+0x14a2>
20007e10:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007e12:	781a      	ldrb	r2, [r3, #0]
20007e14:	680f      	ldr	r7, [r1, #0]
20007e16:	3104      	adds	r1, #4
20007e18:	910b      	str	r1, [sp, #44]	; 0x2c
20007e1a:	2f00      	cmp	r7, #0
20007e1c:	bfb8      	it	lt
20007e1e:	f04f 37ff 	movlt.w	r7, #4294967295
20007e22:	f7fe bc50 	b.w	200066c6 <_vfprintf_r+0x156>
20007e26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007e28:	f012 0f01 	tst.w	r2, #1
20007e2c:	bf04      	itt	eq
20007e2e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20007e32:	930c      	streq	r3, [sp, #48]	; 0x30
20007e34:	f43f aded 	beq.w	20007a12 <_vfprintf_r+0x14a2>
20007e38:	e5e5      	b.n	20007a06 <_vfprintf_r+0x1496>
20007e3a:	222d      	movs	r2, #45	; 0x2d
20007e3c:	425b      	negs	r3, r3
20007e3e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007e42:	e5c9      	b.n	200079d8 <_vfprintf_r+0x1468>
20007e44:	b977      	cbnz	r7, 20007e64 <_vfprintf_r+0x18f4>
20007e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007e48:	f013 0f01 	tst.w	r3, #1
20007e4c:	d10a      	bne.n	20007e64 <_vfprintf_r+0x18f4>
20007e4e:	f04f 0c01 	mov.w	ip, #1
20007e52:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20007e56:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20007e5a:	e5da      	b.n	20007a12 <_vfprintf_r+0x14a2>
20007e5c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007e60:	3202      	adds	r2, #2
20007e62:	e5c5      	b.n	200079f0 <_vfprintf_r+0x1480>
20007e64:	3702      	adds	r7, #2
20007e66:	2166      	movs	r1, #102	; 0x66
20007e68:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20007e6c:	9710      	str	r7, [sp, #64]	; 0x40
20007e6e:	9116      	str	r1, [sp, #88]	; 0x58
20007e70:	920c      	str	r2, [sp, #48]	; 0x30
20007e72:	e5ce      	b.n	20007a12 <_vfprintf_r+0x14a2>
20007e74:	2000bbec 	.word	0x2000bbec

20007e78 <vfprintf>:
20007e78:	b410      	push	{r4}
20007e7a:	f64b 642c 	movw	r4, #48684	; 0xbe2c
20007e7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007e82:	468c      	mov	ip, r1
20007e84:	4613      	mov	r3, r2
20007e86:	4601      	mov	r1, r0
20007e88:	4662      	mov	r2, ip
20007e8a:	6820      	ldr	r0, [r4, #0]
20007e8c:	bc10      	pop	{r4}
20007e8e:	f7fe bb6f 	b.w	20006570 <_vfprintf_r>
20007e92:	bf00      	nop

20007e94 <__swsetup_r>:
20007e94:	b570      	push	{r4, r5, r6, lr}
20007e96:	f64b 652c 	movw	r5, #48684	; 0xbe2c
20007e9a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007e9e:	4606      	mov	r6, r0
20007ea0:	460c      	mov	r4, r1
20007ea2:	6828      	ldr	r0, [r5, #0]
20007ea4:	b110      	cbz	r0, 20007eac <__swsetup_r+0x18>
20007ea6:	6983      	ldr	r3, [r0, #24]
20007ea8:	2b00      	cmp	r3, #0
20007eaa:	d036      	beq.n	20007f1a <__swsetup_r+0x86>
20007eac:	f64b 430c 	movw	r3, #48140	; 0xbc0c
20007eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007eb4:	429c      	cmp	r4, r3
20007eb6:	d038      	beq.n	20007f2a <__swsetup_r+0x96>
20007eb8:	f64b 432c 	movw	r3, #48172	; 0xbc2c
20007ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ec0:	429c      	cmp	r4, r3
20007ec2:	d041      	beq.n	20007f48 <__swsetup_r+0xb4>
20007ec4:	f64b 434c 	movw	r3, #48204	; 0xbc4c
20007ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ecc:	429c      	cmp	r4, r3
20007ece:	bf04      	itt	eq
20007ed0:	682b      	ldreq	r3, [r5, #0]
20007ed2:	68dc      	ldreq	r4, [r3, #12]
20007ed4:	89a2      	ldrh	r2, [r4, #12]
20007ed6:	4611      	mov	r1, r2
20007ed8:	b293      	uxth	r3, r2
20007eda:	f013 0f08 	tst.w	r3, #8
20007ede:	4618      	mov	r0, r3
20007ee0:	bf18      	it	ne
20007ee2:	6922      	ldrne	r2, [r4, #16]
20007ee4:	d033      	beq.n	20007f4e <__swsetup_r+0xba>
20007ee6:	b31a      	cbz	r2, 20007f30 <__swsetup_r+0x9c>
20007ee8:	f013 0101 	ands.w	r1, r3, #1
20007eec:	d007      	beq.n	20007efe <__swsetup_r+0x6a>
20007eee:	6963      	ldr	r3, [r4, #20]
20007ef0:	2100      	movs	r1, #0
20007ef2:	60a1      	str	r1, [r4, #8]
20007ef4:	425b      	negs	r3, r3
20007ef6:	61a3      	str	r3, [r4, #24]
20007ef8:	b142      	cbz	r2, 20007f0c <__swsetup_r+0x78>
20007efa:	2000      	movs	r0, #0
20007efc:	bd70      	pop	{r4, r5, r6, pc}
20007efe:	f013 0f02 	tst.w	r3, #2
20007f02:	bf08      	it	eq
20007f04:	6961      	ldreq	r1, [r4, #20]
20007f06:	60a1      	str	r1, [r4, #8]
20007f08:	2a00      	cmp	r2, #0
20007f0a:	d1f6      	bne.n	20007efa <__swsetup_r+0x66>
20007f0c:	89a3      	ldrh	r3, [r4, #12]
20007f0e:	f013 0f80 	tst.w	r3, #128	; 0x80
20007f12:	d0f2      	beq.n	20007efa <__swsetup_r+0x66>
20007f14:	f04f 30ff 	mov.w	r0, #4294967295
20007f18:	bd70      	pop	{r4, r5, r6, pc}
20007f1a:	f001 f989 	bl	20009230 <__sinit>
20007f1e:	f64b 430c 	movw	r3, #48140	; 0xbc0c
20007f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007f26:	429c      	cmp	r4, r3
20007f28:	d1c6      	bne.n	20007eb8 <__swsetup_r+0x24>
20007f2a:	682b      	ldr	r3, [r5, #0]
20007f2c:	685c      	ldr	r4, [r3, #4]
20007f2e:	e7d1      	b.n	20007ed4 <__swsetup_r+0x40>
20007f30:	f403 7120 	and.w	r1, r3, #640	; 0x280
20007f34:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20007f38:	d0d6      	beq.n	20007ee8 <__swsetup_r+0x54>
20007f3a:	4630      	mov	r0, r6
20007f3c:	4621      	mov	r1, r4
20007f3e:	f001 fcff 	bl	20009940 <__smakebuf_r>
20007f42:	89a3      	ldrh	r3, [r4, #12]
20007f44:	6922      	ldr	r2, [r4, #16]
20007f46:	e7cf      	b.n	20007ee8 <__swsetup_r+0x54>
20007f48:	682b      	ldr	r3, [r5, #0]
20007f4a:	689c      	ldr	r4, [r3, #8]
20007f4c:	e7c2      	b.n	20007ed4 <__swsetup_r+0x40>
20007f4e:	f013 0f10 	tst.w	r3, #16
20007f52:	d0df      	beq.n	20007f14 <__swsetup_r+0x80>
20007f54:	f013 0f04 	tst.w	r3, #4
20007f58:	bf08      	it	eq
20007f5a:	6922      	ldreq	r2, [r4, #16]
20007f5c:	d017      	beq.n	20007f8e <__swsetup_r+0xfa>
20007f5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007f60:	b151      	cbz	r1, 20007f78 <__swsetup_r+0xe4>
20007f62:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007f66:	4299      	cmp	r1, r3
20007f68:	d003      	beq.n	20007f72 <__swsetup_r+0xde>
20007f6a:	4630      	mov	r0, r6
20007f6c:	f001 f9e4 	bl	20009338 <_free_r>
20007f70:	89a2      	ldrh	r2, [r4, #12]
20007f72:	b290      	uxth	r0, r2
20007f74:	2300      	movs	r3, #0
20007f76:	6363      	str	r3, [r4, #52]	; 0x34
20007f78:	6922      	ldr	r2, [r4, #16]
20007f7a:	f64f 71db 	movw	r1, #65499	; 0xffdb
20007f7e:	f2c0 0100 	movt	r1, #0
20007f82:	2300      	movs	r3, #0
20007f84:	ea00 0101 	and.w	r1, r0, r1
20007f88:	6063      	str	r3, [r4, #4]
20007f8a:	81a1      	strh	r1, [r4, #12]
20007f8c:	6022      	str	r2, [r4, #0]
20007f8e:	f041 0308 	orr.w	r3, r1, #8
20007f92:	81a3      	strh	r3, [r4, #12]
20007f94:	b29b      	uxth	r3, r3
20007f96:	e7a6      	b.n	20007ee6 <__swsetup_r+0x52>

20007f98 <quorem>:
20007f98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f9c:	6903      	ldr	r3, [r0, #16]
20007f9e:	690e      	ldr	r6, [r1, #16]
20007fa0:	4682      	mov	sl, r0
20007fa2:	4689      	mov	r9, r1
20007fa4:	429e      	cmp	r6, r3
20007fa6:	f300 8083 	bgt.w	200080b0 <quorem+0x118>
20007faa:	1cf2      	adds	r2, r6, #3
20007fac:	f101 0514 	add.w	r5, r1, #20
20007fb0:	f100 0414 	add.w	r4, r0, #20
20007fb4:	3e01      	subs	r6, #1
20007fb6:	0092      	lsls	r2, r2, #2
20007fb8:	188b      	adds	r3, r1, r2
20007fba:	1812      	adds	r2, r2, r0
20007fbc:	f103 0804 	add.w	r8, r3, #4
20007fc0:	6859      	ldr	r1, [r3, #4]
20007fc2:	6850      	ldr	r0, [r2, #4]
20007fc4:	3101      	adds	r1, #1
20007fc6:	f002 fe9b 	bl	2000ad00 <__aeabi_uidiv>
20007fca:	4607      	mov	r7, r0
20007fcc:	2800      	cmp	r0, #0
20007fce:	d039      	beq.n	20008044 <quorem+0xac>
20007fd0:	2300      	movs	r3, #0
20007fd2:	469c      	mov	ip, r3
20007fd4:	461a      	mov	r2, r3
20007fd6:	58e9      	ldr	r1, [r5, r3]
20007fd8:	58e0      	ldr	r0, [r4, r3]
20007fda:	fa1f fe81 	uxth.w	lr, r1
20007fde:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20007fe2:	b281      	uxth	r1, r0
20007fe4:	fb0e ce07 	mla	lr, lr, r7, ip
20007fe8:	1851      	adds	r1, r2, r1
20007fea:	fb0b fc07 	mul.w	ip, fp, r7
20007fee:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20007ff2:	fa1f fe8e 	uxth.w	lr, lr
20007ff6:	ebce 0101 	rsb	r1, lr, r1
20007ffa:	fa1f f28c 	uxth.w	r2, ip
20007ffe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008002:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20008006:	fa1f fe81 	uxth.w	lr, r1
2000800a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000800e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20008012:	50e1      	str	r1, [r4, r3]
20008014:	3304      	adds	r3, #4
20008016:	1412      	asrs	r2, r2, #16
20008018:	1959      	adds	r1, r3, r5
2000801a:	4588      	cmp	r8, r1
2000801c:	d2db      	bcs.n	20007fd6 <quorem+0x3e>
2000801e:	1d32      	adds	r2, r6, #4
20008020:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20008024:	6859      	ldr	r1, [r3, #4]
20008026:	b969      	cbnz	r1, 20008044 <quorem+0xac>
20008028:	429c      	cmp	r4, r3
2000802a:	d209      	bcs.n	20008040 <quorem+0xa8>
2000802c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008030:	b112      	cbz	r2, 20008038 <quorem+0xa0>
20008032:	e005      	b.n	20008040 <quorem+0xa8>
20008034:	681a      	ldr	r2, [r3, #0]
20008036:	b91a      	cbnz	r2, 20008040 <quorem+0xa8>
20008038:	3b04      	subs	r3, #4
2000803a:	3e01      	subs	r6, #1
2000803c:	429c      	cmp	r4, r3
2000803e:	d3f9      	bcc.n	20008034 <quorem+0x9c>
20008040:	f8ca 6010 	str.w	r6, [sl, #16]
20008044:	4649      	mov	r1, r9
20008046:	4650      	mov	r0, sl
20008048:	f001 fdd0 	bl	20009bec <__mcmp>
2000804c:	2800      	cmp	r0, #0
2000804e:	db2c      	blt.n	200080aa <quorem+0x112>
20008050:	2300      	movs	r3, #0
20008052:	3701      	adds	r7, #1
20008054:	469c      	mov	ip, r3
20008056:	58ea      	ldr	r2, [r5, r3]
20008058:	58e0      	ldr	r0, [r4, r3]
2000805a:	b291      	uxth	r1, r2
2000805c:	0c12      	lsrs	r2, r2, #16
2000805e:	fa1f f980 	uxth.w	r9, r0
20008062:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20008066:	ebc1 0109 	rsb	r1, r1, r9
2000806a:	4461      	add	r1, ip
2000806c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008070:	b289      	uxth	r1, r1
20008072:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20008076:	50e1      	str	r1, [r4, r3]
20008078:	3304      	adds	r3, #4
2000807a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000807e:	195a      	adds	r2, r3, r5
20008080:	4590      	cmp	r8, r2
20008082:	d2e8      	bcs.n	20008056 <quorem+0xbe>
20008084:	1d32      	adds	r2, r6, #4
20008086:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000808a:	6859      	ldr	r1, [r3, #4]
2000808c:	b969      	cbnz	r1, 200080aa <quorem+0x112>
2000808e:	429c      	cmp	r4, r3
20008090:	d209      	bcs.n	200080a6 <quorem+0x10e>
20008092:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008096:	b112      	cbz	r2, 2000809e <quorem+0x106>
20008098:	e005      	b.n	200080a6 <quorem+0x10e>
2000809a:	681a      	ldr	r2, [r3, #0]
2000809c:	b91a      	cbnz	r2, 200080a6 <quorem+0x10e>
2000809e:	3b04      	subs	r3, #4
200080a0:	3e01      	subs	r6, #1
200080a2:	429c      	cmp	r4, r3
200080a4:	d3f9      	bcc.n	2000809a <quorem+0x102>
200080a6:	f8ca 6010 	str.w	r6, [sl, #16]
200080aa:	4638      	mov	r0, r7
200080ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200080b0:	2000      	movs	r0, #0
200080b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200080b6:	bf00      	nop

200080b8 <_dtoa_r>:
200080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200080bc:	6a46      	ldr	r6, [r0, #36]	; 0x24
200080be:	b0a1      	sub	sp, #132	; 0x84
200080c0:	4604      	mov	r4, r0
200080c2:	4690      	mov	r8, r2
200080c4:	4699      	mov	r9, r3
200080c6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200080c8:	2e00      	cmp	r6, #0
200080ca:	f000 8423 	beq.w	20008914 <_dtoa_r+0x85c>
200080ce:	6832      	ldr	r2, [r6, #0]
200080d0:	b182      	cbz	r2, 200080f4 <_dtoa_r+0x3c>
200080d2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200080d4:	f04f 0c01 	mov.w	ip, #1
200080d8:	6876      	ldr	r6, [r6, #4]
200080da:	4620      	mov	r0, r4
200080dc:	680b      	ldr	r3, [r1, #0]
200080de:	6056      	str	r6, [r2, #4]
200080e0:	684a      	ldr	r2, [r1, #4]
200080e2:	4619      	mov	r1, r3
200080e4:	fa0c f202 	lsl.w	r2, ip, r2
200080e8:	609a      	str	r2, [r3, #8]
200080ea:	f001 feb9 	bl	20009e60 <_Bfree>
200080ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
200080f0:	2200      	movs	r2, #0
200080f2:	601a      	str	r2, [r3, #0]
200080f4:	f1b9 0600 	subs.w	r6, r9, #0
200080f8:	db38      	blt.n	2000816c <_dtoa_r+0xb4>
200080fa:	2300      	movs	r3, #0
200080fc:	602b      	str	r3, [r5, #0]
200080fe:	f240 0300 	movw	r3, #0
20008102:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008106:	461a      	mov	r2, r3
20008108:	ea06 0303 	and.w	r3, r6, r3
2000810c:	4293      	cmp	r3, r2
2000810e:	d017      	beq.n	20008140 <_dtoa_r+0x88>
20008110:	2200      	movs	r2, #0
20008112:	2300      	movs	r3, #0
20008114:	4640      	mov	r0, r8
20008116:	4649      	mov	r1, r9
20008118:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000811c:	f002 ff84 	bl	2000b028 <__aeabi_dcmpeq>
20008120:	2800      	cmp	r0, #0
20008122:	d029      	beq.n	20008178 <_dtoa_r+0xc0>
20008124:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008126:	2301      	movs	r3, #1
20008128:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000812a:	6003      	str	r3, [r0, #0]
2000812c:	2900      	cmp	r1, #0
2000812e:	f000 80d0 	beq.w	200082d2 <_dtoa_r+0x21a>
20008132:	4b79      	ldr	r3, [pc, #484]	; (20008318 <_dtoa_r+0x260>)
20008134:	1e58      	subs	r0, r3, #1
20008136:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008138:	6013      	str	r3, [r2, #0]
2000813a:	b021      	add	sp, #132	; 0x84
2000813c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008140:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008142:	f242 730f 	movw	r3, #9999	; 0x270f
20008146:	6003      	str	r3, [r0, #0]
20008148:	f1b8 0f00 	cmp.w	r8, #0
2000814c:	f000 8095 	beq.w	2000827a <_dtoa_r+0x1c2>
20008150:	f64b 4008 	movw	r0, #48136	; 0xbc08
20008154:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008158:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000815a:	2900      	cmp	r1, #0
2000815c:	d0ed      	beq.n	2000813a <_dtoa_r+0x82>
2000815e:	78c2      	ldrb	r2, [r0, #3]
20008160:	1cc3      	adds	r3, r0, #3
20008162:	2a00      	cmp	r2, #0
20008164:	d0e7      	beq.n	20008136 <_dtoa_r+0x7e>
20008166:	f100 0308 	add.w	r3, r0, #8
2000816a:	e7e4      	b.n	20008136 <_dtoa_r+0x7e>
2000816c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20008170:	2301      	movs	r3, #1
20008172:	46b1      	mov	r9, r6
20008174:	602b      	str	r3, [r5, #0]
20008176:	e7c2      	b.n	200080fe <_dtoa_r+0x46>
20008178:	4620      	mov	r0, r4
2000817a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000817e:	a91e      	add	r1, sp, #120	; 0x78
20008180:	9100      	str	r1, [sp, #0]
20008182:	a91f      	add	r1, sp, #124	; 0x7c
20008184:	9101      	str	r1, [sp, #4]
20008186:	f001 febd 	bl	20009f04 <__d2b>
2000818a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000818e:	4683      	mov	fp, r0
20008190:	2d00      	cmp	r5, #0
20008192:	d07e      	beq.n	20008292 <_dtoa_r+0x1da>
20008194:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008198:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000819c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000819e:	3d07      	subs	r5, #7
200081a0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200081a4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200081a8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200081ac:	2300      	movs	r3, #0
200081ae:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200081b2:	9319      	str	r3, [sp, #100]	; 0x64
200081b4:	f240 0300 	movw	r3, #0
200081b8:	2200      	movs	r2, #0
200081ba:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200081be:	f7fb fdcb 	bl	20003d58 <__aeabi_dsub>
200081c2:	a34f      	add	r3, pc, #316	; (adr r3, 20008300 <_dtoa_r+0x248>)
200081c4:	e9d3 2300 	ldrd	r2, r3, [r3]
200081c8:	f7fb ff7a 	bl	200040c0 <__aeabi_dmul>
200081cc:	a34e      	add	r3, pc, #312	; (adr r3, 20008308 <_dtoa_r+0x250>)
200081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
200081d2:	f7fb fdc3 	bl	20003d5c <__adddf3>
200081d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200081da:	4628      	mov	r0, r5
200081dc:	f7fb ff0a 	bl	20003ff4 <__aeabi_i2d>
200081e0:	a34b      	add	r3, pc, #300	; (adr r3, 20008310 <_dtoa_r+0x258>)
200081e2:	e9d3 2300 	ldrd	r2, r3, [r3]
200081e6:	f7fb ff6b 	bl	200040c0 <__aeabi_dmul>
200081ea:	4602      	mov	r2, r0
200081ec:	460b      	mov	r3, r1
200081ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200081f2:	f7fb fdb3 	bl	20003d5c <__adddf3>
200081f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200081fa:	f002 ff47 	bl	2000b08c <__aeabi_d2iz>
200081fe:	2200      	movs	r2, #0
20008200:	2300      	movs	r3, #0
20008202:	4606      	mov	r6, r0
20008204:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20008208:	f002 ff18 	bl	2000b03c <__aeabi_dcmplt>
2000820c:	b140      	cbz	r0, 20008220 <_dtoa_r+0x168>
2000820e:	4630      	mov	r0, r6
20008210:	f7fb fef0 	bl	20003ff4 <__aeabi_i2d>
20008214:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20008218:	f002 ff06 	bl	2000b028 <__aeabi_dcmpeq>
2000821c:	b900      	cbnz	r0, 20008220 <_dtoa_r+0x168>
2000821e:	3e01      	subs	r6, #1
20008220:	2e16      	cmp	r6, #22
20008222:	d95b      	bls.n	200082dc <_dtoa_r+0x224>
20008224:	2301      	movs	r3, #1
20008226:	9318      	str	r3, [sp, #96]	; 0x60
20008228:	3f01      	subs	r7, #1
2000822a:	ebb7 0a05 	subs.w	sl, r7, r5
2000822e:	bf42      	ittt	mi
20008230:	f1ca 0a00 	rsbmi	sl, sl, #0
20008234:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20008238:	f04f 0a00 	movmi.w	sl, #0
2000823c:	d401      	bmi.n	20008242 <_dtoa_r+0x18a>
2000823e:	2200      	movs	r2, #0
20008240:	920f      	str	r2, [sp, #60]	; 0x3c
20008242:	2e00      	cmp	r6, #0
20008244:	f2c0 8371 	blt.w	2000892a <_dtoa_r+0x872>
20008248:	44b2      	add	sl, r6
2000824a:	2300      	movs	r3, #0
2000824c:	9617      	str	r6, [sp, #92]	; 0x5c
2000824e:	9315      	str	r3, [sp, #84]	; 0x54
20008250:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20008252:	2b09      	cmp	r3, #9
20008254:	d862      	bhi.n	2000831c <_dtoa_r+0x264>
20008256:	2b05      	cmp	r3, #5
20008258:	f340 8677 	ble.w	20008f4a <_dtoa_r+0xe92>
2000825c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000825e:	2700      	movs	r7, #0
20008260:	3804      	subs	r0, #4
20008262:	902a      	str	r0, [sp, #168]	; 0xa8
20008264:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008266:	1e8b      	subs	r3, r1, #2
20008268:	2b03      	cmp	r3, #3
2000826a:	f200 83dd 	bhi.w	20008a28 <_dtoa_r+0x970>
2000826e:	e8df f013 	tbh	[pc, r3, lsl #1]
20008272:	03a5      	.short	0x03a5
20008274:	03d503d8 	.word	0x03d503d8
20008278:	03c4      	.short	0x03c4
2000827a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000827e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20008282:	2e00      	cmp	r6, #0
20008284:	f47f af64 	bne.w	20008150 <_dtoa_r+0x98>
20008288:	f64b 30fc 	movw	r0, #48124	; 0xbbfc
2000828c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008290:	e762      	b.n	20008158 <_dtoa_r+0xa0>
20008292:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20008294:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008296:	18fb      	adds	r3, r7, r3
20008298:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000829c:	1c9d      	adds	r5, r3, #2
2000829e:	2d20      	cmp	r5, #32
200082a0:	bfdc      	itt	le
200082a2:	f1c5 0020 	rsble	r0, r5, #32
200082a6:	fa08 f000 	lslle.w	r0, r8, r0
200082aa:	dd08      	ble.n	200082be <_dtoa_r+0x206>
200082ac:	3b1e      	subs	r3, #30
200082ae:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200082b2:	fa16 f202 	lsls.w	r2, r6, r2
200082b6:	fa28 f303 	lsr.w	r3, r8, r3
200082ba:	ea42 0003 	orr.w	r0, r2, r3
200082be:	f7fb fe89 	bl	20003fd4 <__aeabi_ui2d>
200082c2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200082c6:	2201      	movs	r2, #1
200082c8:	3d03      	subs	r5, #3
200082ca:	9219      	str	r2, [sp, #100]	; 0x64
200082cc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200082d0:	e770      	b.n	200081b4 <_dtoa_r+0xfc>
200082d2:	f64b 30d8 	movw	r0, #48088	; 0xbbd8
200082d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200082da:	e72e      	b.n	2000813a <_dtoa_r+0x82>
200082dc:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
200082e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200082e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200082e8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200082ec:	e9d3 2300 	ldrd	r2, r3, [r3]
200082f0:	f002 fea4 	bl	2000b03c <__aeabi_dcmplt>
200082f4:	2800      	cmp	r0, #0
200082f6:	f040 8320 	bne.w	2000893a <_dtoa_r+0x882>
200082fa:	9018      	str	r0, [sp, #96]	; 0x60
200082fc:	e794      	b.n	20008228 <_dtoa_r+0x170>
200082fe:	bf00      	nop
20008300:	636f4361 	.word	0x636f4361
20008304:	3fd287a7 	.word	0x3fd287a7
20008308:	8b60c8b3 	.word	0x8b60c8b3
2000830c:	3fc68a28 	.word	0x3fc68a28
20008310:	509f79fb 	.word	0x509f79fb
20008314:	3fd34413 	.word	0x3fd34413
20008318:	2000bbd9 	.word	0x2000bbd9
2000831c:	2300      	movs	r3, #0
2000831e:	f04f 30ff 	mov.w	r0, #4294967295
20008322:	461f      	mov	r7, r3
20008324:	2101      	movs	r1, #1
20008326:	932a      	str	r3, [sp, #168]	; 0xa8
20008328:	9011      	str	r0, [sp, #68]	; 0x44
2000832a:	9116      	str	r1, [sp, #88]	; 0x58
2000832c:	9008      	str	r0, [sp, #32]
2000832e:	932b      	str	r3, [sp, #172]	; 0xac
20008330:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008332:	2300      	movs	r3, #0
20008334:	606b      	str	r3, [r5, #4]
20008336:	4620      	mov	r0, r4
20008338:	6869      	ldr	r1, [r5, #4]
2000833a:	f001 fdad 	bl	20009e98 <_Balloc>
2000833e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008340:	6028      	str	r0, [r5, #0]
20008342:	681b      	ldr	r3, [r3, #0]
20008344:	9310      	str	r3, [sp, #64]	; 0x40
20008346:	2f00      	cmp	r7, #0
20008348:	f000 815b 	beq.w	20008602 <_dtoa_r+0x54a>
2000834c:	2e00      	cmp	r6, #0
2000834e:	f340 842a 	ble.w	20008ba6 <_dtoa_r+0xaee>
20008352:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
20008356:	f006 020f 	and.w	r2, r6, #15
2000835a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000835e:	1135      	asrs	r5, r6, #4
20008360:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20008364:	f015 0f10 	tst.w	r5, #16
20008368:	e9d3 0100 	ldrd	r0, r1, [r3]
2000836c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008370:	f000 82e7 	beq.w	20008942 <_dtoa_r+0x88a>
20008374:	f64b 5388 	movw	r3, #48520	; 0xbd88
20008378:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000837c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008380:	f005 050f 	and.w	r5, r5, #15
20008384:	f04f 0803 	mov.w	r8, #3
20008388:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
2000838c:	f7fb ffc2 	bl	20004314 <__aeabi_ddiv>
20008390:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20008394:	b1bd      	cbz	r5, 200083c6 <_dtoa_r+0x30e>
20008396:	f64b 5788 	movw	r7, #48520	; 0xbd88
2000839a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000839e:	f2c2 0700 	movt	r7, #8192	; 0x2000
200083a2:	f015 0f01 	tst.w	r5, #1
200083a6:	4610      	mov	r0, r2
200083a8:	4619      	mov	r1, r3
200083aa:	d007      	beq.n	200083bc <_dtoa_r+0x304>
200083ac:	e9d7 2300 	ldrd	r2, r3, [r7]
200083b0:	f108 0801 	add.w	r8, r8, #1
200083b4:	f7fb fe84 	bl	200040c0 <__aeabi_dmul>
200083b8:	4602      	mov	r2, r0
200083ba:	460b      	mov	r3, r1
200083bc:	3708      	adds	r7, #8
200083be:	106d      	asrs	r5, r5, #1
200083c0:	d1ef      	bne.n	200083a2 <_dtoa_r+0x2ea>
200083c2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200083c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200083ca:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200083ce:	f7fb ffa1 	bl	20004314 <__aeabi_ddiv>
200083d2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200083d6:	9918      	ldr	r1, [sp, #96]	; 0x60
200083d8:	2900      	cmp	r1, #0
200083da:	f000 80de 	beq.w	2000859a <_dtoa_r+0x4e2>
200083de:	f240 0300 	movw	r3, #0
200083e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200083e6:	2200      	movs	r2, #0
200083e8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200083ec:	f04f 0500 	mov.w	r5, #0
200083f0:	f002 fe24 	bl	2000b03c <__aeabi_dcmplt>
200083f4:	b108      	cbz	r0, 200083fa <_dtoa_r+0x342>
200083f6:	f04f 0501 	mov.w	r5, #1
200083fa:	9a08      	ldr	r2, [sp, #32]
200083fc:	2a00      	cmp	r2, #0
200083fe:	bfd4      	ite	le
20008400:	2500      	movle	r5, #0
20008402:	f005 0501 	andgt.w	r5, r5, #1
20008406:	2d00      	cmp	r5, #0
20008408:	f000 80c7 	beq.w	2000859a <_dtoa_r+0x4e2>
2000840c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000840e:	2b00      	cmp	r3, #0
20008410:	f340 80f5 	ble.w	200085fe <_dtoa_r+0x546>
20008414:	f240 0300 	movw	r3, #0
20008418:	2200      	movs	r2, #0
2000841a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000841e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008422:	f7fb fe4d 	bl	200040c0 <__aeabi_dmul>
20008426:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000842a:	f108 0001 	add.w	r0, r8, #1
2000842e:	1e71      	subs	r1, r6, #1
20008430:	9112      	str	r1, [sp, #72]	; 0x48
20008432:	f7fb fddf 	bl	20003ff4 <__aeabi_i2d>
20008436:	4602      	mov	r2, r0
20008438:	460b      	mov	r3, r1
2000843a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000843e:	f7fb fe3f 	bl	200040c0 <__aeabi_dmul>
20008442:	f240 0300 	movw	r3, #0
20008446:	2200      	movs	r2, #0
20008448:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000844c:	f7fb fc86 	bl	20003d5c <__adddf3>
20008450:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20008454:	4680      	mov	r8, r0
20008456:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
2000845a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000845c:	2b00      	cmp	r3, #0
2000845e:	f000 83ad 	beq.w	20008bbc <_dtoa_r+0xb04>
20008462:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
20008466:	f240 0100 	movw	r1, #0
2000846a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000846e:	2000      	movs	r0, #0
20008470:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20008474:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008478:	f8cd c00c 	str.w	ip, [sp, #12]
2000847c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20008480:	f7fb ff48 	bl	20004314 <__aeabi_ddiv>
20008484:	4642      	mov	r2, r8
20008486:	464b      	mov	r3, r9
20008488:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000848a:	f7fb fc65 	bl	20003d58 <__aeabi_dsub>
2000848e:	4680      	mov	r8, r0
20008490:	4689      	mov	r9, r1
20008492:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008496:	f002 fdf9 	bl	2000b08c <__aeabi_d2iz>
2000849a:	4607      	mov	r7, r0
2000849c:	f7fb fdaa 	bl	20003ff4 <__aeabi_i2d>
200084a0:	4602      	mov	r2, r0
200084a2:	460b      	mov	r3, r1
200084a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200084a8:	f7fb fc56 	bl	20003d58 <__aeabi_dsub>
200084ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
200084b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200084b4:	4640      	mov	r0, r8
200084b6:	f805 3b01 	strb.w	r3, [r5], #1
200084ba:	4649      	mov	r1, r9
200084bc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200084c0:	f002 fdda 	bl	2000b078 <__aeabi_dcmpgt>
200084c4:	2800      	cmp	r0, #0
200084c6:	f040 8213 	bne.w	200088f0 <_dtoa_r+0x838>
200084ca:	f240 0100 	movw	r1, #0
200084ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200084d2:	2000      	movs	r0, #0
200084d4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200084d8:	f7fb fc3e 	bl	20003d58 <__aeabi_dsub>
200084dc:	4602      	mov	r2, r0
200084de:	460b      	mov	r3, r1
200084e0:	4640      	mov	r0, r8
200084e2:	4649      	mov	r1, r9
200084e4:	f002 fdc8 	bl	2000b078 <__aeabi_dcmpgt>
200084e8:	f8dd c00c 	ldr.w	ip, [sp, #12]
200084ec:	2800      	cmp	r0, #0
200084ee:	f040 83e7 	bne.w	20008cc0 <_dtoa_r+0xc08>
200084f2:	f1bc 0f01 	cmp.w	ip, #1
200084f6:	f340 8082 	ble.w	200085fe <_dtoa_r+0x546>
200084fa:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200084fe:	2701      	movs	r7, #1
20008500:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20008504:	961d      	str	r6, [sp, #116]	; 0x74
20008506:	4666      	mov	r6, ip
20008508:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
2000850c:	940c      	str	r4, [sp, #48]	; 0x30
2000850e:	e010      	b.n	20008532 <_dtoa_r+0x47a>
20008510:	f240 0100 	movw	r1, #0
20008514:	2000      	movs	r0, #0
20008516:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000851a:	f7fb fc1d 	bl	20003d58 <__aeabi_dsub>
2000851e:	4642      	mov	r2, r8
20008520:	464b      	mov	r3, r9
20008522:	f002 fd8b 	bl	2000b03c <__aeabi_dcmplt>
20008526:	2800      	cmp	r0, #0
20008528:	f040 83c7 	bne.w	20008cba <_dtoa_r+0xc02>
2000852c:	42b7      	cmp	r7, r6
2000852e:	f280 848b 	bge.w	20008e48 <_dtoa_r+0xd90>
20008532:	f240 0300 	movw	r3, #0
20008536:	4640      	mov	r0, r8
20008538:	4649      	mov	r1, r9
2000853a:	2200      	movs	r2, #0
2000853c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008540:	3501      	adds	r5, #1
20008542:	f7fb fdbd 	bl	200040c0 <__aeabi_dmul>
20008546:	f240 0300 	movw	r3, #0
2000854a:	2200      	movs	r2, #0
2000854c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008550:	4680      	mov	r8, r0
20008552:	4689      	mov	r9, r1
20008554:	4650      	mov	r0, sl
20008556:	4659      	mov	r1, fp
20008558:	f7fb fdb2 	bl	200040c0 <__aeabi_dmul>
2000855c:	468b      	mov	fp, r1
2000855e:	4682      	mov	sl, r0
20008560:	f002 fd94 	bl	2000b08c <__aeabi_d2iz>
20008564:	4604      	mov	r4, r0
20008566:	f7fb fd45 	bl	20003ff4 <__aeabi_i2d>
2000856a:	3430      	adds	r4, #48	; 0x30
2000856c:	4602      	mov	r2, r0
2000856e:	460b      	mov	r3, r1
20008570:	4650      	mov	r0, sl
20008572:	4659      	mov	r1, fp
20008574:	f7fb fbf0 	bl	20003d58 <__aeabi_dsub>
20008578:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000857a:	464b      	mov	r3, r9
2000857c:	55d4      	strb	r4, [r2, r7]
2000857e:	4642      	mov	r2, r8
20008580:	3701      	adds	r7, #1
20008582:	4682      	mov	sl, r0
20008584:	468b      	mov	fp, r1
20008586:	f002 fd59 	bl	2000b03c <__aeabi_dcmplt>
2000858a:	4652      	mov	r2, sl
2000858c:	465b      	mov	r3, fp
2000858e:	2800      	cmp	r0, #0
20008590:	d0be      	beq.n	20008510 <_dtoa_r+0x458>
20008592:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008596:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008598:	e1aa      	b.n	200088f0 <_dtoa_r+0x838>
2000859a:	4640      	mov	r0, r8
2000859c:	f7fb fd2a 	bl	20003ff4 <__aeabi_i2d>
200085a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200085a4:	f7fb fd8c 	bl	200040c0 <__aeabi_dmul>
200085a8:	f240 0300 	movw	r3, #0
200085ac:	2200      	movs	r2, #0
200085ae:	f2c4 031c 	movt	r3, #16412	; 0x401c
200085b2:	f7fb fbd3 	bl	20003d5c <__adddf3>
200085b6:	9a08      	ldr	r2, [sp, #32]
200085b8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
200085bc:	4680      	mov	r8, r0
200085be:	46a9      	mov	r9, r5
200085c0:	2a00      	cmp	r2, #0
200085c2:	f040 82ec 	bne.w	20008b9e <_dtoa_r+0xae6>
200085c6:	f240 0300 	movw	r3, #0
200085ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200085ce:	2200      	movs	r2, #0
200085d0:	f2c4 0314 	movt	r3, #16404	; 0x4014
200085d4:	f7fb fbc0 	bl	20003d58 <__aeabi_dsub>
200085d8:	4642      	mov	r2, r8
200085da:	462b      	mov	r3, r5
200085dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200085e0:	f002 fd4a 	bl	2000b078 <__aeabi_dcmpgt>
200085e4:	2800      	cmp	r0, #0
200085e6:	f040 824a 	bne.w	20008a7e <_dtoa_r+0x9c6>
200085ea:	4642      	mov	r2, r8
200085ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200085f0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
200085f4:	f002 fd22 	bl	2000b03c <__aeabi_dcmplt>
200085f8:	2800      	cmp	r0, #0
200085fa:	f040 81d5 	bne.w	200089a8 <_dtoa_r+0x8f0>
200085fe:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20008602:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008604:	ea6f 0703 	mvn.w	r7, r3
20008608:	ea4f 77d7 	mov.w	r7, r7, lsr #31
2000860c:	2e0e      	cmp	r6, #14
2000860e:	bfcc      	ite	gt
20008610:	2700      	movgt	r7, #0
20008612:	f007 0701 	andle.w	r7, r7, #1
20008616:	2f00      	cmp	r7, #0
20008618:	f000 80b7 	beq.w	2000878a <_dtoa_r+0x6d2>
2000861c:	982b      	ldr	r0, [sp, #172]	; 0xac
2000861e:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
20008622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008626:	9908      	ldr	r1, [sp, #32]
20008628:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000862c:	0fc2      	lsrs	r2, r0, #31
2000862e:	2900      	cmp	r1, #0
20008630:	bfcc      	ite	gt
20008632:	2200      	movgt	r2, #0
20008634:	f002 0201 	andle.w	r2, r2, #1
20008638:	e9d3 0100 	ldrd	r0, r1, [r3]
2000863c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20008640:	2a00      	cmp	r2, #0
20008642:	f040 81a0 	bne.w	20008986 <_dtoa_r+0x8ce>
20008646:	4602      	mov	r2, r0
20008648:	460b      	mov	r3, r1
2000864a:	4640      	mov	r0, r8
2000864c:	4649      	mov	r1, r9
2000864e:	f7fb fe61 	bl	20004314 <__aeabi_ddiv>
20008652:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008654:	f002 fd1a 	bl	2000b08c <__aeabi_d2iz>
20008658:	4682      	mov	sl, r0
2000865a:	f7fb fccb 	bl	20003ff4 <__aeabi_i2d>
2000865e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008662:	f7fb fd2d 	bl	200040c0 <__aeabi_dmul>
20008666:	4602      	mov	r2, r0
20008668:	460b      	mov	r3, r1
2000866a:	4640      	mov	r0, r8
2000866c:	4649      	mov	r1, r9
2000866e:	f7fb fb73 	bl	20003d58 <__aeabi_dsub>
20008672:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20008676:	f805 3b01 	strb.w	r3, [r5], #1
2000867a:	9a08      	ldr	r2, [sp, #32]
2000867c:	2a01      	cmp	r2, #1
2000867e:	4680      	mov	r8, r0
20008680:	4689      	mov	r9, r1
20008682:	d052      	beq.n	2000872a <_dtoa_r+0x672>
20008684:	f240 0300 	movw	r3, #0
20008688:	2200      	movs	r2, #0
2000868a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000868e:	f7fb fd17 	bl	200040c0 <__aeabi_dmul>
20008692:	2200      	movs	r2, #0
20008694:	2300      	movs	r3, #0
20008696:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000869a:	f002 fcc5 	bl	2000b028 <__aeabi_dcmpeq>
2000869e:	2800      	cmp	r0, #0
200086a0:	f040 81eb 	bne.w	20008a7a <_dtoa_r+0x9c2>
200086a4:	9810      	ldr	r0, [sp, #64]	; 0x40
200086a6:	f04f 0801 	mov.w	r8, #1
200086aa:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
200086ae:	46a3      	mov	fp, r4
200086b0:	1c87      	adds	r7, r0, #2
200086b2:	960f      	str	r6, [sp, #60]	; 0x3c
200086b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
200086b8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
200086bc:	e00a      	b.n	200086d4 <_dtoa_r+0x61c>
200086be:	f7fb fcff 	bl	200040c0 <__aeabi_dmul>
200086c2:	2200      	movs	r2, #0
200086c4:	2300      	movs	r3, #0
200086c6:	4604      	mov	r4, r0
200086c8:	460d      	mov	r5, r1
200086ca:	f002 fcad 	bl	2000b028 <__aeabi_dcmpeq>
200086ce:	2800      	cmp	r0, #0
200086d0:	f040 81ce 	bne.w	20008a70 <_dtoa_r+0x9b8>
200086d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200086d8:	4620      	mov	r0, r4
200086da:	4629      	mov	r1, r5
200086dc:	f108 0801 	add.w	r8, r8, #1
200086e0:	f7fb fe18 	bl	20004314 <__aeabi_ddiv>
200086e4:	463e      	mov	r6, r7
200086e6:	f002 fcd1 	bl	2000b08c <__aeabi_d2iz>
200086ea:	4682      	mov	sl, r0
200086ec:	f7fb fc82 	bl	20003ff4 <__aeabi_i2d>
200086f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200086f4:	f7fb fce4 	bl	200040c0 <__aeabi_dmul>
200086f8:	4602      	mov	r2, r0
200086fa:	460b      	mov	r3, r1
200086fc:	4620      	mov	r0, r4
200086fe:	4629      	mov	r1, r5
20008700:	f7fb fb2a 	bl	20003d58 <__aeabi_dsub>
20008704:	2200      	movs	r2, #0
20008706:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
2000870a:	f807 cc01 	strb.w	ip, [r7, #-1]
2000870e:	3701      	adds	r7, #1
20008710:	45c1      	cmp	r9, r8
20008712:	f240 0300 	movw	r3, #0
20008716:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000871a:	d1d0      	bne.n	200086be <_dtoa_r+0x606>
2000871c:	4635      	mov	r5, r6
2000871e:	465c      	mov	r4, fp
20008720:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008722:	4680      	mov	r8, r0
20008724:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008728:	4689      	mov	r9, r1
2000872a:	4642      	mov	r2, r8
2000872c:	464b      	mov	r3, r9
2000872e:	4640      	mov	r0, r8
20008730:	4649      	mov	r1, r9
20008732:	f7fb fb13 	bl	20003d5c <__adddf3>
20008736:	4680      	mov	r8, r0
20008738:	4689      	mov	r9, r1
2000873a:	4642      	mov	r2, r8
2000873c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008740:	464b      	mov	r3, r9
20008742:	f002 fc7b 	bl	2000b03c <__aeabi_dcmplt>
20008746:	b960      	cbnz	r0, 20008762 <_dtoa_r+0x6aa>
20008748:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
2000874c:	4642      	mov	r2, r8
2000874e:	464b      	mov	r3, r9
20008750:	f002 fc6a 	bl	2000b028 <__aeabi_dcmpeq>
20008754:	2800      	cmp	r0, #0
20008756:	f000 8190 	beq.w	20008a7a <_dtoa_r+0x9c2>
2000875a:	f01a 0f01 	tst.w	sl, #1
2000875e:	f000 818c 	beq.w	20008a7a <_dtoa_r+0x9c2>
20008762:	9910      	ldr	r1, [sp, #64]	; 0x40
20008764:	e000      	b.n	20008768 <_dtoa_r+0x6b0>
20008766:	461d      	mov	r5, r3
20008768:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000876c:	1e6b      	subs	r3, r5, #1
2000876e:	2a39      	cmp	r2, #57	; 0x39
20008770:	f040 8367 	bne.w	20008e42 <_dtoa_r+0xd8a>
20008774:	428b      	cmp	r3, r1
20008776:	d1f6      	bne.n	20008766 <_dtoa_r+0x6ae>
20008778:	9910      	ldr	r1, [sp, #64]	; 0x40
2000877a:	2330      	movs	r3, #48	; 0x30
2000877c:	3601      	adds	r6, #1
2000877e:	2231      	movs	r2, #49	; 0x31
20008780:	700b      	strb	r3, [r1, #0]
20008782:	9b10      	ldr	r3, [sp, #64]	; 0x40
20008784:	701a      	strb	r2, [r3, #0]
20008786:	9612      	str	r6, [sp, #72]	; 0x48
20008788:	e0b2      	b.n	200088f0 <_dtoa_r+0x838>
2000878a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000878c:	2a00      	cmp	r2, #0
2000878e:	f040 80df 	bne.w	20008950 <_dtoa_r+0x898>
20008792:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008794:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008796:	920c      	str	r2, [sp, #48]	; 0x30
20008798:	2d00      	cmp	r5, #0
2000879a:	bfd4      	ite	le
2000879c:	2300      	movle	r3, #0
2000879e:	2301      	movgt	r3, #1
200087a0:	f1ba 0f00 	cmp.w	sl, #0
200087a4:	bfd4      	ite	le
200087a6:	2300      	movle	r3, #0
200087a8:	f003 0301 	andgt.w	r3, r3, #1
200087ac:	b14b      	cbz	r3, 200087c2 <_dtoa_r+0x70a>
200087ae:	45aa      	cmp	sl, r5
200087b0:	bfb4      	ite	lt
200087b2:	4653      	movlt	r3, sl
200087b4:	462b      	movge	r3, r5
200087b6:	980f      	ldr	r0, [sp, #60]	; 0x3c
200087b8:	ebc3 0a0a 	rsb	sl, r3, sl
200087bc:	1aed      	subs	r5, r5, r3
200087be:	1ac0      	subs	r0, r0, r3
200087c0:	900f      	str	r0, [sp, #60]	; 0x3c
200087c2:	9915      	ldr	r1, [sp, #84]	; 0x54
200087c4:	2900      	cmp	r1, #0
200087c6:	dd1c      	ble.n	20008802 <_dtoa_r+0x74a>
200087c8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200087ca:	2a00      	cmp	r2, #0
200087cc:	f000 82e9 	beq.w	20008da2 <_dtoa_r+0xcea>
200087d0:	2f00      	cmp	r7, #0
200087d2:	dd12      	ble.n	200087fa <_dtoa_r+0x742>
200087d4:	990c      	ldr	r1, [sp, #48]	; 0x30
200087d6:	463a      	mov	r2, r7
200087d8:	4620      	mov	r0, r4
200087da:	f001 fdbd 	bl	2000a358 <__pow5mult>
200087de:	465a      	mov	r2, fp
200087e0:	900c      	str	r0, [sp, #48]	; 0x30
200087e2:	4620      	mov	r0, r4
200087e4:	990c      	ldr	r1, [sp, #48]	; 0x30
200087e6:	f001 fccf 	bl	2000a188 <__multiply>
200087ea:	4659      	mov	r1, fp
200087ec:	4603      	mov	r3, r0
200087ee:	4620      	mov	r0, r4
200087f0:	9303      	str	r3, [sp, #12]
200087f2:	f001 fb35 	bl	20009e60 <_Bfree>
200087f6:	9b03      	ldr	r3, [sp, #12]
200087f8:	469b      	mov	fp, r3
200087fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
200087fc:	1bda      	subs	r2, r3, r7
200087fe:	f040 8311 	bne.w	20008e24 <_dtoa_r+0xd6c>
20008802:	2101      	movs	r1, #1
20008804:	4620      	mov	r0, r4
20008806:	f001 fd59 	bl	2000a2bc <__i2b>
2000880a:	9006      	str	r0, [sp, #24]
2000880c:	9817      	ldr	r0, [sp, #92]	; 0x5c
2000880e:	2800      	cmp	r0, #0
20008810:	dd05      	ble.n	2000881e <_dtoa_r+0x766>
20008812:	9906      	ldr	r1, [sp, #24]
20008814:	4620      	mov	r0, r4
20008816:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008818:	f001 fd9e 	bl	2000a358 <__pow5mult>
2000881c:	9006      	str	r0, [sp, #24]
2000881e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008820:	2901      	cmp	r1, #1
20008822:	f340 810a 	ble.w	20008a3a <_dtoa_r+0x982>
20008826:	2700      	movs	r7, #0
20008828:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000882a:	2b00      	cmp	r3, #0
2000882c:	f040 8261 	bne.w	20008cf2 <_dtoa_r+0xc3a>
20008830:	2301      	movs	r3, #1
20008832:	4453      	add	r3, sl
20008834:	f013 031f 	ands.w	r3, r3, #31
20008838:	f040 812a 	bne.w	20008a90 <_dtoa_r+0x9d8>
2000883c:	231c      	movs	r3, #28
2000883e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008840:	449a      	add	sl, r3
20008842:	18ed      	adds	r5, r5, r3
20008844:	18d2      	adds	r2, r2, r3
20008846:	920f      	str	r2, [sp, #60]	; 0x3c
20008848:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000884a:	2b00      	cmp	r3, #0
2000884c:	dd05      	ble.n	2000885a <_dtoa_r+0x7a2>
2000884e:	4659      	mov	r1, fp
20008850:	461a      	mov	r2, r3
20008852:	4620      	mov	r0, r4
20008854:	f001 fc3a 	bl	2000a0cc <__lshift>
20008858:	4683      	mov	fp, r0
2000885a:	f1ba 0f00 	cmp.w	sl, #0
2000885e:	dd05      	ble.n	2000886c <_dtoa_r+0x7b4>
20008860:	9906      	ldr	r1, [sp, #24]
20008862:	4652      	mov	r2, sl
20008864:	4620      	mov	r0, r4
20008866:	f001 fc31 	bl	2000a0cc <__lshift>
2000886a:	9006      	str	r0, [sp, #24]
2000886c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000886e:	2800      	cmp	r0, #0
20008870:	f040 8229 	bne.w	20008cc6 <_dtoa_r+0xc0e>
20008874:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008876:	9908      	ldr	r1, [sp, #32]
20008878:	2802      	cmp	r0, #2
2000887a:	bfd4      	ite	le
2000887c:	2300      	movle	r3, #0
2000887e:	2301      	movgt	r3, #1
20008880:	2900      	cmp	r1, #0
20008882:	bfcc      	ite	gt
20008884:	2300      	movgt	r3, #0
20008886:	f003 0301 	andle.w	r3, r3, #1
2000888a:	2b00      	cmp	r3, #0
2000888c:	f000 810c 	beq.w	20008aa8 <_dtoa_r+0x9f0>
20008890:	2900      	cmp	r1, #0
20008892:	f040 808c 	bne.w	200089ae <_dtoa_r+0x8f6>
20008896:	2205      	movs	r2, #5
20008898:	9906      	ldr	r1, [sp, #24]
2000889a:	9b08      	ldr	r3, [sp, #32]
2000889c:	4620      	mov	r0, r4
2000889e:	f001 fd17 	bl	2000a2d0 <__multadd>
200088a2:	9006      	str	r0, [sp, #24]
200088a4:	4658      	mov	r0, fp
200088a6:	9906      	ldr	r1, [sp, #24]
200088a8:	f001 f9a0 	bl	20009bec <__mcmp>
200088ac:	2800      	cmp	r0, #0
200088ae:	dd7e      	ble.n	200089ae <_dtoa_r+0x8f6>
200088b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200088b2:	3601      	adds	r6, #1
200088b4:	2700      	movs	r7, #0
200088b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200088ba:	2331      	movs	r3, #49	; 0x31
200088bc:	f805 3b01 	strb.w	r3, [r5], #1
200088c0:	9906      	ldr	r1, [sp, #24]
200088c2:	4620      	mov	r0, r4
200088c4:	f001 facc 	bl	20009e60 <_Bfree>
200088c8:	f1ba 0f00 	cmp.w	sl, #0
200088cc:	f000 80d5 	beq.w	20008a7a <_dtoa_r+0x9c2>
200088d0:	1e3b      	subs	r3, r7, #0
200088d2:	bf18      	it	ne
200088d4:	2301      	movne	r3, #1
200088d6:	4557      	cmp	r7, sl
200088d8:	bf0c      	ite	eq
200088da:	2300      	moveq	r3, #0
200088dc:	f003 0301 	andne.w	r3, r3, #1
200088e0:	2b00      	cmp	r3, #0
200088e2:	f040 80d0 	bne.w	20008a86 <_dtoa_r+0x9ce>
200088e6:	4651      	mov	r1, sl
200088e8:	4620      	mov	r0, r4
200088ea:	f001 fab9 	bl	20009e60 <_Bfree>
200088ee:	9612      	str	r6, [sp, #72]	; 0x48
200088f0:	4620      	mov	r0, r4
200088f2:	4659      	mov	r1, fp
200088f4:	f001 fab4 	bl	20009e60 <_Bfree>
200088f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200088fa:	1c53      	adds	r3, r2, #1
200088fc:	2200      	movs	r2, #0
200088fe:	702a      	strb	r2, [r5, #0]
20008900:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008902:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008904:	6003      	str	r3, [r0, #0]
20008906:	2900      	cmp	r1, #0
20008908:	f000 81d4 	beq.w	20008cb4 <_dtoa_r+0xbfc>
2000890c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
2000890e:	9810      	ldr	r0, [sp, #64]	; 0x40
20008910:	6015      	str	r5, [r2, #0]
20008912:	e412      	b.n	2000813a <_dtoa_r+0x82>
20008914:	2010      	movs	r0, #16
20008916:	f7fb fe35 	bl	20004584 <malloc>
2000891a:	60c6      	str	r6, [r0, #12]
2000891c:	6046      	str	r6, [r0, #4]
2000891e:	6086      	str	r6, [r0, #8]
20008920:	6006      	str	r6, [r0, #0]
20008922:	4606      	mov	r6, r0
20008924:	6260      	str	r0, [r4, #36]	; 0x24
20008926:	f7ff bbd2 	b.w	200080ce <_dtoa_r+0x16>
2000892a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000892c:	4271      	negs	r1, r6
2000892e:	2200      	movs	r2, #0
20008930:	9115      	str	r1, [sp, #84]	; 0x54
20008932:	1b80      	subs	r0, r0, r6
20008934:	9217      	str	r2, [sp, #92]	; 0x5c
20008936:	900f      	str	r0, [sp, #60]	; 0x3c
20008938:	e48a      	b.n	20008250 <_dtoa_r+0x198>
2000893a:	2100      	movs	r1, #0
2000893c:	3e01      	subs	r6, #1
2000893e:	9118      	str	r1, [sp, #96]	; 0x60
20008940:	e472      	b.n	20008228 <_dtoa_r+0x170>
20008942:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20008946:	f04f 0802 	mov.w	r8, #2
2000894a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000894e:	e521      	b.n	20008394 <_dtoa_r+0x2dc>
20008950:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008952:	2801      	cmp	r0, #1
20008954:	f340 826c 	ble.w	20008e30 <_dtoa_r+0xd78>
20008958:	9a08      	ldr	r2, [sp, #32]
2000895a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000895c:	1e53      	subs	r3, r2, #1
2000895e:	4298      	cmp	r0, r3
20008960:	f2c0 8258 	blt.w	20008e14 <_dtoa_r+0xd5c>
20008964:	1ac7      	subs	r7, r0, r3
20008966:	9b08      	ldr	r3, [sp, #32]
20008968:	2b00      	cmp	r3, #0
2000896a:	bfa8      	it	ge
2000896c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000896e:	f2c0 8273 	blt.w	20008e58 <_dtoa_r+0xda0>
20008972:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008974:	4620      	mov	r0, r4
20008976:	2101      	movs	r1, #1
20008978:	449a      	add	sl, r3
2000897a:	18d2      	adds	r2, r2, r3
2000897c:	920f      	str	r2, [sp, #60]	; 0x3c
2000897e:	f001 fc9d 	bl	2000a2bc <__i2b>
20008982:	900c      	str	r0, [sp, #48]	; 0x30
20008984:	e708      	b.n	20008798 <_dtoa_r+0x6e0>
20008986:	9b08      	ldr	r3, [sp, #32]
20008988:	b973      	cbnz	r3, 200089a8 <_dtoa_r+0x8f0>
2000898a:	f240 0300 	movw	r3, #0
2000898e:	2200      	movs	r2, #0
20008990:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008994:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008998:	f7fb fb92 	bl	200040c0 <__aeabi_dmul>
2000899c:	4642      	mov	r2, r8
2000899e:	464b      	mov	r3, r9
200089a0:	f002 fb60 	bl	2000b064 <__aeabi_dcmpge>
200089a4:	2800      	cmp	r0, #0
200089a6:	d06a      	beq.n	20008a7e <_dtoa_r+0x9c6>
200089a8:	2200      	movs	r2, #0
200089aa:	9206      	str	r2, [sp, #24]
200089ac:	920c      	str	r2, [sp, #48]	; 0x30
200089ae:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200089b0:	2700      	movs	r7, #0
200089b2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200089b6:	43de      	mvns	r6, r3
200089b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200089ba:	e781      	b.n	200088c0 <_dtoa_r+0x808>
200089bc:	2100      	movs	r1, #0
200089be:	9116      	str	r1, [sp, #88]	; 0x58
200089c0:	982b      	ldr	r0, [sp, #172]	; 0xac
200089c2:	2800      	cmp	r0, #0
200089c4:	f340 819f 	ble.w	20008d06 <_dtoa_r+0xc4e>
200089c8:	982b      	ldr	r0, [sp, #172]	; 0xac
200089ca:	4601      	mov	r1, r0
200089cc:	9011      	str	r0, [sp, #68]	; 0x44
200089ce:	9008      	str	r0, [sp, #32]
200089d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200089d2:	2200      	movs	r2, #0
200089d4:	2917      	cmp	r1, #23
200089d6:	606a      	str	r2, [r5, #4]
200089d8:	f240 82ab 	bls.w	20008f32 <_dtoa_r+0xe7a>
200089dc:	2304      	movs	r3, #4
200089de:	005b      	lsls	r3, r3, #1
200089e0:	3201      	adds	r2, #1
200089e2:	f103 0014 	add.w	r0, r3, #20
200089e6:	4288      	cmp	r0, r1
200089e8:	d9f9      	bls.n	200089de <_dtoa_r+0x926>
200089ea:	9b08      	ldr	r3, [sp, #32]
200089ec:	606a      	str	r2, [r5, #4]
200089ee:	2b0e      	cmp	r3, #14
200089f0:	bf8c      	ite	hi
200089f2:	2700      	movhi	r7, #0
200089f4:	f007 0701 	andls.w	r7, r7, #1
200089f8:	e49d      	b.n	20008336 <_dtoa_r+0x27e>
200089fa:	2201      	movs	r2, #1
200089fc:	9216      	str	r2, [sp, #88]	; 0x58
200089fe:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008a00:	18f3      	adds	r3, r6, r3
20008a02:	9311      	str	r3, [sp, #68]	; 0x44
20008a04:	1c59      	adds	r1, r3, #1
20008a06:	2900      	cmp	r1, #0
20008a08:	bfc8      	it	gt
20008a0a:	9108      	strgt	r1, [sp, #32]
20008a0c:	dce0      	bgt.n	200089d0 <_dtoa_r+0x918>
20008a0e:	290e      	cmp	r1, #14
20008a10:	bf8c      	ite	hi
20008a12:	2700      	movhi	r7, #0
20008a14:	f007 0701 	andls.w	r7, r7, #1
20008a18:	9108      	str	r1, [sp, #32]
20008a1a:	e489      	b.n	20008330 <_dtoa_r+0x278>
20008a1c:	2301      	movs	r3, #1
20008a1e:	9316      	str	r3, [sp, #88]	; 0x58
20008a20:	e7ce      	b.n	200089c0 <_dtoa_r+0x908>
20008a22:	2200      	movs	r2, #0
20008a24:	9216      	str	r2, [sp, #88]	; 0x58
20008a26:	e7ea      	b.n	200089fe <_dtoa_r+0x946>
20008a28:	f04f 33ff 	mov.w	r3, #4294967295
20008a2c:	2700      	movs	r7, #0
20008a2e:	2001      	movs	r0, #1
20008a30:	9311      	str	r3, [sp, #68]	; 0x44
20008a32:	9016      	str	r0, [sp, #88]	; 0x58
20008a34:	9308      	str	r3, [sp, #32]
20008a36:	972b      	str	r7, [sp, #172]	; 0xac
20008a38:	e47a      	b.n	20008330 <_dtoa_r+0x278>
20008a3a:	f1b8 0f00 	cmp.w	r8, #0
20008a3e:	f47f aef2 	bne.w	20008826 <_dtoa_r+0x76e>
20008a42:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20008a46:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008a4a:	2b00      	cmp	r3, #0
20008a4c:	f47f aeeb 	bne.w	20008826 <_dtoa_r+0x76e>
20008a50:	f240 0300 	movw	r3, #0
20008a54:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008a58:	ea09 0303 	and.w	r3, r9, r3
20008a5c:	2b00      	cmp	r3, #0
20008a5e:	f43f aee2 	beq.w	20008826 <_dtoa_r+0x76e>
20008a62:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008a64:	f10a 0a01 	add.w	sl, sl, #1
20008a68:	2701      	movs	r7, #1
20008a6a:	3201      	adds	r2, #1
20008a6c:	920f      	str	r2, [sp, #60]	; 0x3c
20008a6e:	e6db      	b.n	20008828 <_dtoa_r+0x770>
20008a70:	4635      	mov	r5, r6
20008a72:	465c      	mov	r4, fp
20008a74:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008a76:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008a7a:	9612      	str	r6, [sp, #72]	; 0x48
20008a7c:	e738      	b.n	200088f0 <_dtoa_r+0x838>
20008a7e:	2000      	movs	r0, #0
20008a80:	9006      	str	r0, [sp, #24]
20008a82:	900c      	str	r0, [sp, #48]	; 0x30
20008a84:	e714      	b.n	200088b0 <_dtoa_r+0x7f8>
20008a86:	4639      	mov	r1, r7
20008a88:	4620      	mov	r0, r4
20008a8a:	f001 f9e9 	bl	20009e60 <_Bfree>
20008a8e:	e72a      	b.n	200088e6 <_dtoa_r+0x82e>
20008a90:	f1c3 0320 	rsb	r3, r3, #32
20008a94:	2b04      	cmp	r3, #4
20008a96:	f340 8254 	ble.w	20008f42 <_dtoa_r+0xe8a>
20008a9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008a9c:	3b04      	subs	r3, #4
20008a9e:	449a      	add	sl, r3
20008aa0:	18ed      	adds	r5, r5, r3
20008aa2:	18c9      	adds	r1, r1, r3
20008aa4:	910f      	str	r1, [sp, #60]	; 0x3c
20008aa6:	e6cf      	b.n	20008848 <_dtoa_r+0x790>
20008aa8:	9916      	ldr	r1, [sp, #88]	; 0x58
20008aaa:	2900      	cmp	r1, #0
20008aac:	f000 8131 	beq.w	20008d12 <_dtoa_r+0xc5a>
20008ab0:	2d00      	cmp	r5, #0
20008ab2:	dd05      	ble.n	20008ac0 <_dtoa_r+0xa08>
20008ab4:	990c      	ldr	r1, [sp, #48]	; 0x30
20008ab6:	462a      	mov	r2, r5
20008ab8:	4620      	mov	r0, r4
20008aba:	f001 fb07 	bl	2000a0cc <__lshift>
20008abe:	900c      	str	r0, [sp, #48]	; 0x30
20008ac0:	2f00      	cmp	r7, #0
20008ac2:	f040 81ea 	bne.w	20008e9a <_dtoa_r+0xde2>
20008ac6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008aca:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008acc:	2301      	movs	r3, #1
20008ace:	f008 0001 	and.w	r0, r8, #1
20008ad2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20008ad4:	9011      	str	r0, [sp, #68]	; 0x44
20008ad6:	950f      	str	r5, [sp, #60]	; 0x3c
20008ad8:	461d      	mov	r5, r3
20008ada:	960c      	str	r6, [sp, #48]	; 0x30
20008adc:	9906      	ldr	r1, [sp, #24]
20008ade:	4658      	mov	r0, fp
20008ae0:	f7ff fa5a 	bl	20007f98 <quorem>
20008ae4:	4639      	mov	r1, r7
20008ae6:	3030      	adds	r0, #48	; 0x30
20008ae8:	900b      	str	r0, [sp, #44]	; 0x2c
20008aea:	4658      	mov	r0, fp
20008aec:	f001 f87e 	bl	20009bec <__mcmp>
20008af0:	9906      	ldr	r1, [sp, #24]
20008af2:	4652      	mov	r2, sl
20008af4:	4606      	mov	r6, r0
20008af6:	4620      	mov	r0, r4
20008af8:	f001 fa6c 	bl	20009fd4 <__mdiff>
20008afc:	68c3      	ldr	r3, [r0, #12]
20008afe:	4680      	mov	r8, r0
20008b00:	2b00      	cmp	r3, #0
20008b02:	d03d      	beq.n	20008b80 <_dtoa_r+0xac8>
20008b04:	f04f 0901 	mov.w	r9, #1
20008b08:	4641      	mov	r1, r8
20008b0a:	4620      	mov	r0, r4
20008b0c:	f001 f9a8 	bl	20009e60 <_Bfree>
20008b10:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008b12:	ea59 0101 	orrs.w	r1, r9, r1
20008b16:	d103      	bne.n	20008b20 <_dtoa_r+0xa68>
20008b18:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008b1a:	2a00      	cmp	r2, #0
20008b1c:	f000 81eb 	beq.w	20008ef6 <_dtoa_r+0xe3e>
20008b20:	2e00      	cmp	r6, #0
20008b22:	f2c0 819e 	blt.w	20008e62 <_dtoa_r+0xdaa>
20008b26:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20008b28:	4332      	orrs	r2, r6
20008b2a:	d103      	bne.n	20008b34 <_dtoa_r+0xa7c>
20008b2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008b2e:	2b00      	cmp	r3, #0
20008b30:	f000 8197 	beq.w	20008e62 <_dtoa_r+0xdaa>
20008b34:	f1b9 0f00 	cmp.w	r9, #0
20008b38:	f300 81ce 	bgt.w	20008ed8 <_dtoa_r+0xe20>
20008b3c:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008b3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20008b40:	f801 2b01 	strb.w	r2, [r1], #1
20008b44:	9b08      	ldr	r3, [sp, #32]
20008b46:	910f      	str	r1, [sp, #60]	; 0x3c
20008b48:	429d      	cmp	r5, r3
20008b4a:	f000 81c2 	beq.w	20008ed2 <_dtoa_r+0xe1a>
20008b4e:	4659      	mov	r1, fp
20008b50:	220a      	movs	r2, #10
20008b52:	2300      	movs	r3, #0
20008b54:	4620      	mov	r0, r4
20008b56:	f001 fbbb 	bl	2000a2d0 <__multadd>
20008b5a:	4557      	cmp	r7, sl
20008b5c:	4639      	mov	r1, r7
20008b5e:	4683      	mov	fp, r0
20008b60:	d014      	beq.n	20008b8c <_dtoa_r+0xad4>
20008b62:	220a      	movs	r2, #10
20008b64:	2300      	movs	r3, #0
20008b66:	4620      	mov	r0, r4
20008b68:	3501      	adds	r5, #1
20008b6a:	f001 fbb1 	bl	2000a2d0 <__multadd>
20008b6e:	4651      	mov	r1, sl
20008b70:	220a      	movs	r2, #10
20008b72:	2300      	movs	r3, #0
20008b74:	4607      	mov	r7, r0
20008b76:	4620      	mov	r0, r4
20008b78:	f001 fbaa 	bl	2000a2d0 <__multadd>
20008b7c:	4682      	mov	sl, r0
20008b7e:	e7ad      	b.n	20008adc <_dtoa_r+0xa24>
20008b80:	4658      	mov	r0, fp
20008b82:	4641      	mov	r1, r8
20008b84:	f001 f832 	bl	20009bec <__mcmp>
20008b88:	4681      	mov	r9, r0
20008b8a:	e7bd      	b.n	20008b08 <_dtoa_r+0xa50>
20008b8c:	4620      	mov	r0, r4
20008b8e:	220a      	movs	r2, #10
20008b90:	2300      	movs	r3, #0
20008b92:	3501      	adds	r5, #1
20008b94:	f001 fb9c 	bl	2000a2d0 <__multadd>
20008b98:	4607      	mov	r7, r0
20008b9a:	4682      	mov	sl, r0
20008b9c:	e79e      	b.n	20008adc <_dtoa_r+0xa24>
20008b9e:	9612      	str	r6, [sp, #72]	; 0x48
20008ba0:	f8dd c020 	ldr.w	ip, [sp, #32]
20008ba4:	e459      	b.n	2000845a <_dtoa_r+0x3a2>
20008ba6:	4275      	negs	r5, r6
20008ba8:	2d00      	cmp	r5, #0
20008baa:	f040 8101 	bne.w	20008db0 <_dtoa_r+0xcf8>
20008bae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008bb2:	f04f 0802 	mov.w	r8, #2
20008bb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008bba:	e40c      	b.n	200083d6 <_dtoa_r+0x31e>
20008bbc:	f64b 41b0 	movw	r1, #48304	; 0xbcb0
20008bc0:	4642      	mov	r2, r8
20008bc2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008bc6:	464b      	mov	r3, r9
20008bc8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20008bcc:	f8cd c00c 	str.w	ip, [sp, #12]
20008bd0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008bd2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20008bd6:	f7fb fa73 	bl	200040c0 <__aeabi_dmul>
20008bda:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20008bde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008be2:	f002 fa53 	bl	2000b08c <__aeabi_d2iz>
20008be6:	4607      	mov	r7, r0
20008be8:	f7fb fa04 	bl	20003ff4 <__aeabi_i2d>
20008bec:	460b      	mov	r3, r1
20008bee:	4602      	mov	r2, r0
20008bf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008bf4:	f7fb f8b0 	bl	20003d58 <__aeabi_dsub>
20008bf8:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008bfc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008c00:	f805 3b01 	strb.w	r3, [r5], #1
20008c04:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008c08:	f1bc 0f01 	cmp.w	ip, #1
20008c0c:	d029      	beq.n	20008c62 <_dtoa_r+0xbaa>
20008c0e:	46d1      	mov	r9, sl
20008c10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c14:	46b2      	mov	sl, r6
20008c16:	9e10      	ldr	r6, [sp, #64]	; 0x40
20008c18:	951c      	str	r5, [sp, #112]	; 0x70
20008c1a:	2701      	movs	r7, #1
20008c1c:	4665      	mov	r5, ip
20008c1e:	46a0      	mov	r8, r4
20008c20:	f240 0300 	movw	r3, #0
20008c24:	2200      	movs	r2, #0
20008c26:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008c2a:	f7fb fa49 	bl	200040c0 <__aeabi_dmul>
20008c2e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008c32:	f002 fa2b 	bl	2000b08c <__aeabi_d2iz>
20008c36:	4604      	mov	r4, r0
20008c38:	f7fb f9dc 	bl	20003ff4 <__aeabi_i2d>
20008c3c:	3430      	adds	r4, #48	; 0x30
20008c3e:	4602      	mov	r2, r0
20008c40:	460b      	mov	r3, r1
20008c42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c46:	f7fb f887 	bl	20003d58 <__aeabi_dsub>
20008c4a:	55f4      	strb	r4, [r6, r7]
20008c4c:	3701      	adds	r7, #1
20008c4e:	42af      	cmp	r7, r5
20008c50:	d1e6      	bne.n	20008c20 <_dtoa_r+0xb68>
20008c52:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20008c54:	3f01      	subs	r7, #1
20008c56:	4656      	mov	r6, sl
20008c58:	4644      	mov	r4, r8
20008c5a:	46ca      	mov	sl, r9
20008c5c:	19ed      	adds	r5, r5, r7
20008c5e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008c62:	f240 0300 	movw	r3, #0
20008c66:	2200      	movs	r2, #0
20008c68:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20008c6c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20008c70:	f7fb f874 	bl	20003d5c <__adddf3>
20008c74:	4602      	mov	r2, r0
20008c76:	460b      	mov	r3, r1
20008c78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c7c:	f002 f9fc 	bl	2000b078 <__aeabi_dcmpgt>
20008c80:	b9f0      	cbnz	r0, 20008cc0 <_dtoa_r+0xc08>
20008c82:	f240 0100 	movw	r1, #0
20008c86:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20008c8a:	2000      	movs	r0, #0
20008c8c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008c90:	f7fb f862 	bl	20003d58 <__aeabi_dsub>
20008c94:	4602      	mov	r2, r0
20008c96:	460b      	mov	r3, r1
20008c98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c9c:	f002 f9ce 	bl	2000b03c <__aeabi_dcmplt>
20008ca0:	2800      	cmp	r0, #0
20008ca2:	f43f acac 	beq.w	200085fe <_dtoa_r+0x546>
20008ca6:	462b      	mov	r3, r5
20008ca8:	461d      	mov	r5, r3
20008caa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008cae:	2a30      	cmp	r2, #48	; 0x30
20008cb0:	d0fa      	beq.n	20008ca8 <_dtoa_r+0xbf0>
20008cb2:	e61d      	b.n	200088f0 <_dtoa_r+0x838>
20008cb4:	9810      	ldr	r0, [sp, #64]	; 0x40
20008cb6:	f7ff ba40 	b.w	2000813a <_dtoa_r+0x82>
20008cba:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008cbe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008cc0:	9e12      	ldr	r6, [sp, #72]	; 0x48
20008cc2:	9910      	ldr	r1, [sp, #64]	; 0x40
20008cc4:	e550      	b.n	20008768 <_dtoa_r+0x6b0>
20008cc6:	4658      	mov	r0, fp
20008cc8:	9906      	ldr	r1, [sp, #24]
20008cca:	f000 ff8f 	bl	20009bec <__mcmp>
20008cce:	2800      	cmp	r0, #0
20008cd0:	f6bf add0 	bge.w	20008874 <_dtoa_r+0x7bc>
20008cd4:	4659      	mov	r1, fp
20008cd6:	4620      	mov	r0, r4
20008cd8:	220a      	movs	r2, #10
20008cda:	2300      	movs	r3, #0
20008cdc:	f001 faf8 	bl	2000a2d0 <__multadd>
20008ce0:	9916      	ldr	r1, [sp, #88]	; 0x58
20008ce2:	3e01      	subs	r6, #1
20008ce4:	4683      	mov	fp, r0
20008ce6:	2900      	cmp	r1, #0
20008ce8:	f040 8119 	bne.w	20008f1e <_dtoa_r+0xe66>
20008cec:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008cee:	9208      	str	r2, [sp, #32]
20008cf0:	e5c0      	b.n	20008874 <_dtoa_r+0x7bc>
20008cf2:	9806      	ldr	r0, [sp, #24]
20008cf4:	6903      	ldr	r3, [r0, #16]
20008cf6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008cfa:	6918      	ldr	r0, [r3, #16]
20008cfc:	f000 ff24 	bl	20009b48 <__hi0bits>
20008d00:	f1c0 0320 	rsb	r3, r0, #32
20008d04:	e595      	b.n	20008832 <_dtoa_r+0x77a>
20008d06:	2101      	movs	r1, #1
20008d08:	9111      	str	r1, [sp, #68]	; 0x44
20008d0a:	9108      	str	r1, [sp, #32]
20008d0c:	912b      	str	r1, [sp, #172]	; 0xac
20008d0e:	f7ff bb0f 	b.w	20008330 <_dtoa_r+0x278>
20008d12:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008d14:	46b1      	mov	r9, r6
20008d16:	9f16      	ldr	r7, [sp, #88]	; 0x58
20008d18:	46aa      	mov	sl, r5
20008d1a:	f8dd 8018 	ldr.w	r8, [sp, #24]
20008d1e:	9e08      	ldr	r6, [sp, #32]
20008d20:	e002      	b.n	20008d28 <_dtoa_r+0xc70>
20008d22:	f001 fad5 	bl	2000a2d0 <__multadd>
20008d26:	4683      	mov	fp, r0
20008d28:	4641      	mov	r1, r8
20008d2a:	4658      	mov	r0, fp
20008d2c:	f7ff f934 	bl	20007f98 <quorem>
20008d30:	3501      	adds	r5, #1
20008d32:	220a      	movs	r2, #10
20008d34:	2300      	movs	r3, #0
20008d36:	4659      	mov	r1, fp
20008d38:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20008d3c:	f80a c007 	strb.w	ip, [sl, r7]
20008d40:	3701      	adds	r7, #1
20008d42:	4620      	mov	r0, r4
20008d44:	42be      	cmp	r6, r7
20008d46:	dcec      	bgt.n	20008d22 <_dtoa_r+0xc6a>
20008d48:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008d4c:	464e      	mov	r6, r9
20008d4e:	2700      	movs	r7, #0
20008d50:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20008d54:	4659      	mov	r1, fp
20008d56:	2201      	movs	r2, #1
20008d58:	4620      	mov	r0, r4
20008d5a:	f001 f9b7 	bl	2000a0cc <__lshift>
20008d5e:	9906      	ldr	r1, [sp, #24]
20008d60:	4683      	mov	fp, r0
20008d62:	f000 ff43 	bl	20009bec <__mcmp>
20008d66:	2800      	cmp	r0, #0
20008d68:	dd0f      	ble.n	20008d8a <_dtoa_r+0xcd2>
20008d6a:	9910      	ldr	r1, [sp, #64]	; 0x40
20008d6c:	e000      	b.n	20008d70 <_dtoa_r+0xcb8>
20008d6e:	461d      	mov	r5, r3
20008d70:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008d74:	1e6b      	subs	r3, r5, #1
20008d76:	2a39      	cmp	r2, #57	; 0x39
20008d78:	f040 808c 	bne.w	20008e94 <_dtoa_r+0xddc>
20008d7c:	428b      	cmp	r3, r1
20008d7e:	d1f6      	bne.n	20008d6e <_dtoa_r+0xcb6>
20008d80:	9910      	ldr	r1, [sp, #64]	; 0x40
20008d82:	2331      	movs	r3, #49	; 0x31
20008d84:	3601      	adds	r6, #1
20008d86:	700b      	strb	r3, [r1, #0]
20008d88:	e59a      	b.n	200088c0 <_dtoa_r+0x808>
20008d8a:	d103      	bne.n	20008d94 <_dtoa_r+0xcdc>
20008d8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008d8e:	f010 0f01 	tst.w	r0, #1
20008d92:	d1ea      	bne.n	20008d6a <_dtoa_r+0xcb2>
20008d94:	462b      	mov	r3, r5
20008d96:	461d      	mov	r5, r3
20008d98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008d9c:	2a30      	cmp	r2, #48	; 0x30
20008d9e:	d0fa      	beq.n	20008d96 <_dtoa_r+0xcde>
20008da0:	e58e      	b.n	200088c0 <_dtoa_r+0x808>
20008da2:	4659      	mov	r1, fp
20008da4:	9a15      	ldr	r2, [sp, #84]	; 0x54
20008da6:	4620      	mov	r0, r4
20008da8:	f001 fad6 	bl	2000a358 <__pow5mult>
20008dac:	4683      	mov	fp, r0
20008dae:	e528      	b.n	20008802 <_dtoa_r+0x74a>
20008db0:	f005 030f 	and.w	r3, r5, #15
20008db4:	f64b 42b0 	movw	r2, #48304	; 0xbcb0
20008db8:	f2c2 0200 	movt	r2, #8192	; 0x2000
20008dbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008dc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20008dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
20008dc8:	f7fb f97a 	bl	200040c0 <__aeabi_dmul>
20008dcc:	112d      	asrs	r5, r5, #4
20008dce:	bf08      	it	eq
20008dd0:	f04f 0802 	moveq.w	r8, #2
20008dd4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008dd8:	f43f aafd 	beq.w	200083d6 <_dtoa_r+0x31e>
20008ddc:	f64b 5788 	movw	r7, #48520	; 0xbd88
20008de0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008de4:	f04f 0802 	mov.w	r8, #2
20008de8:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008dec:	f015 0f01 	tst.w	r5, #1
20008df0:	4610      	mov	r0, r2
20008df2:	4619      	mov	r1, r3
20008df4:	d007      	beq.n	20008e06 <_dtoa_r+0xd4e>
20008df6:	e9d7 2300 	ldrd	r2, r3, [r7]
20008dfa:	f108 0801 	add.w	r8, r8, #1
20008dfe:	f7fb f95f 	bl	200040c0 <__aeabi_dmul>
20008e02:	4602      	mov	r2, r0
20008e04:	460b      	mov	r3, r1
20008e06:	3708      	adds	r7, #8
20008e08:	106d      	asrs	r5, r5, #1
20008e0a:	d1ef      	bne.n	20008dec <_dtoa_r+0xd34>
20008e0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008e10:	f7ff bae1 	b.w	200083d6 <_dtoa_r+0x31e>
20008e14:	9915      	ldr	r1, [sp, #84]	; 0x54
20008e16:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008e18:	1a5b      	subs	r3, r3, r1
20008e1a:	18c9      	adds	r1, r1, r3
20008e1c:	18d2      	adds	r2, r2, r3
20008e1e:	9115      	str	r1, [sp, #84]	; 0x54
20008e20:	9217      	str	r2, [sp, #92]	; 0x5c
20008e22:	e5a0      	b.n	20008966 <_dtoa_r+0x8ae>
20008e24:	4659      	mov	r1, fp
20008e26:	4620      	mov	r0, r4
20008e28:	f001 fa96 	bl	2000a358 <__pow5mult>
20008e2c:	4683      	mov	fp, r0
20008e2e:	e4e8      	b.n	20008802 <_dtoa_r+0x74a>
20008e30:	9919      	ldr	r1, [sp, #100]	; 0x64
20008e32:	2900      	cmp	r1, #0
20008e34:	d047      	beq.n	20008ec6 <_dtoa_r+0xe0e>
20008e36:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20008e3a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008e3c:	3303      	adds	r3, #3
20008e3e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008e40:	e597      	b.n	20008972 <_dtoa_r+0x8ba>
20008e42:	3201      	adds	r2, #1
20008e44:	b2d2      	uxtb	r2, r2
20008e46:	e49d      	b.n	20008784 <_dtoa_r+0x6cc>
20008e48:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008e4c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20008e50:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20008e52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008e54:	f7ff bbd3 	b.w	200085fe <_dtoa_r+0x546>
20008e58:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008e5a:	2300      	movs	r3, #0
20008e5c:	9808      	ldr	r0, [sp, #32]
20008e5e:	1a0d      	subs	r5, r1, r0
20008e60:	e587      	b.n	20008972 <_dtoa_r+0x8ba>
20008e62:	f1b9 0f00 	cmp.w	r9, #0
20008e66:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008e68:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008e6a:	dd0f      	ble.n	20008e8c <_dtoa_r+0xdd4>
20008e6c:	4659      	mov	r1, fp
20008e6e:	2201      	movs	r2, #1
20008e70:	4620      	mov	r0, r4
20008e72:	f001 f92b 	bl	2000a0cc <__lshift>
20008e76:	9906      	ldr	r1, [sp, #24]
20008e78:	4683      	mov	fp, r0
20008e7a:	f000 feb7 	bl	20009bec <__mcmp>
20008e7e:	2800      	cmp	r0, #0
20008e80:	dd47      	ble.n	20008f12 <_dtoa_r+0xe5a>
20008e82:	990b      	ldr	r1, [sp, #44]	; 0x2c
20008e84:	2939      	cmp	r1, #57	; 0x39
20008e86:	d031      	beq.n	20008eec <_dtoa_r+0xe34>
20008e88:	3101      	adds	r1, #1
20008e8a:	910b      	str	r1, [sp, #44]	; 0x2c
20008e8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20008e8e:	f805 2b01 	strb.w	r2, [r5], #1
20008e92:	e515      	b.n	200088c0 <_dtoa_r+0x808>
20008e94:	3201      	adds	r2, #1
20008e96:	701a      	strb	r2, [r3, #0]
20008e98:	e512      	b.n	200088c0 <_dtoa_r+0x808>
20008e9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20008e9c:	4620      	mov	r0, r4
20008e9e:	6851      	ldr	r1, [r2, #4]
20008ea0:	f000 fffa 	bl	20009e98 <_Balloc>
20008ea4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20008ea6:	f103 010c 	add.w	r1, r3, #12
20008eaa:	691a      	ldr	r2, [r3, #16]
20008eac:	3202      	adds	r2, #2
20008eae:	0092      	lsls	r2, r2, #2
20008eb0:	4605      	mov	r5, r0
20008eb2:	300c      	adds	r0, #12
20008eb4:	f7fb fe40 	bl	20004b38 <memcpy>
20008eb8:	4620      	mov	r0, r4
20008eba:	4629      	mov	r1, r5
20008ebc:	2201      	movs	r2, #1
20008ebe:	f001 f905 	bl	2000a0cc <__lshift>
20008ec2:	4682      	mov	sl, r0
20008ec4:	e601      	b.n	20008aca <_dtoa_r+0xa12>
20008ec6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20008ec8:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008eca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008ecc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20008ed0:	e54f      	b.n	20008972 <_dtoa_r+0x8ba>
20008ed2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008ed4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008ed6:	e73d      	b.n	20008d54 <_dtoa_r+0xc9c>
20008ed8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20008eda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008edc:	2b39      	cmp	r3, #57	; 0x39
20008ede:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008ee0:	d004      	beq.n	20008eec <_dtoa_r+0xe34>
20008ee2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008ee4:	1c43      	adds	r3, r0, #1
20008ee6:	f805 3b01 	strb.w	r3, [r5], #1
20008eea:	e4e9      	b.n	200088c0 <_dtoa_r+0x808>
20008eec:	2339      	movs	r3, #57	; 0x39
20008eee:	f805 3b01 	strb.w	r3, [r5], #1
20008ef2:	9910      	ldr	r1, [sp, #64]	; 0x40
20008ef4:	e73c      	b.n	20008d70 <_dtoa_r+0xcb8>
20008ef6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008ef8:	4633      	mov	r3, r6
20008efa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008efc:	2839      	cmp	r0, #57	; 0x39
20008efe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008f00:	d0f4      	beq.n	20008eec <_dtoa_r+0xe34>
20008f02:	2b00      	cmp	r3, #0
20008f04:	dd01      	ble.n	20008f0a <_dtoa_r+0xe52>
20008f06:	3001      	adds	r0, #1
20008f08:	900b      	str	r0, [sp, #44]	; 0x2c
20008f0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20008f0c:	f805 1b01 	strb.w	r1, [r5], #1
20008f10:	e4d6      	b.n	200088c0 <_dtoa_r+0x808>
20008f12:	d1bb      	bne.n	20008e8c <_dtoa_r+0xdd4>
20008f14:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008f16:	f010 0f01 	tst.w	r0, #1
20008f1a:	d0b7      	beq.n	20008e8c <_dtoa_r+0xdd4>
20008f1c:	e7b1      	b.n	20008e82 <_dtoa_r+0xdca>
20008f1e:	2300      	movs	r3, #0
20008f20:	990c      	ldr	r1, [sp, #48]	; 0x30
20008f22:	4620      	mov	r0, r4
20008f24:	220a      	movs	r2, #10
20008f26:	f001 f9d3 	bl	2000a2d0 <__multadd>
20008f2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008f2c:	9308      	str	r3, [sp, #32]
20008f2e:	900c      	str	r0, [sp, #48]	; 0x30
20008f30:	e4a0      	b.n	20008874 <_dtoa_r+0x7bc>
20008f32:	9908      	ldr	r1, [sp, #32]
20008f34:	290e      	cmp	r1, #14
20008f36:	bf8c      	ite	hi
20008f38:	2700      	movhi	r7, #0
20008f3a:	f007 0701 	andls.w	r7, r7, #1
20008f3e:	f7ff b9fa 	b.w	20008336 <_dtoa_r+0x27e>
20008f42:	f43f ac81 	beq.w	20008848 <_dtoa_r+0x790>
20008f46:	331c      	adds	r3, #28
20008f48:	e479      	b.n	2000883e <_dtoa_r+0x786>
20008f4a:	2701      	movs	r7, #1
20008f4c:	f7ff b98a 	b.w	20008264 <_dtoa_r+0x1ac>

20008f50 <_fflush_r>:
20008f50:	690b      	ldr	r3, [r1, #16]
20008f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008f56:	460c      	mov	r4, r1
20008f58:	4680      	mov	r8, r0
20008f5a:	2b00      	cmp	r3, #0
20008f5c:	d071      	beq.n	20009042 <_fflush_r+0xf2>
20008f5e:	b110      	cbz	r0, 20008f66 <_fflush_r+0x16>
20008f60:	6983      	ldr	r3, [r0, #24]
20008f62:	2b00      	cmp	r3, #0
20008f64:	d078      	beq.n	20009058 <_fflush_r+0x108>
20008f66:	f64b 430c 	movw	r3, #48140	; 0xbc0c
20008f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f6e:	429c      	cmp	r4, r3
20008f70:	bf08      	it	eq
20008f72:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20008f76:	d010      	beq.n	20008f9a <_fflush_r+0x4a>
20008f78:	f64b 432c 	movw	r3, #48172	; 0xbc2c
20008f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f80:	429c      	cmp	r4, r3
20008f82:	bf08      	it	eq
20008f84:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20008f88:	d007      	beq.n	20008f9a <_fflush_r+0x4a>
20008f8a:	f64b 434c 	movw	r3, #48204	; 0xbc4c
20008f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f92:	429c      	cmp	r4, r3
20008f94:	bf08      	it	eq
20008f96:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20008f9a:	89a3      	ldrh	r3, [r4, #12]
20008f9c:	b21a      	sxth	r2, r3
20008f9e:	f012 0f08 	tst.w	r2, #8
20008fa2:	d135      	bne.n	20009010 <_fflush_r+0xc0>
20008fa4:	6862      	ldr	r2, [r4, #4]
20008fa6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20008faa:	81a3      	strh	r3, [r4, #12]
20008fac:	2a00      	cmp	r2, #0
20008fae:	dd5e      	ble.n	2000906e <_fflush_r+0x11e>
20008fb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20008fb2:	2e00      	cmp	r6, #0
20008fb4:	d045      	beq.n	20009042 <_fflush_r+0xf2>
20008fb6:	b29b      	uxth	r3, r3
20008fb8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20008fbc:	bf18      	it	ne
20008fbe:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20008fc0:	d059      	beq.n	20009076 <_fflush_r+0x126>
20008fc2:	f013 0f04 	tst.w	r3, #4
20008fc6:	d14a      	bne.n	2000905e <_fflush_r+0x10e>
20008fc8:	2300      	movs	r3, #0
20008fca:	4640      	mov	r0, r8
20008fcc:	6a21      	ldr	r1, [r4, #32]
20008fce:	462a      	mov	r2, r5
20008fd0:	47b0      	blx	r6
20008fd2:	4285      	cmp	r5, r0
20008fd4:	d138      	bne.n	20009048 <_fflush_r+0xf8>
20008fd6:	89a1      	ldrh	r1, [r4, #12]
20008fd8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20008fdc:	6922      	ldr	r2, [r4, #16]
20008fde:	f2c0 0300 	movt	r3, #0
20008fe2:	ea01 0303 	and.w	r3, r1, r3
20008fe6:	2100      	movs	r1, #0
20008fe8:	6061      	str	r1, [r4, #4]
20008fea:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20008fee:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008ff0:	81a3      	strh	r3, [r4, #12]
20008ff2:	6022      	str	r2, [r4, #0]
20008ff4:	bf18      	it	ne
20008ff6:	6565      	strne	r5, [r4, #84]	; 0x54
20008ff8:	b319      	cbz	r1, 20009042 <_fflush_r+0xf2>
20008ffa:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008ffe:	4299      	cmp	r1, r3
20009000:	d002      	beq.n	20009008 <_fflush_r+0xb8>
20009002:	4640      	mov	r0, r8
20009004:	f000 f998 	bl	20009338 <_free_r>
20009008:	2000      	movs	r0, #0
2000900a:	6360      	str	r0, [r4, #52]	; 0x34
2000900c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009010:	6926      	ldr	r6, [r4, #16]
20009012:	b1b6      	cbz	r6, 20009042 <_fflush_r+0xf2>
20009014:	6825      	ldr	r5, [r4, #0]
20009016:	6026      	str	r6, [r4, #0]
20009018:	1bad      	subs	r5, r5, r6
2000901a:	f012 0f03 	tst.w	r2, #3
2000901e:	bf0c      	ite	eq
20009020:	6963      	ldreq	r3, [r4, #20]
20009022:	2300      	movne	r3, #0
20009024:	60a3      	str	r3, [r4, #8]
20009026:	e00a      	b.n	2000903e <_fflush_r+0xee>
20009028:	4632      	mov	r2, r6
2000902a:	462b      	mov	r3, r5
2000902c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000902e:	4640      	mov	r0, r8
20009030:	6a21      	ldr	r1, [r4, #32]
20009032:	47b8      	blx	r7
20009034:	2800      	cmp	r0, #0
20009036:	ebc0 0505 	rsb	r5, r0, r5
2000903a:	4406      	add	r6, r0
2000903c:	dd04      	ble.n	20009048 <_fflush_r+0xf8>
2000903e:	2d00      	cmp	r5, #0
20009040:	dcf2      	bgt.n	20009028 <_fflush_r+0xd8>
20009042:	2000      	movs	r0, #0
20009044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009048:	89a3      	ldrh	r3, [r4, #12]
2000904a:	f04f 30ff 	mov.w	r0, #4294967295
2000904e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009052:	81a3      	strh	r3, [r4, #12]
20009054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009058:	f000 f8ea 	bl	20009230 <__sinit>
2000905c:	e783      	b.n	20008f66 <_fflush_r+0x16>
2000905e:	6862      	ldr	r2, [r4, #4]
20009060:	6b63      	ldr	r3, [r4, #52]	; 0x34
20009062:	1aad      	subs	r5, r5, r2
20009064:	2b00      	cmp	r3, #0
20009066:	d0af      	beq.n	20008fc8 <_fflush_r+0x78>
20009068:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000906a:	1aed      	subs	r5, r5, r3
2000906c:	e7ac      	b.n	20008fc8 <_fflush_r+0x78>
2000906e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20009070:	2a00      	cmp	r2, #0
20009072:	dc9d      	bgt.n	20008fb0 <_fflush_r+0x60>
20009074:	e7e5      	b.n	20009042 <_fflush_r+0xf2>
20009076:	2301      	movs	r3, #1
20009078:	4640      	mov	r0, r8
2000907a:	6a21      	ldr	r1, [r4, #32]
2000907c:	47b0      	blx	r6
2000907e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009082:	4605      	mov	r5, r0
20009084:	d002      	beq.n	2000908c <_fflush_r+0x13c>
20009086:	89a3      	ldrh	r3, [r4, #12]
20009088:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000908a:	e79a      	b.n	20008fc2 <_fflush_r+0x72>
2000908c:	f8d8 3000 	ldr.w	r3, [r8]
20009090:	2b1d      	cmp	r3, #29
20009092:	d0d6      	beq.n	20009042 <_fflush_r+0xf2>
20009094:	89a3      	ldrh	r3, [r4, #12]
20009096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000909a:	81a3      	strh	r3, [r4, #12]
2000909c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200090a0 <fflush>:
200090a0:	4601      	mov	r1, r0
200090a2:	b128      	cbz	r0, 200090b0 <fflush+0x10>
200090a4:	f64b 632c 	movw	r3, #48684	; 0xbe2c
200090a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090ac:	6818      	ldr	r0, [r3, #0]
200090ae:	e74f      	b.n	20008f50 <_fflush_r>
200090b0:	f64b 336c 	movw	r3, #47980	; 0xbb6c
200090b4:	f648 7151 	movw	r1, #36689	; 0x8f51
200090b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200090c0:	6818      	ldr	r0, [r3, #0]
200090c2:	f000 bbb3 	b.w	2000982c <_fwalk_reent>
200090c6:	bf00      	nop

200090c8 <__sfp_lock_acquire>:
200090c8:	4770      	bx	lr
200090ca:	bf00      	nop

200090cc <__sfp_lock_release>:
200090cc:	4770      	bx	lr
200090ce:	bf00      	nop

200090d0 <__sinit_lock_acquire>:
200090d0:	4770      	bx	lr
200090d2:	bf00      	nop

200090d4 <__sinit_lock_release>:
200090d4:	4770      	bx	lr
200090d6:	bf00      	nop

200090d8 <__fp_lock>:
200090d8:	2000      	movs	r0, #0
200090da:	4770      	bx	lr

200090dc <__fp_unlock>:
200090dc:	2000      	movs	r0, #0
200090de:	4770      	bx	lr

200090e0 <__fp_unlock_all>:
200090e0:	f64b 632c 	movw	r3, #48684	; 0xbe2c
200090e4:	f249 01dd 	movw	r1, #37085	; 0x90dd
200090e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200090f0:	6818      	ldr	r0, [r3, #0]
200090f2:	f000 bbc5 	b.w	20009880 <_fwalk>
200090f6:	bf00      	nop

200090f8 <__fp_lock_all>:
200090f8:	f64b 632c 	movw	r3, #48684	; 0xbe2c
200090fc:	f249 01d9 	movw	r1, #37081	; 0x90d9
20009100:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009104:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009108:	6818      	ldr	r0, [r3, #0]
2000910a:	f000 bbb9 	b.w	20009880 <_fwalk>
2000910e:	bf00      	nop

20009110 <_cleanup_r>:
20009110:	f64a 4141 	movw	r1, #44097	; 0xac41
20009114:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009118:	f000 bbb2 	b.w	20009880 <_fwalk>

2000911c <_cleanup>:
2000911c:	f64b 336c 	movw	r3, #47980	; 0xbb6c
20009120:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009124:	6818      	ldr	r0, [r3, #0]
20009126:	e7f3      	b.n	20009110 <_cleanup_r>

20009128 <std>:
20009128:	b510      	push	{r4, lr}
2000912a:	4604      	mov	r4, r0
2000912c:	2300      	movs	r3, #0
2000912e:	305c      	adds	r0, #92	; 0x5c
20009130:	81a1      	strh	r1, [r4, #12]
20009132:	4619      	mov	r1, r3
20009134:	81e2      	strh	r2, [r4, #14]
20009136:	2208      	movs	r2, #8
20009138:	6023      	str	r3, [r4, #0]
2000913a:	6063      	str	r3, [r4, #4]
2000913c:	60a3      	str	r3, [r4, #8]
2000913e:	6663      	str	r3, [r4, #100]	; 0x64
20009140:	6123      	str	r3, [r4, #16]
20009142:	6163      	str	r3, [r4, #20]
20009144:	61a3      	str	r3, [r4, #24]
20009146:	f7fb fdbf 	bl	20004cc8 <memset>
2000914a:	f64a 1001 	movw	r0, #43265	; 0xa901
2000914e:	f64a 01c5 	movw	r1, #43205	; 0xa8c5
20009152:	f64a 029d 	movw	r2, #43165	; 0xa89d
20009156:	f64a 0395 	movw	r3, #43157	; 0xa895
2000915a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000915e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009162:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000916a:	6260      	str	r0, [r4, #36]	; 0x24
2000916c:	62a1      	str	r1, [r4, #40]	; 0x28
2000916e:	62e2      	str	r2, [r4, #44]	; 0x2c
20009170:	6323      	str	r3, [r4, #48]	; 0x30
20009172:	6224      	str	r4, [r4, #32]
20009174:	bd10      	pop	{r4, pc}
20009176:	bf00      	nop

20009178 <__sfmoreglue>:
20009178:	b570      	push	{r4, r5, r6, lr}
2000917a:	2568      	movs	r5, #104	; 0x68
2000917c:	460e      	mov	r6, r1
2000917e:	fb05 f501 	mul.w	r5, r5, r1
20009182:	f105 010c 	add.w	r1, r5, #12
20009186:	f7fb fa05 	bl	20004594 <_malloc_r>
2000918a:	4604      	mov	r4, r0
2000918c:	b148      	cbz	r0, 200091a2 <__sfmoreglue+0x2a>
2000918e:	f100 030c 	add.w	r3, r0, #12
20009192:	2100      	movs	r1, #0
20009194:	6046      	str	r6, [r0, #4]
20009196:	462a      	mov	r2, r5
20009198:	4618      	mov	r0, r3
2000919a:	6021      	str	r1, [r4, #0]
2000919c:	60a3      	str	r3, [r4, #8]
2000919e:	f7fb fd93 	bl	20004cc8 <memset>
200091a2:	4620      	mov	r0, r4
200091a4:	bd70      	pop	{r4, r5, r6, pc}
200091a6:	bf00      	nop

200091a8 <__sfp>:
200091a8:	f64b 336c 	movw	r3, #47980	; 0xbb6c
200091ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200091b0:	b570      	push	{r4, r5, r6, lr}
200091b2:	681d      	ldr	r5, [r3, #0]
200091b4:	4606      	mov	r6, r0
200091b6:	69ab      	ldr	r3, [r5, #24]
200091b8:	2b00      	cmp	r3, #0
200091ba:	d02a      	beq.n	20009212 <__sfp+0x6a>
200091bc:	35d8      	adds	r5, #216	; 0xd8
200091be:	686b      	ldr	r3, [r5, #4]
200091c0:	68ac      	ldr	r4, [r5, #8]
200091c2:	3b01      	subs	r3, #1
200091c4:	d503      	bpl.n	200091ce <__sfp+0x26>
200091c6:	e020      	b.n	2000920a <__sfp+0x62>
200091c8:	3468      	adds	r4, #104	; 0x68
200091ca:	3b01      	subs	r3, #1
200091cc:	d41d      	bmi.n	2000920a <__sfp+0x62>
200091ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200091d2:	2a00      	cmp	r2, #0
200091d4:	d1f8      	bne.n	200091c8 <__sfp+0x20>
200091d6:	2500      	movs	r5, #0
200091d8:	f04f 33ff 	mov.w	r3, #4294967295
200091dc:	6665      	str	r5, [r4, #100]	; 0x64
200091de:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200091e2:	81e3      	strh	r3, [r4, #14]
200091e4:	4629      	mov	r1, r5
200091e6:	f04f 0301 	mov.w	r3, #1
200091ea:	6025      	str	r5, [r4, #0]
200091ec:	81a3      	strh	r3, [r4, #12]
200091ee:	2208      	movs	r2, #8
200091f0:	60a5      	str	r5, [r4, #8]
200091f2:	6065      	str	r5, [r4, #4]
200091f4:	6125      	str	r5, [r4, #16]
200091f6:	6165      	str	r5, [r4, #20]
200091f8:	61a5      	str	r5, [r4, #24]
200091fa:	f7fb fd65 	bl	20004cc8 <memset>
200091fe:	64e5      	str	r5, [r4, #76]	; 0x4c
20009200:	6365      	str	r5, [r4, #52]	; 0x34
20009202:	63a5      	str	r5, [r4, #56]	; 0x38
20009204:	64a5      	str	r5, [r4, #72]	; 0x48
20009206:	4620      	mov	r0, r4
20009208:	bd70      	pop	{r4, r5, r6, pc}
2000920a:	6828      	ldr	r0, [r5, #0]
2000920c:	b128      	cbz	r0, 2000921a <__sfp+0x72>
2000920e:	4605      	mov	r5, r0
20009210:	e7d5      	b.n	200091be <__sfp+0x16>
20009212:	4628      	mov	r0, r5
20009214:	f000 f80c 	bl	20009230 <__sinit>
20009218:	e7d0      	b.n	200091bc <__sfp+0x14>
2000921a:	4630      	mov	r0, r6
2000921c:	2104      	movs	r1, #4
2000921e:	f7ff ffab 	bl	20009178 <__sfmoreglue>
20009222:	6028      	str	r0, [r5, #0]
20009224:	2800      	cmp	r0, #0
20009226:	d1f2      	bne.n	2000920e <__sfp+0x66>
20009228:	230c      	movs	r3, #12
2000922a:	4604      	mov	r4, r0
2000922c:	6033      	str	r3, [r6, #0]
2000922e:	e7ea      	b.n	20009206 <__sfp+0x5e>

20009230 <__sinit>:
20009230:	b570      	push	{r4, r5, r6, lr}
20009232:	6986      	ldr	r6, [r0, #24]
20009234:	4604      	mov	r4, r0
20009236:	b106      	cbz	r6, 2000923a <__sinit+0xa>
20009238:	bd70      	pop	{r4, r5, r6, pc}
2000923a:	f249 1311 	movw	r3, #37137	; 0x9111
2000923e:	2501      	movs	r5, #1
20009240:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009244:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20009248:	6283      	str	r3, [r0, #40]	; 0x28
2000924a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000924e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20009252:	6185      	str	r5, [r0, #24]
20009254:	f7ff ffa8 	bl	200091a8 <__sfp>
20009258:	6060      	str	r0, [r4, #4]
2000925a:	4620      	mov	r0, r4
2000925c:	f7ff ffa4 	bl	200091a8 <__sfp>
20009260:	60a0      	str	r0, [r4, #8]
20009262:	4620      	mov	r0, r4
20009264:	f7ff ffa0 	bl	200091a8 <__sfp>
20009268:	4632      	mov	r2, r6
2000926a:	2104      	movs	r1, #4
2000926c:	4623      	mov	r3, r4
2000926e:	60e0      	str	r0, [r4, #12]
20009270:	6860      	ldr	r0, [r4, #4]
20009272:	f7ff ff59 	bl	20009128 <std>
20009276:	462a      	mov	r2, r5
20009278:	68a0      	ldr	r0, [r4, #8]
2000927a:	2109      	movs	r1, #9
2000927c:	4623      	mov	r3, r4
2000927e:	f7ff ff53 	bl	20009128 <std>
20009282:	4623      	mov	r3, r4
20009284:	68e0      	ldr	r0, [r4, #12]
20009286:	2112      	movs	r1, #18
20009288:	2202      	movs	r2, #2
2000928a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000928e:	e74b      	b.n	20009128 <std>

20009290 <_malloc_trim_r>:
20009290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009292:	f64b 7420 	movw	r4, #48928	; 0xbf20
20009296:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000929a:	460f      	mov	r7, r1
2000929c:	4605      	mov	r5, r0
2000929e:	f7fb fd7d 	bl	20004d9c <__malloc_lock>
200092a2:	68a3      	ldr	r3, [r4, #8]
200092a4:	685e      	ldr	r6, [r3, #4]
200092a6:	f026 0603 	bic.w	r6, r6, #3
200092aa:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200092ae:	330f      	adds	r3, #15
200092b0:	1bdf      	subs	r7, r3, r7
200092b2:	0b3f      	lsrs	r7, r7, #12
200092b4:	3f01      	subs	r7, #1
200092b6:	033f      	lsls	r7, r7, #12
200092b8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200092bc:	db07      	blt.n	200092ce <_malloc_trim_r+0x3e>
200092be:	2100      	movs	r1, #0
200092c0:	4628      	mov	r0, r5
200092c2:	f7fb fde5 	bl	20004e90 <_sbrk_r>
200092c6:	68a3      	ldr	r3, [r4, #8]
200092c8:	18f3      	adds	r3, r6, r3
200092ca:	4283      	cmp	r3, r0
200092cc:	d004      	beq.n	200092d8 <_malloc_trim_r+0x48>
200092ce:	4628      	mov	r0, r5
200092d0:	f7fb fd66 	bl	20004da0 <__malloc_unlock>
200092d4:	2000      	movs	r0, #0
200092d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200092d8:	4279      	negs	r1, r7
200092da:	4628      	mov	r0, r5
200092dc:	f7fb fdd8 	bl	20004e90 <_sbrk_r>
200092e0:	f1b0 3fff 	cmp.w	r0, #4294967295
200092e4:	d010      	beq.n	20009308 <_malloc_trim_r+0x78>
200092e6:	68a2      	ldr	r2, [r4, #8]
200092e8:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
200092ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200092f0:	1bf6      	subs	r6, r6, r7
200092f2:	f046 0601 	orr.w	r6, r6, #1
200092f6:	4628      	mov	r0, r5
200092f8:	6056      	str	r6, [r2, #4]
200092fa:	681a      	ldr	r2, [r3, #0]
200092fc:	1bd7      	subs	r7, r2, r7
200092fe:	601f      	str	r7, [r3, #0]
20009300:	f7fb fd4e 	bl	20004da0 <__malloc_unlock>
20009304:	2001      	movs	r0, #1
20009306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009308:	2100      	movs	r1, #0
2000930a:	4628      	mov	r0, r5
2000930c:	f7fb fdc0 	bl	20004e90 <_sbrk_r>
20009310:	68a3      	ldr	r3, [r4, #8]
20009312:	1ac2      	subs	r2, r0, r3
20009314:	2a0f      	cmp	r2, #15
20009316:	ddda      	ble.n	200092ce <_malloc_trim_r+0x3e>
20009318:	f24c 3428 	movw	r4, #49960	; 0xc328
2000931c:	f24c 31a4 	movw	r1, #50084	; 0xc3a4
20009320:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009324:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009328:	f042 0201 	orr.w	r2, r2, #1
2000932c:	6824      	ldr	r4, [r4, #0]
2000932e:	1b00      	subs	r0, r0, r4
20009330:	6008      	str	r0, [r1, #0]
20009332:	605a      	str	r2, [r3, #4]
20009334:	e7cb      	b.n	200092ce <_malloc_trim_r+0x3e>
20009336:	bf00      	nop

20009338 <_free_r>:
20009338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000933c:	4605      	mov	r5, r0
2000933e:	460c      	mov	r4, r1
20009340:	2900      	cmp	r1, #0
20009342:	f000 8088 	beq.w	20009456 <_free_r+0x11e>
20009346:	f7fb fd29 	bl	20004d9c <__malloc_lock>
2000934a:	f1a4 0208 	sub.w	r2, r4, #8
2000934e:	f64b 7020 	movw	r0, #48928	; 0xbf20
20009352:	6856      	ldr	r6, [r2, #4]
20009354:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009358:	f026 0301 	bic.w	r3, r6, #1
2000935c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20009360:	18d1      	adds	r1, r2, r3
20009362:	458c      	cmp	ip, r1
20009364:	684f      	ldr	r7, [r1, #4]
20009366:	f027 0703 	bic.w	r7, r7, #3
2000936a:	f000 8095 	beq.w	20009498 <_free_r+0x160>
2000936e:	f016 0601 	ands.w	r6, r6, #1
20009372:	604f      	str	r7, [r1, #4]
20009374:	d05f      	beq.n	20009436 <_free_r+0xfe>
20009376:	2600      	movs	r6, #0
20009378:	19cc      	adds	r4, r1, r7
2000937a:	6864      	ldr	r4, [r4, #4]
2000937c:	f014 0f01 	tst.w	r4, #1
20009380:	d106      	bne.n	20009390 <_free_r+0x58>
20009382:	19db      	adds	r3, r3, r7
20009384:	2e00      	cmp	r6, #0
20009386:	d07a      	beq.n	2000947e <_free_r+0x146>
20009388:	688c      	ldr	r4, [r1, #8]
2000938a:	68c9      	ldr	r1, [r1, #12]
2000938c:	608c      	str	r4, [r1, #8]
2000938e:	60e1      	str	r1, [r4, #12]
20009390:	f043 0101 	orr.w	r1, r3, #1
20009394:	50d3      	str	r3, [r2, r3]
20009396:	6051      	str	r1, [r2, #4]
20009398:	2e00      	cmp	r6, #0
2000939a:	d147      	bne.n	2000942c <_free_r+0xf4>
2000939c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200093a0:	d35b      	bcc.n	2000945a <_free_r+0x122>
200093a2:	0a59      	lsrs	r1, r3, #9
200093a4:	2904      	cmp	r1, #4
200093a6:	bf9e      	ittt	ls
200093a8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200093ac:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200093b0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200093b4:	d928      	bls.n	20009408 <_free_r+0xd0>
200093b6:	2914      	cmp	r1, #20
200093b8:	bf9c      	itt	ls
200093ba:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200093be:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200093c2:	d921      	bls.n	20009408 <_free_r+0xd0>
200093c4:	2954      	cmp	r1, #84	; 0x54
200093c6:	bf9e      	ittt	ls
200093c8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200093cc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200093d0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200093d4:	d918      	bls.n	20009408 <_free_r+0xd0>
200093d6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200093da:	bf9e      	ittt	ls
200093dc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200093e0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200093e4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200093e8:	d90e      	bls.n	20009408 <_free_r+0xd0>
200093ea:	f240 5c54 	movw	ip, #1364	; 0x554
200093ee:	4561      	cmp	r1, ip
200093f0:	bf95      	itete	ls
200093f2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200093f6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200093fa:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200093fe:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20009402:	bf98      	it	ls
20009404:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009408:	1904      	adds	r4, r0, r4
2000940a:	68a1      	ldr	r1, [r4, #8]
2000940c:	42a1      	cmp	r1, r4
2000940e:	d103      	bne.n	20009418 <_free_r+0xe0>
20009410:	e064      	b.n	200094dc <_free_r+0x1a4>
20009412:	6889      	ldr	r1, [r1, #8]
20009414:	428c      	cmp	r4, r1
20009416:	d004      	beq.n	20009422 <_free_r+0xea>
20009418:	6848      	ldr	r0, [r1, #4]
2000941a:	f020 0003 	bic.w	r0, r0, #3
2000941e:	4283      	cmp	r3, r0
20009420:	d3f7      	bcc.n	20009412 <_free_r+0xda>
20009422:	68cb      	ldr	r3, [r1, #12]
20009424:	60d3      	str	r3, [r2, #12]
20009426:	6091      	str	r1, [r2, #8]
20009428:	60ca      	str	r2, [r1, #12]
2000942a:	609a      	str	r2, [r3, #8]
2000942c:	4628      	mov	r0, r5
2000942e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20009432:	f7fb bcb5 	b.w	20004da0 <__malloc_unlock>
20009436:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000943a:	f100 0c08 	add.w	ip, r0, #8
2000943e:	1b12      	subs	r2, r2, r4
20009440:	191b      	adds	r3, r3, r4
20009442:	6894      	ldr	r4, [r2, #8]
20009444:	4564      	cmp	r4, ip
20009446:	d047      	beq.n	200094d8 <_free_r+0x1a0>
20009448:	f8d2 c00c 	ldr.w	ip, [r2, #12]
2000944c:	f8cc 4008 	str.w	r4, [ip, #8]
20009450:	f8c4 c00c 	str.w	ip, [r4, #12]
20009454:	e790      	b.n	20009378 <_free_r+0x40>
20009456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000945a:	08db      	lsrs	r3, r3, #3
2000945c:	f04f 0c01 	mov.w	ip, #1
20009460:	6846      	ldr	r6, [r0, #4]
20009462:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20009466:	109b      	asrs	r3, r3, #2
20009468:	fa0c f303 	lsl.w	r3, ip, r3
2000946c:	60d1      	str	r1, [r2, #12]
2000946e:	688c      	ldr	r4, [r1, #8]
20009470:	ea46 0303 	orr.w	r3, r6, r3
20009474:	6043      	str	r3, [r0, #4]
20009476:	6094      	str	r4, [r2, #8]
20009478:	60e2      	str	r2, [r4, #12]
2000947a:	608a      	str	r2, [r1, #8]
2000947c:	e7d6      	b.n	2000942c <_free_r+0xf4>
2000947e:	688c      	ldr	r4, [r1, #8]
20009480:	4f1c      	ldr	r7, [pc, #112]	; (200094f4 <_free_r+0x1bc>)
20009482:	42bc      	cmp	r4, r7
20009484:	d181      	bne.n	2000938a <_free_r+0x52>
20009486:	50d3      	str	r3, [r2, r3]
20009488:	f043 0301 	orr.w	r3, r3, #1
2000948c:	60e2      	str	r2, [r4, #12]
2000948e:	60a2      	str	r2, [r4, #8]
20009490:	6053      	str	r3, [r2, #4]
20009492:	6094      	str	r4, [r2, #8]
20009494:	60d4      	str	r4, [r2, #12]
20009496:	e7c9      	b.n	2000942c <_free_r+0xf4>
20009498:	18fb      	adds	r3, r7, r3
2000949a:	f016 0f01 	tst.w	r6, #1
2000949e:	d107      	bne.n	200094b0 <_free_r+0x178>
200094a0:	f854 1c08 	ldr.w	r1, [r4, #-8]
200094a4:	1a52      	subs	r2, r2, r1
200094a6:	185b      	adds	r3, r3, r1
200094a8:	68d4      	ldr	r4, [r2, #12]
200094aa:	6891      	ldr	r1, [r2, #8]
200094ac:	60a1      	str	r1, [r4, #8]
200094ae:	60cc      	str	r4, [r1, #12]
200094b0:	f24c 312c 	movw	r1, #49964	; 0xc32c
200094b4:	6082      	str	r2, [r0, #8]
200094b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200094ba:	f043 0001 	orr.w	r0, r3, #1
200094be:	6050      	str	r0, [r2, #4]
200094c0:	680a      	ldr	r2, [r1, #0]
200094c2:	4293      	cmp	r3, r2
200094c4:	d3b2      	bcc.n	2000942c <_free_r+0xf4>
200094c6:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
200094ca:	4628      	mov	r0, r5
200094cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200094d0:	6819      	ldr	r1, [r3, #0]
200094d2:	f7ff fedd 	bl	20009290 <_malloc_trim_r>
200094d6:	e7a9      	b.n	2000942c <_free_r+0xf4>
200094d8:	2601      	movs	r6, #1
200094da:	e74d      	b.n	20009378 <_free_r+0x40>
200094dc:	2601      	movs	r6, #1
200094de:	6844      	ldr	r4, [r0, #4]
200094e0:	ea4f 0cac 	mov.w	ip, ip, asr #2
200094e4:	460b      	mov	r3, r1
200094e6:	fa06 fc0c 	lsl.w	ip, r6, ip
200094ea:	ea44 040c 	orr.w	r4, r4, ip
200094ee:	6044      	str	r4, [r0, #4]
200094f0:	e798      	b.n	20009424 <_free_r+0xec>
200094f2:	bf00      	nop
200094f4:	2000bf28 	.word	0x2000bf28

200094f8 <__sfvwrite_r>:
200094f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200094fc:	6893      	ldr	r3, [r2, #8]
200094fe:	b085      	sub	sp, #20
20009500:	4690      	mov	r8, r2
20009502:	460c      	mov	r4, r1
20009504:	9003      	str	r0, [sp, #12]
20009506:	2b00      	cmp	r3, #0
20009508:	d064      	beq.n	200095d4 <__sfvwrite_r+0xdc>
2000950a:	8988      	ldrh	r0, [r1, #12]
2000950c:	fa1f fa80 	uxth.w	sl, r0
20009510:	f01a 0f08 	tst.w	sl, #8
20009514:	f000 80a0 	beq.w	20009658 <__sfvwrite_r+0x160>
20009518:	690b      	ldr	r3, [r1, #16]
2000951a:	2b00      	cmp	r3, #0
2000951c:	f000 809c 	beq.w	20009658 <__sfvwrite_r+0x160>
20009520:	f01a 0b02 	ands.w	fp, sl, #2
20009524:	f8d8 5000 	ldr.w	r5, [r8]
20009528:	bf1c      	itt	ne
2000952a:	f04f 0a00 	movne.w	sl, #0
2000952e:	4657      	movne	r7, sl
20009530:	d136      	bne.n	200095a0 <__sfvwrite_r+0xa8>
20009532:	f01a 0a01 	ands.w	sl, sl, #1
20009536:	bf1d      	ittte	ne
20009538:	46dc      	movne	ip, fp
2000953a:	46d9      	movne	r9, fp
2000953c:	465f      	movne	r7, fp
2000953e:	4656      	moveq	r6, sl
20009540:	d152      	bne.n	200095e8 <__sfvwrite_r+0xf0>
20009542:	b326      	cbz	r6, 2000958e <__sfvwrite_r+0x96>
20009544:	b280      	uxth	r0, r0
20009546:	68a7      	ldr	r7, [r4, #8]
20009548:	f410 7f00 	tst.w	r0, #512	; 0x200
2000954c:	f000 808f 	beq.w	2000966e <__sfvwrite_r+0x176>
20009550:	42be      	cmp	r6, r7
20009552:	46bb      	mov	fp, r7
20009554:	f080 80a7 	bcs.w	200096a6 <__sfvwrite_r+0x1ae>
20009558:	6820      	ldr	r0, [r4, #0]
2000955a:	4637      	mov	r7, r6
2000955c:	46b3      	mov	fp, r6
2000955e:	465a      	mov	r2, fp
20009560:	4651      	mov	r1, sl
20009562:	f000 fa95 	bl	20009a90 <memmove>
20009566:	68a2      	ldr	r2, [r4, #8]
20009568:	6823      	ldr	r3, [r4, #0]
2000956a:	46b1      	mov	r9, r6
2000956c:	1bd7      	subs	r7, r2, r7
2000956e:	60a7      	str	r7, [r4, #8]
20009570:	4637      	mov	r7, r6
20009572:	445b      	add	r3, fp
20009574:	6023      	str	r3, [r4, #0]
20009576:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000957a:	ebc9 0606 	rsb	r6, r9, r6
2000957e:	44ca      	add	sl, r9
20009580:	1bdf      	subs	r7, r3, r7
20009582:	f8c8 7008 	str.w	r7, [r8, #8]
20009586:	b32f      	cbz	r7, 200095d4 <__sfvwrite_r+0xdc>
20009588:	89a0      	ldrh	r0, [r4, #12]
2000958a:	2e00      	cmp	r6, #0
2000958c:	d1da      	bne.n	20009544 <__sfvwrite_r+0x4c>
2000958e:	f8d5 a000 	ldr.w	sl, [r5]
20009592:	686e      	ldr	r6, [r5, #4]
20009594:	3508      	adds	r5, #8
20009596:	e7d4      	b.n	20009542 <__sfvwrite_r+0x4a>
20009598:	f8d5 a000 	ldr.w	sl, [r5]
2000959c:	686f      	ldr	r7, [r5, #4]
2000959e:	3508      	adds	r5, #8
200095a0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
200095a4:	bf34      	ite	cc
200095a6:	463b      	movcc	r3, r7
200095a8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
200095ac:	4652      	mov	r2, sl
200095ae:	9803      	ldr	r0, [sp, #12]
200095b0:	2f00      	cmp	r7, #0
200095b2:	d0f1      	beq.n	20009598 <__sfvwrite_r+0xa0>
200095b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200095b6:	6a21      	ldr	r1, [r4, #32]
200095b8:	47b0      	blx	r6
200095ba:	2800      	cmp	r0, #0
200095bc:	4482      	add	sl, r0
200095be:	ebc0 0707 	rsb	r7, r0, r7
200095c2:	f340 80ec 	ble.w	2000979e <__sfvwrite_r+0x2a6>
200095c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
200095ca:	1a18      	subs	r0, r3, r0
200095cc:	f8c8 0008 	str.w	r0, [r8, #8]
200095d0:	2800      	cmp	r0, #0
200095d2:	d1e5      	bne.n	200095a0 <__sfvwrite_r+0xa8>
200095d4:	2000      	movs	r0, #0
200095d6:	b005      	add	sp, #20
200095d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200095dc:	f8d5 9000 	ldr.w	r9, [r5]
200095e0:	f04f 0c00 	mov.w	ip, #0
200095e4:	686f      	ldr	r7, [r5, #4]
200095e6:	3508      	adds	r5, #8
200095e8:	2f00      	cmp	r7, #0
200095ea:	d0f7      	beq.n	200095dc <__sfvwrite_r+0xe4>
200095ec:	f1bc 0f00 	cmp.w	ip, #0
200095f0:	f000 80b5 	beq.w	2000975e <__sfvwrite_r+0x266>
200095f4:	6963      	ldr	r3, [r4, #20]
200095f6:	45bb      	cmp	fp, r7
200095f8:	bf34      	ite	cc
200095fa:	46da      	movcc	sl, fp
200095fc:	46ba      	movcs	sl, r7
200095fe:	68a6      	ldr	r6, [r4, #8]
20009600:	6820      	ldr	r0, [r4, #0]
20009602:	6922      	ldr	r2, [r4, #16]
20009604:	199e      	adds	r6, r3, r6
20009606:	4290      	cmp	r0, r2
20009608:	bf94      	ite	ls
2000960a:	2200      	movls	r2, #0
2000960c:	2201      	movhi	r2, #1
2000960e:	45b2      	cmp	sl, r6
20009610:	bfd4      	ite	le
20009612:	2200      	movle	r2, #0
20009614:	f002 0201 	andgt.w	r2, r2, #1
20009618:	2a00      	cmp	r2, #0
2000961a:	f040 80ae 	bne.w	2000977a <__sfvwrite_r+0x282>
2000961e:	459a      	cmp	sl, r3
20009620:	f2c0 8082 	blt.w	20009728 <__sfvwrite_r+0x230>
20009624:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009626:	464a      	mov	r2, r9
20009628:	f8cd c004 	str.w	ip, [sp, #4]
2000962c:	9803      	ldr	r0, [sp, #12]
2000962e:	6a21      	ldr	r1, [r4, #32]
20009630:	47b0      	blx	r6
20009632:	f8dd c004 	ldr.w	ip, [sp, #4]
20009636:	1e06      	subs	r6, r0, #0
20009638:	f340 80b1 	ble.w	2000979e <__sfvwrite_r+0x2a6>
2000963c:	ebbb 0b06 	subs.w	fp, fp, r6
20009640:	f000 8086 	beq.w	20009750 <__sfvwrite_r+0x258>
20009644:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009648:	44b1      	add	r9, r6
2000964a:	1bbf      	subs	r7, r7, r6
2000964c:	1b9e      	subs	r6, r3, r6
2000964e:	f8c8 6008 	str.w	r6, [r8, #8]
20009652:	2e00      	cmp	r6, #0
20009654:	d1c8      	bne.n	200095e8 <__sfvwrite_r+0xf0>
20009656:	e7bd      	b.n	200095d4 <__sfvwrite_r+0xdc>
20009658:	9803      	ldr	r0, [sp, #12]
2000965a:	4621      	mov	r1, r4
2000965c:	f7fe fc1a 	bl	20007e94 <__swsetup_r>
20009660:	2800      	cmp	r0, #0
20009662:	f040 80d4 	bne.w	2000980e <__sfvwrite_r+0x316>
20009666:	89a0      	ldrh	r0, [r4, #12]
20009668:	fa1f fa80 	uxth.w	sl, r0
2000966c:	e758      	b.n	20009520 <__sfvwrite_r+0x28>
2000966e:	6820      	ldr	r0, [r4, #0]
20009670:	46b9      	mov	r9, r7
20009672:	6923      	ldr	r3, [r4, #16]
20009674:	4298      	cmp	r0, r3
20009676:	bf94      	ite	ls
20009678:	2300      	movls	r3, #0
2000967a:	2301      	movhi	r3, #1
2000967c:	42b7      	cmp	r7, r6
2000967e:	bf2c      	ite	cs
20009680:	2300      	movcs	r3, #0
20009682:	f003 0301 	andcc.w	r3, r3, #1
20009686:	2b00      	cmp	r3, #0
20009688:	f040 809d 	bne.w	200097c6 <__sfvwrite_r+0x2ce>
2000968c:	6963      	ldr	r3, [r4, #20]
2000968e:	429e      	cmp	r6, r3
20009690:	f0c0 808c 	bcc.w	200097ac <__sfvwrite_r+0x2b4>
20009694:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009696:	4652      	mov	r2, sl
20009698:	9803      	ldr	r0, [sp, #12]
2000969a:	6a21      	ldr	r1, [r4, #32]
2000969c:	47b8      	blx	r7
2000969e:	1e07      	subs	r7, r0, #0
200096a0:	dd7d      	ble.n	2000979e <__sfvwrite_r+0x2a6>
200096a2:	46b9      	mov	r9, r7
200096a4:	e767      	b.n	20009576 <__sfvwrite_r+0x7e>
200096a6:	f410 6f90 	tst.w	r0, #1152	; 0x480
200096aa:	bf08      	it	eq
200096ac:	6820      	ldreq	r0, [r4, #0]
200096ae:	f43f af56 	beq.w	2000955e <__sfvwrite_r+0x66>
200096b2:	6962      	ldr	r2, [r4, #20]
200096b4:	6921      	ldr	r1, [r4, #16]
200096b6:	6823      	ldr	r3, [r4, #0]
200096b8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
200096bc:	1a5b      	subs	r3, r3, r1
200096be:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
200096c2:	f103 0c01 	add.w	ip, r3, #1
200096c6:	44b4      	add	ip, r6
200096c8:	ea4f 0969 	mov.w	r9, r9, asr #1
200096cc:	45e1      	cmp	r9, ip
200096ce:	464a      	mov	r2, r9
200096d0:	bf3c      	itt	cc
200096d2:	46e1      	movcc	r9, ip
200096d4:	464a      	movcc	r2, r9
200096d6:	f410 6f80 	tst.w	r0, #1024	; 0x400
200096da:	f000 8083 	beq.w	200097e4 <__sfvwrite_r+0x2ec>
200096de:	4611      	mov	r1, r2
200096e0:	9803      	ldr	r0, [sp, #12]
200096e2:	9302      	str	r3, [sp, #8]
200096e4:	f7fa ff56 	bl	20004594 <_malloc_r>
200096e8:	9b02      	ldr	r3, [sp, #8]
200096ea:	2800      	cmp	r0, #0
200096ec:	f000 8099 	beq.w	20009822 <__sfvwrite_r+0x32a>
200096f0:	461a      	mov	r2, r3
200096f2:	6921      	ldr	r1, [r4, #16]
200096f4:	9302      	str	r3, [sp, #8]
200096f6:	9001      	str	r0, [sp, #4]
200096f8:	f7fb fa1e 	bl	20004b38 <memcpy>
200096fc:	89a2      	ldrh	r2, [r4, #12]
200096fe:	9b02      	ldr	r3, [sp, #8]
20009700:	f8dd c004 	ldr.w	ip, [sp, #4]
20009704:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20009708:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000970c:	81a2      	strh	r2, [r4, #12]
2000970e:	ebc3 0209 	rsb	r2, r3, r9
20009712:	eb0c 0003 	add.w	r0, ip, r3
20009716:	4637      	mov	r7, r6
20009718:	46b3      	mov	fp, r6
2000971a:	60a2      	str	r2, [r4, #8]
2000971c:	f8c4 c010 	str.w	ip, [r4, #16]
20009720:	6020      	str	r0, [r4, #0]
20009722:	f8c4 9014 	str.w	r9, [r4, #20]
20009726:	e71a      	b.n	2000955e <__sfvwrite_r+0x66>
20009728:	4652      	mov	r2, sl
2000972a:	4649      	mov	r1, r9
2000972c:	4656      	mov	r6, sl
2000972e:	f8cd c004 	str.w	ip, [sp, #4]
20009732:	f000 f9ad 	bl	20009a90 <memmove>
20009736:	68a2      	ldr	r2, [r4, #8]
20009738:	6823      	ldr	r3, [r4, #0]
2000973a:	ebbb 0b06 	subs.w	fp, fp, r6
2000973e:	ebca 0202 	rsb	r2, sl, r2
20009742:	f8dd c004 	ldr.w	ip, [sp, #4]
20009746:	4453      	add	r3, sl
20009748:	60a2      	str	r2, [r4, #8]
2000974a:	6023      	str	r3, [r4, #0]
2000974c:	f47f af7a 	bne.w	20009644 <__sfvwrite_r+0x14c>
20009750:	9803      	ldr	r0, [sp, #12]
20009752:	4621      	mov	r1, r4
20009754:	f7ff fbfc 	bl	20008f50 <_fflush_r>
20009758:	bb08      	cbnz	r0, 2000979e <__sfvwrite_r+0x2a6>
2000975a:	46dc      	mov	ip, fp
2000975c:	e772      	b.n	20009644 <__sfvwrite_r+0x14c>
2000975e:	4648      	mov	r0, r9
20009760:	210a      	movs	r1, #10
20009762:	463a      	mov	r2, r7
20009764:	f000 f95a 	bl	20009a1c <memchr>
20009768:	2800      	cmp	r0, #0
2000976a:	d04b      	beq.n	20009804 <__sfvwrite_r+0x30c>
2000976c:	f100 0b01 	add.w	fp, r0, #1
20009770:	f04f 0c01 	mov.w	ip, #1
20009774:	ebc9 0b0b 	rsb	fp, r9, fp
20009778:	e73c      	b.n	200095f4 <__sfvwrite_r+0xfc>
2000977a:	4649      	mov	r1, r9
2000977c:	4632      	mov	r2, r6
2000977e:	f8cd c004 	str.w	ip, [sp, #4]
20009782:	f000 f985 	bl	20009a90 <memmove>
20009786:	6823      	ldr	r3, [r4, #0]
20009788:	4621      	mov	r1, r4
2000978a:	9803      	ldr	r0, [sp, #12]
2000978c:	199b      	adds	r3, r3, r6
2000978e:	6023      	str	r3, [r4, #0]
20009790:	f7ff fbde 	bl	20008f50 <_fflush_r>
20009794:	f8dd c004 	ldr.w	ip, [sp, #4]
20009798:	2800      	cmp	r0, #0
2000979a:	f43f af4f 	beq.w	2000963c <__sfvwrite_r+0x144>
2000979e:	89a3      	ldrh	r3, [r4, #12]
200097a0:	f04f 30ff 	mov.w	r0, #4294967295
200097a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200097a8:	81a3      	strh	r3, [r4, #12]
200097aa:	e714      	b.n	200095d6 <__sfvwrite_r+0xde>
200097ac:	4632      	mov	r2, r6
200097ae:	4651      	mov	r1, sl
200097b0:	f000 f96e 	bl	20009a90 <memmove>
200097b4:	68a2      	ldr	r2, [r4, #8]
200097b6:	6823      	ldr	r3, [r4, #0]
200097b8:	4637      	mov	r7, r6
200097ba:	1b92      	subs	r2, r2, r6
200097bc:	46b1      	mov	r9, r6
200097be:	199b      	adds	r3, r3, r6
200097c0:	60a2      	str	r2, [r4, #8]
200097c2:	6023      	str	r3, [r4, #0]
200097c4:	e6d7      	b.n	20009576 <__sfvwrite_r+0x7e>
200097c6:	4651      	mov	r1, sl
200097c8:	463a      	mov	r2, r7
200097ca:	f000 f961 	bl	20009a90 <memmove>
200097ce:	6823      	ldr	r3, [r4, #0]
200097d0:	9803      	ldr	r0, [sp, #12]
200097d2:	4621      	mov	r1, r4
200097d4:	19db      	adds	r3, r3, r7
200097d6:	6023      	str	r3, [r4, #0]
200097d8:	f7ff fbba 	bl	20008f50 <_fflush_r>
200097dc:	2800      	cmp	r0, #0
200097de:	f43f aeca 	beq.w	20009576 <__sfvwrite_r+0x7e>
200097e2:	e7dc      	b.n	2000979e <__sfvwrite_r+0x2a6>
200097e4:	9803      	ldr	r0, [sp, #12]
200097e6:	9302      	str	r3, [sp, #8]
200097e8:	f000 fe5a 	bl	2000a4a0 <_realloc_r>
200097ec:	9b02      	ldr	r3, [sp, #8]
200097ee:	4684      	mov	ip, r0
200097f0:	2800      	cmp	r0, #0
200097f2:	d18c      	bne.n	2000970e <__sfvwrite_r+0x216>
200097f4:	6921      	ldr	r1, [r4, #16]
200097f6:	9803      	ldr	r0, [sp, #12]
200097f8:	f7ff fd9e 	bl	20009338 <_free_r>
200097fc:	9903      	ldr	r1, [sp, #12]
200097fe:	230c      	movs	r3, #12
20009800:	600b      	str	r3, [r1, #0]
20009802:	e7cc      	b.n	2000979e <__sfvwrite_r+0x2a6>
20009804:	f107 0b01 	add.w	fp, r7, #1
20009808:	f04f 0c01 	mov.w	ip, #1
2000980c:	e6f2      	b.n	200095f4 <__sfvwrite_r+0xfc>
2000980e:	9903      	ldr	r1, [sp, #12]
20009810:	2209      	movs	r2, #9
20009812:	89a3      	ldrh	r3, [r4, #12]
20009814:	f04f 30ff 	mov.w	r0, #4294967295
20009818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000981c:	600a      	str	r2, [r1, #0]
2000981e:	81a3      	strh	r3, [r4, #12]
20009820:	e6d9      	b.n	200095d6 <__sfvwrite_r+0xde>
20009822:	9a03      	ldr	r2, [sp, #12]
20009824:	230c      	movs	r3, #12
20009826:	6013      	str	r3, [r2, #0]
20009828:	e7b9      	b.n	2000979e <__sfvwrite_r+0x2a6>
2000982a:	bf00      	nop

2000982c <_fwalk_reent>:
2000982c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20009830:	4607      	mov	r7, r0
20009832:	468a      	mov	sl, r1
20009834:	f7ff fc48 	bl	200090c8 <__sfp_lock_acquire>
20009838:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000983c:	bf08      	it	eq
2000983e:	46b0      	moveq	r8, r6
20009840:	d018      	beq.n	20009874 <_fwalk_reent+0x48>
20009842:	f04f 0800 	mov.w	r8, #0
20009846:	6875      	ldr	r5, [r6, #4]
20009848:	68b4      	ldr	r4, [r6, #8]
2000984a:	3d01      	subs	r5, #1
2000984c:	d40f      	bmi.n	2000986e <_fwalk_reent+0x42>
2000984e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009852:	b14b      	cbz	r3, 20009868 <_fwalk_reent+0x3c>
20009854:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009858:	4621      	mov	r1, r4
2000985a:	4638      	mov	r0, r7
2000985c:	f1b3 3fff 	cmp.w	r3, #4294967295
20009860:	d002      	beq.n	20009868 <_fwalk_reent+0x3c>
20009862:	47d0      	blx	sl
20009864:	ea48 0800 	orr.w	r8, r8, r0
20009868:	3468      	adds	r4, #104	; 0x68
2000986a:	3d01      	subs	r5, #1
2000986c:	d5ef      	bpl.n	2000984e <_fwalk_reent+0x22>
2000986e:	6836      	ldr	r6, [r6, #0]
20009870:	2e00      	cmp	r6, #0
20009872:	d1e8      	bne.n	20009846 <_fwalk_reent+0x1a>
20009874:	f7ff fc2a 	bl	200090cc <__sfp_lock_release>
20009878:	4640      	mov	r0, r8
2000987a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000987e:	bf00      	nop

20009880 <_fwalk>:
20009880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009884:	4606      	mov	r6, r0
20009886:	4688      	mov	r8, r1
20009888:	f7ff fc1e 	bl	200090c8 <__sfp_lock_acquire>
2000988c:	36d8      	adds	r6, #216	; 0xd8
2000988e:	bf08      	it	eq
20009890:	4637      	moveq	r7, r6
20009892:	d015      	beq.n	200098c0 <_fwalk+0x40>
20009894:	2700      	movs	r7, #0
20009896:	6875      	ldr	r5, [r6, #4]
20009898:	68b4      	ldr	r4, [r6, #8]
2000989a:	3d01      	subs	r5, #1
2000989c:	d40d      	bmi.n	200098ba <_fwalk+0x3a>
2000989e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200098a2:	b13b      	cbz	r3, 200098b4 <_fwalk+0x34>
200098a4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200098a8:	4620      	mov	r0, r4
200098aa:	f1b3 3fff 	cmp.w	r3, #4294967295
200098ae:	d001      	beq.n	200098b4 <_fwalk+0x34>
200098b0:	47c0      	blx	r8
200098b2:	4307      	orrs	r7, r0
200098b4:	3468      	adds	r4, #104	; 0x68
200098b6:	3d01      	subs	r5, #1
200098b8:	d5f1      	bpl.n	2000989e <_fwalk+0x1e>
200098ba:	6836      	ldr	r6, [r6, #0]
200098bc:	2e00      	cmp	r6, #0
200098be:	d1ea      	bne.n	20009896 <_fwalk+0x16>
200098c0:	f7ff fc04 	bl	200090cc <__sfp_lock_release>
200098c4:	4638      	mov	r0, r7
200098c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200098ca:	bf00      	nop

200098cc <__locale_charset>:
200098cc:	f64b 436c 	movw	r3, #48236	; 0xbc6c
200098d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200098d4:	6818      	ldr	r0, [r3, #0]
200098d6:	4770      	bx	lr

200098d8 <_localeconv_r>:
200098d8:	4800      	ldr	r0, [pc, #0]	; (200098dc <_localeconv_r+0x4>)
200098da:	4770      	bx	lr
200098dc:	2000bc70 	.word	0x2000bc70

200098e0 <localeconv>:
200098e0:	4800      	ldr	r0, [pc, #0]	; (200098e4 <localeconv+0x4>)
200098e2:	4770      	bx	lr
200098e4:	2000bc70 	.word	0x2000bc70

200098e8 <_setlocale_r>:
200098e8:	b570      	push	{r4, r5, r6, lr}
200098ea:	4605      	mov	r5, r0
200098ec:	460e      	mov	r6, r1
200098ee:	4614      	mov	r4, r2
200098f0:	b172      	cbz	r2, 20009910 <_setlocale_r+0x28>
200098f2:	f64b 3170 	movw	r1, #47984	; 0xbb70
200098f6:	4610      	mov	r0, r2
200098f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200098fc:	f001 f812 	bl	2000a924 <strcmp>
20009900:	b958      	cbnz	r0, 2000991a <_setlocale_r+0x32>
20009902:	f64b 3070 	movw	r0, #47984	; 0xbb70
20009906:	622c      	str	r4, [r5, #32]
20009908:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000990c:	61ee      	str	r6, [r5, #28]
2000990e:	bd70      	pop	{r4, r5, r6, pc}
20009910:	f64b 3070 	movw	r0, #47984	; 0xbb70
20009914:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009918:	bd70      	pop	{r4, r5, r6, pc}
2000991a:	f64b 31a8 	movw	r1, #48040	; 0xbba8
2000991e:	4620      	mov	r0, r4
20009920:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009924:	f000 fffe 	bl	2000a924 <strcmp>
20009928:	2800      	cmp	r0, #0
2000992a:	d0ea      	beq.n	20009902 <_setlocale_r+0x1a>
2000992c:	2000      	movs	r0, #0
2000992e:	bd70      	pop	{r4, r5, r6, pc}

20009930 <setlocale>:
20009930:	f64b 632c 	movw	r3, #48684	; 0xbe2c
20009934:	460a      	mov	r2, r1
20009936:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000993a:	4601      	mov	r1, r0
2000993c:	6818      	ldr	r0, [r3, #0]
2000993e:	e7d3      	b.n	200098e8 <_setlocale_r>

20009940 <__smakebuf_r>:
20009940:	898b      	ldrh	r3, [r1, #12]
20009942:	b5f0      	push	{r4, r5, r6, r7, lr}
20009944:	460c      	mov	r4, r1
20009946:	b29a      	uxth	r2, r3
20009948:	b091      	sub	sp, #68	; 0x44
2000994a:	f012 0f02 	tst.w	r2, #2
2000994e:	4605      	mov	r5, r0
20009950:	d141      	bne.n	200099d6 <__smakebuf_r+0x96>
20009952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009956:	2900      	cmp	r1, #0
20009958:	db18      	blt.n	2000998c <__smakebuf_r+0x4c>
2000995a:	aa01      	add	r2, sp, #4
2000995c:	f001 f978 	bl	2000ac50 <_fstat_r>
20009960:	2800      	cmp	r0, #0
20009962:	db11      	blt.n	20009988 <__smakebuf_r+0x48>
20009964:	9b02      	ldr	r3, [sp, #8]
20009966:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000996a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000996e:	bf14      	ite	ne
20009970:	2700      	movne	r7, #0
20009972:	2701      	moveq	r7, #1
20009974:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20009978:	d040      	beq.n	200099fc <__smakebuf_r+0xbc>
2000997a:	89a3      	ldrh	r3, [r4, #12]
2000997c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20009980:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009984:	81a3      	strh	r3, [r4, #12]
20009986:	e00b      	b.n	200099a0 <__smakebuf_r+0x60>
20009988:	89a3      	ldrh	r3, [r4, #12]
2000998a:	b29a      	uxth	r2, r3
2000998c:	f012 0f80 	tst.w	r2, #128	; 0x80
20009990:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009994:	bf0c      	ite	eq
20009996:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000999a:	2640      	movne	r6, #64	; 0x40
2000999c:	2700      	movs	r7, #0
2000999e:	81a3      	strh	r3, [r4, #12]
200099a0:	4628      	mov	r0, r5
200099a2:	4631      	mov	r1, r6
200099a4:	f7fa fdf6 	bl	20004594 <_malloc_r>
200099a8:	b170      	cbz	r0, 200099c8 <__smakebuf_r+0x88>
200099aa:	89a1      	ldrh	r1, [r4, #12]
200099ac:	f249 1211 	movw	r2, #37137	; 0x9111
200099b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200099b4:	6120      	str	r0, [r4, #16]
200099b6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200099ba:	6166      	str	r6, [r4, #20]
200099bc:	62aa      	str	r2, [r5, #40]	; 0x28
200099be:	81a1      	strh	r1, [r4, #12]
200099c0:	6020      	str	r0, [r4, #0]
200099c2:	b97f      	cbnz	r7, 200099e4 <__smakebuf_r+0xa4>
200099c4:	b011      	add	sp, #68	; 0x44
200099c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200099c8:	89a3      	ldrh	r3, [r4, #12]
200099ca:	f413 7f00 	tst.w	r3, #512	; 0x200
200099ce:	d1f9      	bne.n	200099c4 <__smakebuf_r+0x84>
200099d0:	f043 0302 	orr.w	r3, r3, #2
200099d4:	81a3      	strh	r3, [r4, #12]
200099d6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200099da:	6123      	str	r3, [r4, #16]
200099dc:	6023      	str	r3, [r4, #0]
200099de:	2301      	movs	r3, #1
200099e0:	6163      	str	r3, [r4, #20]
200099e2:	e7ef      	b.n	200099c4 <__smakebuf_r+0x84>
200099e4:	4628      	mov	r0, r5
200099e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200099ea:	f001 f947 	bl	2000ac7c <_isatty_r>
200099ee:	2800      	cmp	r0, #0
200099f0:	d0e8      	beq.n	200099c4 <__smakebuf_r+0x84>
200099f2:	89a3      	ldrh	r3, [r4, #12]
200099f4:	f043 0301 	orr.w	r3, r3, #1
200099f8:	81a3      	strh	r3, [r4, #12]
200099fa:	e7e3      	b.n	200099c4 <__smakebuf_r+0x84>
200099fc:	f64a 039d 	movw	r3, #43165	; 0xa89d
20009a00:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20009a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009a06:	429a      	cmp	r2, r3
20009a08:	d1b7      	bne.n	2000997a <__smakebuf_r+0x3a>
20009a0a:	89a2      	ldrh	r2, [r4, #12]
20009a0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20009a10:	461e      	mov	r6, r3
20009a12:	6523      	str	r3, [r4, #80]	; 0x50
20009a14:	ea42 0303 	orr.w	r3, r2, r3
20009a18:	81a3      	strh	r3, [r4, #12]
20009a1a:	e7c1      	b.n	200099a0 <__smakebuf_r+0x60>

20009a1c <memchr>:
20009a1c:	f010 0f03 	tst.w	r0, #3
20009a20:	b2c9      	uxtb	r1, r1
20009a22:	b410      	push	{r4}
20009a24:	d010      	beq.n	20009a48 <memchr+0x2c>
20009a26:	2a00      	cmp	r2, #0
20009a28:	d02f      	beq.n	20009a8a <memchr+0x6e>
20009a2a:	7803      	ldrb	r3, [r0, #0]
20009a2c:	428b      	cmp	r3, r1
20009a2e:	d02a      	beq.n	20009a86 <memchr+0x6a>
20009a30:	3a01      	subs	r2, #1
20009a32:	e005      	b.n	20009a40 <memchr+0x24>
20009a34:	2a00      	cmp	r2, #0
20009a36:	d028      	beq.n	20009a8a <memchr+0x6e>
20009a38:	7803      	ldrb	r3, [r0, #0]
20009a3a:	3a01      	subs	r2, #1
20009a3c:	428b      	cmp	r3, r1
20009a3e:	d022      	beq.n	20009a86 <memchr+0x6a>
20009a40:	3001      	adds	r0, #1
20009a42:	f010 0f03 	tst.w	r0, #3
20009a46:	d1f5      	bne.n	20009a34 <memchr+0x18>
20009a48:	2a03      	cmp	r2, #3
20009a4a:	d911      	bls.n	20009a70 <memchr+0x54>
20009a4c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20009a50:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20009a54:	6803      	ldr	r3, [r0, #0]
20009a56:	ea84 0303 	eor.w	r3, r4, r3
20009a5a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20009a5e:	ea2c 0303 	bic.w	r3, ip, r3
20009a62:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20009a66:	d103      	bne.n	20009a70 <memchr+0x54>
20009a68:	3a04      	subs	r2, #4
20009a6a:	3004      	adds	r0, #4
20009a6c:	2a03      	cmp	r2, #3
20009a6e:	d8f1      	bhi.n	20009a54 <memchr+0x38>
20009a70:	b15a      	cbz	r2, 20009a8a <memchr+0x6e>
20009a72:	7803      	ldrb	r3, [r0, #0]
20009a74:	428b      	cmp	r3, r1
20009a76:	d006      	beq.n	20009a86 <memchr+0x6a>
20009a78:	3a01      	subs	r2, #1
20009a7a:	b132      	cbz	r2, 20009a8a <memchr+0x6e>
20009a7c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20009a80:	3a01      	subs	r2, #1
20009a82:	428b      	cmp	r3, r1
20009a84:	d1f9      	bne.n	20009a7a <memchr+0x5e>
20009a86:	bc10      	pop	{r4}
20009a88:	4770      	bx	lr
20009a8a:	2000      	movs	r0, #0
20009a8c:	e7fb      	b.n	20009a86 <memchr+0x6a>
20009a8e:	bf00      	nop

20009a90 <memmove>:
20009a90:	4288      	cmp	r0, r1
20009a92:	468c      	mov	ip, r1
20009a94:	b470      	push	{r4, r5, r6}
20009a96:	4605      	mov	r5, r0
20009a98:	4614      	mov	r4, r2
20009a9a:	d90e      	bls.n	20009aba <memmove+0x2a>
20009a9c:	188b      	adds	r3, r1, r2
20009a9e:	4298      	cmp	r0, r3
20009aa0:	d20b      	bcs.n	20009aba <memmove+0x2a>
20009aa2:	b142      	cbz	r2, 20009ab6 <memmove+0x26>
20009aa4:	ebc2 0c03 	rsb	ip, r2, r3
20009aa8:	4601      	mov	r1, r0
20009aaa:	1e53      	subs	r3, r2, #1
20009aac:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009ab0:	54ca      	strb	r2, [r1, r3]
20009ab2:	3b01      	subs	r3, #1
20009ab4:	d2fa      	bcs.n	20009aac <memmove+0x1c>
20009ab6:	bc70      	pop	{r4, r5, r6}
20009ab8:	4770      	bx	lr
20009aba:	2a0f      	cmp	r2, #15
20009abc:	d809      	bhi.n	20009ad2 <memmove+0x42>
20009abe:	2c00      	cmp	r4, #0
20009ac0:	d0f9      	beq.n	20009ab6 <memmove+0x26>
20009ac2:	2300      	movs	r3, #0
20009ac4:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009ac8:	54ea      	strb	r2, [r5, r3]
20009aca:	3301      	adds	r3, #1
20009acc:	42a3      	cmp	r3, r4
20009ace:	d1f9      	bne.n	20009ac4 <memmove+0x34>
20009ad0:	e7f1      	b.n	20009ab6 <memmove+0x26>
20009ad2:	ea41 0300 	orr.w	r3, r1, r0
20009ad6:	f013 0f03 	tst.w	r3, #3
20009ada:	d1f0      	bne.n	20009abe <memmove+0x2e>
20009adc:	4694      	mov	ip, r2
20009ade:	460c      	mov	r4, r1
20009ae0:	4603      	mov	r3, r0
20009ae2:	6825      	ldr	r5, [r4, #0]
20009ae4:	f1ac 0c10 	sub.w	ip, ip, #16
20009ae8:	601d      	str	r5, [r3, #0]
20009aea:	6865      	ldr	r5, [r4, #4]
20009aec:	605d      	str	r5, [r3, #4]
20009aee:	68a5      	ldr	r5, [r4, #8]
20009af0:	609d      	str	r5, [r3, #8]
20009af2:	68e5      	ldr	r5, [r4, #12]
20009af4:	3410      	adds	r4, #16
20009af6:	60dd      	str	r5, [r3, #12]
20009af8:	3310      	adds	r3, #16
20009afa:	f1bc 0f0f 	cmp.w	ip, #15
20009afe:	d8f0      	bhi.n	20009ae2 <memmove+0x52>
20009b00:	3a10      	subs	r2, #16
20009b02:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20009b06:	f10c 0501 	add.w	r5, ip, #1
20009b0a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20009b0e:	012d      	lsls	r5, r5, #4
20009b10:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20009b14:	eb01 0c05 	add.w	ip, r1, r5
20009b18:	1945      	adds	r5, r0, r5
20009b1a:	2e03      	cmp	r6, #3
20009b1c:	4634      	mov	r4, r6
20009b1e:	d9ce      	bls.n	20009abe <memmove+0x2e>
20009b20:	2300      	movs	r3, #0
20009b22:	f85c 2003 	ldr.w	r2, [ip, r3]
20009b26:	50ea      	str	r2, [r5, r3]
20009b28:	3304      	adds	r3, #4
20009b2a:	1af2      	subs	r2, r6, r3
20009b2c:	2a03      	cmp	r2, #3
20009b2e:	d8f8      	bhi.n	20009b22 <memmove+0x92>
20009b30:	3e04      	subs	r6, #4
20009b32:	08b3      	lsrs	r3, r6, #2
20009b34:	1c5a      	adds	r2, r3, #1
20009b36:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20009b3a:	0092      	lsls	r2, r2, #2
20009b3c:	4494      	add	ip, r2
20009b3e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20009b42:	18ad      	adds	r5, r5, r2
20009b44:	e7bb      	b.n	20009abe <memmove+0x2e>
20009b46:	bf00      	nop

20009b48 <__hi0bits>:
20009b48:	0c02      	lsrs	r2, r0, #16
20009b4a:	4603      	mov	r3, r0
20009b4c:	0412      	lsls	r2, r2, #16
20009b4e:	b1b2      	cbz	r2, 20009b7e <__hi0bits+0x36>
20009b50:	2000      	movs	r0, #0
20009b52:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20009b56:	d101      	bne.n	20009b5c <__hi0bits+0x14>
20009b58:	3008      	adds	r0, #8
20009b5a:	021b      	lsls	r3, r3, #8
20009b5c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20009b60:	d101      	bne.n	20009b66 <__hi0bits+0x1e>
20009b62:	3004      	adds	r0, #4
20009b64:	011b      	lsls	r3, r3, #4
20009b66:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20009b6a:	d101      	bne.n	20009b70 <__hi0bits+0x28>
20009b6c:	3002      	adds	r0, #2
20009b6e:	009b      	lsls	r3, r3, #2
20009b70:	2b00      	cmp	r3, #0
20009b72:	db03      	blt.n	20009b7c <__hi0bits+0x34>
20009b74:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20009b78:	d004      	beq.n	20009b84 <__hi0bits+0x3c>
20009b7a:	3001      	adds	r0, #1
20009b7c:	4770      	bx	lr
20009b7e:	0403      	lsls	r3, r0, #16
20009b80:	2010      	movs	r0, #16
20009b82:	e7e6      	b.n	20009b52 <__hi0bits+0xa>
20009b84:	2020      	movs	r0, #32
20009b86:	4770      	bx	lr

20009b88 <__lo0bits>:
20009b88:	6803      	ldr	r3, [r0, #0]
20009b8a:	4602      	mov	r2, r0
20009b8c:	f013 0007 	ands.w	r0, r3, #7
20009b90:	d009      	beq.n	20009ba6 <__lo0bits+0x1e>
20009b92:	f013 0f01 	tst.w	r3, #1
20009b96:	d121      	bne.n	20009bdc <__lo0bits+0x54>
20009b98:	f013 0f02 	tst.w	r3, #2
20009b9c:	d122      	bne.n	20009be4 <__lo0bits+0x5c>
20009b9e:	089b      	lsrs	r3, r3, #2
20009ba0:	2002      	movs	r0, #2
20009ba2:	6013      	str	r3, [r2, #0]
20009ba4:	4770      	bx	lr
20009ba6:	b299      	uxth	r1, r3
20009ba8:	b909      	cbnz	r1, 20009bae <__lo0bits+0x26>
20009baa:	0c1b      	lsrs	r3, r3, #16
20009bac:	2010      	movs	r0, #16
20009bae:	f013 0fff 	tst.w	r3, #255	; 0xff
20009bb2:	d101      	bne.n	20009bb8 <__lo0bits+0x30>
20009bb4:	3008      	adds	r0, #8
20009bb6:	0a1b      	lsrs	r3, r3, #8
20009bb8:	f013 0f0f 	tst.w	r3, #15
20009bbc:	d101      	bne.n	20009bc2 <__lo0bits+0x3a>
20009bbe:	3004      	adds	r0, #4
20009bc0:	091b      	lsrs	r3, r3, #4
20009bc2:	f013 0f03 	tst.w	r3, #3
20009bc6:	d101      	bne.n	20009bcc <__lo0bits+0x44>
20009bc8:	3002      	adds	r0, #2
20009bca:	089b      	lsrs	r3, r3, #2
20009bcc:	f013 0f01 	tst.w	r3, #1
20009bd0:	d102      	bne.n	20009bd8 <__lo0bits+0x50>
20009bd2:	085b      	lsrs	r3, r3, #1
20009bd4:	d004      	beq.n	20009be0 <__lo0bits+0x58>
20009bd6:	3001      	adds	r0, #1
20009bd8:	6013      	str	r3, [r2, #0]
20009bda:	4770      	bx	lr
20009bdc:	2000      	movs	r0, #0
20009bde:	4770      	bx	lr
20009be0:	2020      	movs	r0, #32
20009be2:	4770      	bx	lr
20009be4:	085b      	lsrs	r3, r3, #1
20009be6:	2001      	movs	r0, #1
20009be8:	6013      	str	r3, [r2, #0]
20009bea:	4770      	bx	lr

20009bec <__mcmp>:
20009bec:	4603      	mov	r3, r0
20009bee:	690a      	ldr	r2, [r1, #16]
20009bf0:	6900      	ldr	r0, [r0, #16]
20009bf2:	b410      	push	{r4}
20009bf4:	1a80      	subs	r0, r0, r2
20009bf6:	d111      	bne.n	20009c1c <__mcmp+0x30>
20009bf8:	3204      	adds	r2, #4
20009bfa:	f103 0c14 	add.w	ip, r3, #20
20009bfe:	0092      	lsls	r2, r2, #2
20009c00:	189b      	adds	r3, r3, r2
20009c02:	1889      	adds	r1, r1, r2
20009c04:	3104      	adds	r1, #4
20009c06:	3304      	adds	r3, #4
20009c08:	f853 4c04 	ldr.w	r4, [r3, #-4]
20009c0c:	3b04      	subs	r3, #4
20009c0e:	f851 2c04 	ldr.w	r2, [r1, #-4]
20009c12:	3904      	subs	r1, #4
20009c14:	4294      	cmp	r4, r2
20009c16:	d103      	bne.n	20009c20 <__mcmp+0x34>
20009c18:	459c      	cmp	ip, r3
20009c1a:	d3f5      	bcc.n	20009c08 <__mcmp+0x1c>
20009c1c:	bc10      	pop	{r4}
20009c1e:	4770      	bx	lr
20009c20:	bf38      	it	cc
20009c22:	f04f 30ff 	movcc.w	r0, #4294967295
20009c26:	d3f9      	bcc.n	20009c1c <__mcmp+0x30>
20009c28:	2001      	movs	r0, #1
20009c2a:	e7f7      	b.n	20009c1c <__mcmp+0x30>

20009c2c <__ulp>:
20009c2c:	f240 0300 	movw	r3, #0
20009c30:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20009c34:	ea01 0303 	and.w	r3, r1, r3
20009c38:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20009c3c:	2b00      	cmp	r3, #0
20009c3e:	dd02      	ble.n	20009c46 <__ulp+0x1a>
20009c40:	4619      	mov	r1, r3
20009c42:	2000      	movs	r0, #0
20009c44:	4770      	bx	lr
20009c46:	425b      	negs	r3, r3
20009c48:	151b      	asrs	r3, r3, #20
20009c4a:	2b13      	cmp	r3, #19
20009c4c:	dd0e      	ble.n	20009c6c <__ulp+0x40>
20009c4e:	3b14      	subs	r3, #20
20009c50:	2b1e      	cmp	r3, #30
20009c52:	dd03      	ble.n	20009c5c <__ulp+0x30>
20009c54:	2301      	movs	r3, #1
20009c56:	2100      	movs	r1, #0
20009c58:	4618      	mov	r0, r3
20009c5a:	4770      	bx	lr
20009c5c:	2201      	movs	r2, #1
20009c5e:	f1c3 031f 	rsb	r3, r3, #31
20009c62:	2100      	movs	r1, #0
20009c64:	fa12 f303 	lsls.w	r3, r2, r3
20009c68:	4618      	mov	r0, r3
20009c6a:	4770      	bx	lr
20009c6c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20009c70:	2000      	movs	r0, #0
20009c72:	fa52 f103 	asrs.w	r1, r2, r3
20009c76:	4770      	bx	lr

20009c78 <__b2d>:
20009c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009c7c:	6904      	ldr	r4, [r0, #16]
20009c7e:	f100 0614 	add.w	r6, r0, #20
20009c82:	460f      	mov	r7, r1
20009c84:	3404      	adds	r4, #4
20009c86:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20009c8a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009c8e:	46a0      	mov	r8, r4
20009c90:	4628      	mov	r0, r5
20009c92:	f7ff ff59 	bl	20009b48 <__hi0bits>
20009c96:	280a      	cmp	r0, #10
20009c98:	f1c0 0320 	rsb	r3, r0, #32
20009c9c:	603b      	str	r3, [r7, #0]
20009c9e:	dc14      	bgt.n	20009cca <__b2d+0x52>
20009ca0:	42a6      	cmp	r6, r4
20009ca2:	f1c0 030b 	rsb	r3, r0, #11
20009ca6:	d237      	bcs.n	20009d18 <__b2d+0xa0>
20009ca8:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009cac:	40d9      	lsrs	r1, r3
20009cae:	fa25 fc03 	lsr.w	ip, r5, r3
20009cb2:	3015      	adds	r0, #21
20009cb4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20009cb8:	4085      	lsls	r5, r0
20009cba:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20009cbe:	ea41 0205 	orr.w	r2, r1, r5
20009cc2:	4610      	mov	r0, r2
20009cc4:	4619      	mov	r1, r3
20009cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009cca:	42a6      	cmp	r6, r4
20009ccc:	d320      	bcc.n	20009d10 <__b2d+0x98>
20009cce:	2100      	movs	r1, #0
20009cd0:	380b      	subs	r0, #11
20009cd2:	bf02      	ittt	eq
20009cd4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20009cd8:	460a      	moveq	r2, r1
20009cda:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20009cde:	d0f0      	beq.n	20009cc2 <__b2d+0x4a>
20009ce0:	42b4      	cmp	r4, r6
20009ce2:	f1c0 0320 	rsb	r3, r0, #32
20009ce6:	d919      	bls.n	20009d1c <__b2d+0xa4>
20009ce8:	f854 4c04 	ldr.w	r4, [r4, #-4]
20009cec:	40dc      	lsrs	r4, r3
20009cee:	4085      	lsls	r5, r0
20009cf0:	fa21 fc03 	lsr.w	ip, r1, r3
20009cf4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20009cf8:	fa11 f000 	lsls.w	r0, r1, r0
20009cfc:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20009d00:	ea44 0200 	orr.w	r2, r4, r0
20009d04:	ea45 030c 	orr.w	r3, r5, ip
20009d08:	4610      	mov	r0, r2
20009d0a:	4619      	mov	r1, r3
20009d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009d10:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009d14:	3c04      	subs	r4, #4
20009d16:	e7db      	b.n	20009cd0 <__b2d+0x58>
20009d18:	2100      	movs	r1, #0
20009d1a:	e7c8      	b.n	20009cae <__b2d+0x36>
20009d1c:	2400      	movs	r4, #0
20009d1e:	e7e6      	b.n	20009cee <__b2d+0x76>

20009d20 <__ratio>:
20009d20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20009d24:	b083      	sub	sp, #12
20009d26:	460e      	mov	r6, r1
20009d28:	a901      	add	r1, sp, #4
20009d2a:	4607      	mov	r7, r0
20009d2c:	f7ff ffa4 	bl	20009c78 <__b2d>
20009d30:	460d      	mov	r5, r1
20009d32:	4604      	mov	r4, r0
20009d34:	4669      	mov	r1, sp
20009d36:	4630      	mov	r0, r6
20009d38:	f7ff ff9e 	bl	20009c78 <__b2d>
20009d3c:	f8dd c004 	ldr.w	ip, [sp, #4]
20009d40:	46a9      	mov	r9, r5
20009d42:	46a0      	mov	r8, r4
20009d44:	460b      	mov	r3, r1
20009d46:	4602      	mov	r2, r0
20009d48:	6931      	ldr	r1, [r6, #16]
20009d4a:	4616      	mov	r6, r2
20009d4c:	6938      	ldr	r0, [r7, #16]
20009d4e:	461f      	mov	r7, r3
20009d50:	1a40      	subs	r0, r0, r1
20009d52:	9900      	ldr	r1, [sp, #0]
20009d54:	ebc1 010c 	rsb	r1, r1, ip
20009d58:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20009d5c:	2900      	cmp	r1, #0
20009d5e:	bfc9      	itett	gt
20009d60:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20009d64:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20009d68:	4624      	movgt	r4, r4
20009d6a:	464d      	movgt	r5, r9
20009d6c:	bfdc      	itt	le
20009d6e:	4612      	movle	r2, r2
20009d70:	463b      	movle	r3, r7
20009d72:	4620      	mov	r0, r4
20009d74:	4629      	mov	r1, r5
20009d76:	f7fa facd 	bl	20004314 <__aeabi_ddiv>
20009d7a:	b003      	add	sp, #12
20009d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20009d80 <_mprec_log10>:
20009d80:	2817      	cmp	r0, #23
20009d82:	b510      	push	{r4, lr}
20009d84:	4604      	mov	r4, r0
20009d86:	dd0e      	ble.n	20009da6 <_mprec_log10+0x26>
20009d88:	f240 0100 	movw	r1, #0
20009d8c:	2000      	movs	r0, #0
20009d8e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20009d92:	f240 0300 	movw	r3, #0
20009d96:	2200      	movs	r2, #0
20009d98:	f2c4 0324 	movt	r3, #16420	; 0x4024
20009d9c:	f7fa f990 	bl	200040c0 <__aeabi_dmul>
20009da0:	3c01      	subs	r4, #1
20009da2:	d1f6      	bne.n	20009d92 <_mprec_log10+0x12>
20009da4:	bd10      	pop	{r4, pc}
20009da6:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
20009daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009dae:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20009db2:	e9d3 0100 	ldrd	r0, r1, [r3]
20009db6:	bd10      	pop	{r4, pc}

20009db8 <__copybits>:
20009db8:	6913      	ldr	r3, [r2, #16]
20009dba:	3901      	subs	r1, #1
20009dbc:	f102 0c14 	add.w	ip, r2, #20
20009dc0:	b410      	push	{r4}
20009dc2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20009dc6:	114c      	asrs	r4, r1, #5
20009dc8:	3214      	adds	r2, #20
20009dca:	3401      	adds	r4, #1
20009dcc:	4594      	cmp	ip, r2
20009dce:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009dd2:	d20f      	bcs.n	20009df4 <__copybits+0x3c>
20009dd4:	2300      	movs	r3, #0
20009dd6:	f85c 1003 	ldr.w	r1, [ip, r3]
20009dda:	50c1      	str	r1, [r0, r3]
20009ddc:	3304      	adds	r3, #4
20009dde:	eb03 010c 	add.w	r1, r3, ip
20009de2:	428a      	cmp	r2, r1
20009de4:	d8f7      	bhi.n	20009dd6 <__copybits+0x1e>
20009de6:	ea6f 0c0c 	mvn.w	ip, ip
20009dea:	4462      	add	r2, ip
20009dec:	f022 0203 	bic.w	r2, r2, #3
20009df0:	3204      	adds	r2, #4
20009df2:	1880      	adds	r0, r0, r2
20009df4:	4284      	cmp	r4, r0
20009df6:	d904      	bls.n	20009e02 <__copybits+0x4a>
20009df8:	2300      	movs	r3, #0
20009dfa:	f840 3b04 	str.w	r3, [r0], #4
20009dfe:	4284      	cmp	r4, r0
20009e00:	d8fb      	bhi.n	20009dfa <__copybits+0x42>
20009e02:	bc10      	pop	{r4}
20009e04:	4770      	bx	lr
20009e06:	bf00      	nop

20009e08 <__any_on>:
20009e08:	6902      	ldr	r2, [r0, #16]
20009e0a:	114b      	asrs	r3, r1, #5
20009e0c:	429a      	cmp	r2, r3
20009e0e:	db10      	blt.n	20009e32 <__any_on+0x2a>
20009e10:	dd0e      	ble.n	20009e30 <__any_on+0x28>
20009e12:	f011 011f 	ands.w	r1, r1, #31
20009e16:	d00b      	beq.n	20009e30 <__any_on+0x28>
20009e18:	461a      	mov	r2, r3
20009e1a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20009e1e:	695b      	ldr	r3, [r3, #20]
20009e20:	fa23 fc01 	lsr.w	ip, r3, r1
20009e24:	fa0c f101 	lsl.w	r1, ip, r1
20009e28:	4299      	cmp	r1, r3
20009e2a:	d002      	beq.n	20009e32 <__any_on+0x2a>
20009e2c:	2001      	movs	r0, #1
20009e2e:	4770      	bx	lr
20009e30:	461a      	mov	r2, r3
20009e32:	3204      	adds	r2, #4
20009e34:	f100 0114 	add.w	r1, r0, #20
20009e38:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20009e3c:	f103 0c04 	add.w	ip, r3, #4
20009e40:	4561      	cmp	r1, ip
20009e42:	d20b      	bcs.n	20009e5c <__any_on+0x54>
20009e44:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20009e48:	2a00      	cmp	r2, #0
20009e4a:	d1ef      	bne.n	20009e2c <__any_on+0x24>
20009e4c:	4299      	cmp	r1, r3
20009e4e:	d205      	bcs.n	20009e5c <__any_on+0x54>
20009e50:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20009e54:	2a00      	cmp	r2, #0
20009e56:	d1e9      	bne.n	20009e2c <__any_on+0x24>
20009e58:	4299      	cmp	r1, r3
20009e5a:	d3f9      	bcc.n	20009e50 <__any_on+0x48>
20009e5c:	2000      	movs	r0, #0
20009e5e:	4770      	bx	lr

20009e60 <_Bfree>:
20009e60:	b530      	push	{r4, r5, lr}
20009e62:	6a45      	ldr	r5, [r0, #36]	; 0x24
20009e64:	b083      	sub	sp, #12
20009e66:	4604      	mov	r4, r0
20009e68:	b155      	cbz	r5, 20009e80 <_Bfree+0x20>
20009e6a:	b139      	cbz	r1, 20009e7c <_Bfree+0x1c>
20009e6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
20009e6e:	684a      	ldr	r2, [r1, #4]
20009e70:	68db      	ldr	r3, [r3, #12]
20009e72:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20009e76:	6008      	str	r0, [r1, #0]
20009e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20009e7c:	b003      	add	sp, #12
20009e7e:	bd30      	pop	{r4, r5, pc}
20009e80:	2010      	movs	r0, #16
20009e82:	9101      	str	r1, [sp, #4]
20009e84:	f7fa fb7e 	bl	20004584 <malloc>
20009e88:	9901      	ldr	r1, [sp, #4]
20009e8a:	6260      	str	r0, [r4, #36]	; 0x24
20009e8c:	60c5      	str	r5, [r0, #12]
20009e8e:	6045      	str	r5, [r0, #4]
20009e90:	6085      	str	r5, [r0, #8]
20009e92:	6005      	str	r5, [r0, #0]
20009e94:	e7e9      	b.n	20009e6a <_Bfree+0xa>
20009e96:	bf00      	nop

20009e98 <_Balloc>:
20009e98:	b570      	push	{r4, r5, r6, lr}
20009e9a:	6a44      	ldr	r4, [r0, #36]	; 0x24
20009e9c:	4606      	mov	r6, r0
20009e9e:	460d      	mov	r5, r1
20009ea0:	b164      	cbz	r4, 20009ebc <_Balloc+0x24>
20009ea2:	68e2      	ldr	r2, [r4, #12]
20009ea4:	b1a2      	cbz	r2, 20009ed0 <_Balloc+0x38>
20009ea6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20009eaa:	b1eb      	cbz	r3, 20009ee8 <_Balloc+0x50>
20009eac:	6819      	ldr	r1, [r3, #0]
20009eae:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20009eb2:	2200      	movs	r2, #0
20009eb4:	60da      	str	r2, [r3, #12]
20009eb6:	611a      	str	r2, [r3, #16]
20009eb8:	4618      	mov	r0, r3
20009eba:	bd70      	pop	{r4, r5, r6, pc}
20009ebc:	2010      	movs	r0, #16
20009ebe:	f7fa fb61 	bl	20004584 <malloc>
20009ec2:	2300      	movs	r3, #0
20009ec4:	4604      	mov	r4, r0
20009ec6:	6270      	str	r0, [r6, #36]	; 0x24
20009ec8:	60c3      	str	r3, [r0, #12]
20009eca:	6043      	str	r3, [r0, #4]
20009ecc:	6083      	str	r3, [r0, #8]
20009ece:	6003      	str	r3, [r0, #0]
20009ed0:	2210      	movs	r2, #16
20009ed2:	4630      	mov	r0, r6
20009ed4:	2104      	movs	r1, #4
20009ed6:	f000 fe13 	bl	2000ab00 <_calloc_r>
20009eda:	6a73      	ldr	r3, [r6, #36]	; 0x24
20009edc:	60e0      	str	r0, [r4, #12]
20009ede:	68da      	ldr	r2, [r3, #12]
20009ee0:	2a00      	cmp	r2, #0
20009ee2:	d1e0      	bne.n	20009ea6 <_Balloc+0xe>
20009ee4:	4613      	mov	r3, r2
20009ee6:	e7e7      	b.n	20009eb8 <_Balloc+0x20>
20009ee8:	2401      	movs	r4, #1
20009eea:	4630      	mov	r0, r6
20009eec:	4621      	mov	r1, r4
20009eee:	40ac      	lsls	r4, r5
20009ef0:	1d62      	adds	r2, r4, #5
20009ef2:	0092      	lsls	r2, r2, #2
20009ef4:	f000 fe04 	bl	2000ab00 <_calloc_r>
20009ef8:	4603      	mov	r3, r0
20009efa:	2800      	cmp	r0, #0
20009efc:	d0dc      	beq.n	20009eb8 <_Balloc+0x20>
20009efe:	6045      	str	r5, [r0, #4]
20009f00:	6084      	str	r4, [r0, #8]
20009f02:	e7d6      	b.n	20009eb2 <_Balloc+0x1a>

20009f04 <__d2b>:
20009f04:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20009f08:	b083      	sub	sp, #12
20009f0a:	2101      	movs	r1, #1
20009f0c:	461d      	mov	r5, r3
20009f0e:	4614      	mov	r4, r2
20009f10:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20009f12:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20009f14:	f7ff ffc0 	bl	20009e98 <_Balloc>
20009f18:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20009f1c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20009f20:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20009f24:	4615      	mov	r5, r2
20009f26:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20009f2a:	9300      	str	r3, [sp, #0]
20009f2c:	bf1c      	itt	ne
20009f2e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20009f32:	9300      	strne	r3, [sp, #0]
20009f34:	4680      	mov	r8, r0
20009f36:	2c00      	cmp	r4, #0
20009f38:	d023      	beq.n	20009f82 <__d2b+0x7e>
20009f3a:	a802      	add	r0, sp, #8
20009f3c:	f840 4d04 	str.w	r4, [r0, #-4]!
20009f40:	f7ff fe22 	bl	20009b88 <__lo0bits>
20009f44:	4603      	mov	r3, r0
20009f46:	2800      	cmp	r0, #0
20009f48:	d137      	bne.n	20009fba <__d2b+0xb6>
20009f4a:	9901      	ldr	r1, [sp, #4]
20009f4c:	9a00      	ldr	r2, [sp, #0]
20009f4e:	f8c8 1014 	str.w	r1, [r8, #20]
20009f52:	2a00      	cmp	r2, #0
20009f54:	bf14      	ite	ne
20009f56:	2402      	movne	r4, #2
20009f58:	2401      	moveq	r4, #1
20009f5a:	f8c8 2018 	str.w	r2, [r8, #24]
20009f5e:	f8c8 4010 	str.w	r4, [r8, #16]
20009f62:	f1ba 0f00 	cmp.w	sl, #0
20009f66:	d01b      	beq.n	20009fa0 <__d2b+0x9c>
20009f68:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20009f6c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20009f70:	f1aa 0a03 	sub.w	sl, sl, #3
20009f74:	4453      	add	r3, sl
20009f76:	603b      	str	r3, [r7, #0]
20009f78:	6032      	str	r2, [r6, #0]
20009f7a:	4640      	mov	r0, r8
20009f7c:	b003      	add	sp, #12
20009f7e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20009f82:	4668      	mov	r0, sp
20009f84:	f7ff fe00 	bl	20009b88 <__lo0bits>
20009f88:	2301      	movs	r3, #1
20009f8a:	461c      	mov	r4, r3
20009f8c:	f8c8 3010 	str.w	r3, [r8, #16]
20009f90:	9b00      	ldr	r3, [sp, #0]
20009f92:	f8c8 3014 	str.w	r3, [r8, #20]
20009f96:	f100 0320 	add.w	r3, r0, #32
20009f9a:	f1ba 0f00 	cmp.w	sl, #0
20009f9e:	d1e3      	bne.n	20009f68 <__d2b+0x64>
20009fa0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20009fa4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20009fa8:	3b02      	subs	r3, #2
20009faa:	603b      	str	r3, [r7, #0]
20009fac:	6910      	ldr	r0, [r2, #16]
20009fae:	f7ff fdcb 	bl	20009b48 <__hi0bits>
20009fb2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20009fb6:	6030      	str	r0, [r6, #0]
20009fb8:	e7df      	b.n	20009f7a <__d2b+0x76>
20009fba:	9a00      	ldr	r2, [sp, #0]
20009fbc:	f1c0 0120 	rsb	r1, r0, #32
20009fc0:	fa12 f101 	lsls.w	r1, r2, r1
20009fc4:	40c2      	lsrs	r2, r0
20009fc6:	9801      	ldr	r0, [sp, #4]
20009fc8:	4301      	orrs	r1, r0
20009fca:	f8c8 1014 	str.w	r1, [r8, #20]
20009fce:	9200      	str	r2, [sp, #0]
20009fd0:	e7bf      	b.n	20009f52 <__d2b+0x4e>
20009fd2:	bf00      	nop

20009fd4 <__mdiff>:
20009fd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009fd8:	6913      	ldr	r3, [r2, #16]
20009fda:	690f      	ldr	r7, [r1, #16]
20009fdc:	460c      	mov	r4, r1
20009fde:	4615      	mov	r5, r2
20009fe0:	1aff      	subs	r7, r7, r3
20009fe2:	2f00      	cmp	r7, #0
20009fe4:	d04f      	beq.n	2000a086 <__mdiff+0xb2>
20009fe6:	db6a      	blt.n	2000a0be <__mdiff+0xea>
20009fe8:	2700      	movs	r7, #0
20009fea:	f101 0614 	add.w	r6, r1, #20
20009fee:	6861      	ldr	r1, [r4, #4]
20009ff0:	f7ff ff52 	bl	20009e98 <_Balloc>
20009ff4:	f8d5 8010 	ldr.w	r8, [r5, #16]
20009ff8:	f8d4 c010 	ldr.w	ip, [r4, #16]
20009ffc:	f105 0114 	add.w	r1, r5, #20
2000a000:	2200      	movs	r2, #0
2000a002:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000a006:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000a00a:	f105 0814 	add.w	r8, r5, #20
2000a00e:	3414      	adds	r4, #20
2000a010:	f100 0314 	add.w	r3, r0, #20
2000a014:	60c7      	str	r7, [r0, #12]
2000a016:	f851 7b04 	ldr.w	r7, [r1], #4
2000a01a:	f856 5b04 	ldr.w	r5, [r6], #4
2000a01e:	46bb      	mov	fp, r7
2000a020:	fa1f fa87 	uxth.w	sl, r7
2000a024:	0c3f      	lsrs	r7, r7, #16
2000a026:	fa1f f985 	uxth.w	r9, r5
2000a02a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000a02e:	ebca 0a09 	rsb	sl, sl, r9
2000a032:	4452      	add	r2, sl
2000a034:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000a038:	b292      	uxth	r2, r2
2000a03a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000a03e:	f843 2b04 	str.w	r2, [r3], #4
2000a042:	143a      	asrs	r2, r7, #16
2000a044:	4588      	cmp	r8, r1
2000a046:	d8e6      	bhi.n	2000a016 <__mdiff+0x42>
2000a048:	42a6      	cmp	r6, r4
2000a04a:	d20e      	bcs.n	2000a06a <__mdiff+0x96>
2000a04c:	f856 1b04 	ldr.w	r1, [r6], #4
2000a050:	b28d      	uxth	r5, r1
2000a052:	0c09      	lsrs	r1, r1, #16
2000a054:	1952      	adds	r2, r2, r5
2000a056:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000a05a:	b292      	uxth	r2, r2
2000a05c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000a060:	f843 2b04 	str.w	r2, [r3], #4
2000a064:	140a      	asrs	r2, r1, #16
2000a066:	42b4      	cmp	r4, r6
2000a068:	d8f0      	bhi.n	2000a04c <__mdiff+0x78>
2000a06a:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000a06e:	b932      	cbnz	r2, 2000a07e <__mdiff+0xaa>
2000a070:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a074:	f10c 3cff 	add.w	ip, ip, #4294967295
2000a078:	3b04      	subs	r3, #4
2000a07a:	2a00      	cmp	r2, #0
2000a07c:	d0f8      	beq.n	2000a070 <__mdiff+0x9c>
2000a07e:	f8c0 c010 	str.w	ip, [r0, #16]
2000a082:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a086:	3304      	adds	r3, #4
2000a088:	f101 0614 	add.w	r6, r1, #20
2000a08c:	009b      	lsls	r3, r3, #2
2000a08e:	18d2      	adds	r2, r2, r3
2000a090:	18cb      	adds	r3, r1, r3
2000a092:	3304      	adds	r3, #4
2000a094:	3204      	adds	r2, #4
2000a096:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000a09a:	3b04      	subs	r3, #4
2000a09c:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000a0a0:	3a04      	subs	r2, #4
2000a0a2:	458c      	cmp	ip, r1
2000a0a4:	d10a      	bne.n	2000a0bc <__mdiff+0xe8>
2000a0a6:	429e      	cmp	r6, r3
2000a0a8:	d3f5      	bcc.n	2000a096 <__mdiff+0xc2>
2000a0aa:	2100      	movs	r1, #0
2000a0ac:	f7ff fef4 	bl	20009e98 <_Balloc>
2000a0b0:	2301      	movs	r3, #1
2000a0b2:	6103      	str	r3, [r0, #16]
2000a0b4:	2300      	movs	r3, #0
2000a0b6:	6143      	str	r3, [r0, #20]
2000a0b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a0bc:	d297      	bcs.n	20009fee <__mdiff+0x1a>
2000a0be:	4623      	mov	r3, r4
2000a0c0:	462c      	mov	r4, r5
2000a0c2:	2701      	movs	r7, #1
2000a0c4:	461d      	mov	r5, r3
2000a0c6:	f104 0614 	add.w	r6, r4, #20
2000a0ca:	e790      	b.n	20009fee <__mdiff+0x1a>

2000a0cc <__lshift>:
2000a0cc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a0d0:	690d      	ldr	r5, [r1, #16]
2000a0d2:	688b      	ldr	r3, [r1, #8]
2000a0d4:	1156      	asrs	r6, r2, #5
2000a0d6:	3501      	adds	r5, #1
2000a0d8:	460c      	mov	r4, r1
2000a0da:	19ad      	adds	r5, r5, r6
2000a0dc:	4690      	mov	r8, r2
2000a0de:	429d      	cmp	r5, r3
2000a0e0:	4682      	mov	sl, r0
2000a0e2:	6849      	ldr	r1, [r1, #4]
2000a0e4:	dd03      	ble.n	2000a0ee <__lshift+0x22>
2000a0e6:	005b      	lsls	r3, r3, #1
2000a0e8:	3101      	adds	r1, #1
2000a0ea:	429d      	cmp	r5, r3
2000a0ec:	dcfb      	bgt.n	2000a0e6 <__lshift+0x1a>
2000a0ee:	4650      	mov	r0, sl
2000a0f0:	f7ff fed2 	bl	20009e98 <_Balloc>
2000a0f4:	2e00      	cmp	r6, #0
2000a0f6:	4607      	mov	r7, r0
2000a0f8:	f100 0214 	add.w	r2, r0, #20
2000a0fc:	dd0a      	ble.n	2000a114 <__lshift+0x48>
2000a0fe:	2300      	movs	r3, #0
2000a100:	4619      	mov	r1, r3
2000a102:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000a106:	3301      	adds	r3, #1
2000a108:	42b3      	cmp	r3, r6
2000a10a:	d1fa      	bne.n	2000a102 <__lshift+0x36>
2000a10c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000a110:	f103 0214 	add.w	r2, r3, #20
2000a114:	6920      	ldr	r0, [r4, #16]
2000a116:	f104 0314 	add.w	r3, r4, #20
2000a11a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000a11e:	3014      	adds	r0, #20
2000a120:	f018 081f 	ands.w	r8, r8, #31
2000a124:	d01b      	beq.n	2000a15e <__lshift+0x92>
2000a126:	f1c8 0e20 	rsb	lr, r8, #32
2000a12a:	2100      	movs	r1, #0
2000a12c:	681e      	ldr	r6, [r3, #0]
2000a12e:	fa06 fc08 	lsl.w	ip, r6, r8
2000a132:	ea41 010c 	orr.w	r1, r1, ip
2000a136:	f842 1b04 	str.w	r1, [r2], #4
2000a13a:	f853 1b04 	ldr.w	r1, [r3], #4
2000a13e:	4298      	cmp	r0, r3
2000a140:	fa21 f10e 	lsr.w	r1, r1, lr
2000a144:	d8f2      	bhi.n	2000a12c <__lshift+0x60>
2000a146:	6011      	str	r1, [r2, #0]
2000a148:	b101      	cbz	r1, 2000a14c <__lshift+0x80>
2000a14a:	3501      	adds	r5, #1
2000a14c:	4650      	mov	r0, sl
2000a14e:	3d01      	subs	r5, #1
2000a150:	4621      	mov	r1, r4
2000a152:	613d      	str	r5, [r7, #16]
2000a154:	f7ff fe84 	bl	20009e60 <_Bfree>
2000a158:	4638      	mov	r0, r7
2000a15a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a15e:	f853 1008 	ldr.w	r1, [r3, r8]
2000a162:	f842 1008 	str.w	r1, [r2, r8]
2000a166:	f108 0804 	add.w	r8, r8, #4
2000a16a:	eb08 0103 	add.w	r1, r8, r3
2000a16e:	4288      	cmp	r0, r1
2000a170:	d9ec      	bls.n	2000a14c <__lshift+0x80>
2000a172:	f853 1008 	ldr.w	r1, [r3, r8]
2000a176:	f842 1008 	str.w	r1, [r2, r8]
2000a17a:	f108 0804 	add.w	r8, r8, #4
2000a17e:	eb08 0103 	add.w	r1, r8, r3
2000a182:	4288      	cmp	r0, r1
2000a184:	d8eb      	bhi.n	2000a15e <__lshift+0x92>
2000a186:	e7e1      	b.n	2000a14c <__lshift+0x80>

2000a188 <__multiply>:
2000a188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a18c:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000a190:	6917      	ldr	r7, [r2, #16]
2000a192:	460d      	mov	r5, r1
2000a194:	4616      	mov	r6, r2
2000a196:	b087      	sub	sp, #28
2000a198:	45b8      	cmp	r8, r7
2000a19a:	bfb5      	itete	lt
2000a19c:	4615      	movlt	r5, r2
2000a19e:	463b      	movge	r3, r7
2000a1a0:	460b      	movlt	r3, r1
2000a1a2:	4647      	movge	r7, r8
2000a1a4:	bfb4      	ite	lt
2000a1a6:	461e      	movlt	r6, r3
2000a1a8:	4698      	movge	r8, r3
2000a1aa:	68ab      	ldr	r3, [r5, #8]
2000a1ac:	eb08 0407 	add.w	r4, r8, r7
2000a1b0:	6869      	ldr	r1, [r5, #4]
2000a1b2:	429c      	cmp	r4, r3
2000a1b4:	bfc8      	it	gt
2000a1b6:	3101      	addgt	r1, #1
2000a1b8:	f7ff fe6e 	bl	20009e98 <_Balloc>
2000a1bc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000a1c0:	f100 0b14 	add.w	fp, r0, #20
2000a1c4:	3314      	adds	r3, #20
2000a1c6:	9003      	str	r0, [sp, #12]
2000a1c8:	459b      	cmp	fp, r3
2000a1ca:	9304      	str	r3, [sp, #16]
2000a1cc:	d206      	bcs.n	2000a1dc <__multiply+0x54>
2000a1ce:	9904      	ldr	r1, [sp, #16]
2000a1d0:	465b      	mov	r3, fp
2000a1d2:	2200      	movs	r2, #0
2000a1d4:	f843 2b04 	str.w	r2, [r3], #4
2000a1d8:	4299      	cmp	r1, r3
2000a1da:	d8fb      	bhi.n	2000a1d4 <__multiply+0x4c>
2000a1dc:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000a1e0:	f106 0914 	add.w	r9, r6, #20
2000a1e4:	f108 0814 	add.w	r8, r8, #20
2000a1e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000a1ec:	3514      	adds	r5, #20
2000a1ee:	45c1      	cmp	r9, r8
2000a1f0:	f8cd 8004 	str.w	r8, [sp, #4]
2000a1f4:	f10c 0c14 	add.w	ip, ip, #20
2000a1f8:	9502      	str	r5, [sp, #8]
2000a1fa:	d24b      	bcs.n	2000a294 <__multiply+0x10c>
2000a1fc:	f04f 0a00 	mov.w	sl, #0
2000a200:	9405      	str	r4, [sp, #20]
2000a202:	f859 400a 	ldr.w	r4, [r9, sl]
2000a206:	eb0a 080b 	add.w	r8, sl, fp
2000a20a:	b2a0      	uxth	r0, r4
2000a20c:	b1d8      	cbz	r0, 2000a246 <__multiply+0xbe>
2000a20e:	9a02      	ldr	r2, [sp, #8]
2000a210:	4643      	mov	r3, r8
2000a212:	2400      	movs	r4, #0
2000a214:	f852 5b04 	ldr.w	r5, [r2], #4
2000a218:	6819      	ldr	r1, [r3, #0]
2000a21a:	b2af      	uxth	r7, r5
2000a21c:	0c2d      	lsrs	r5, r5, #16
2000a21e:	b28e      	uxth	r6, r1
2000a220:	0c09      	lsrs	r1, r1, #16
2000a222:	fb00 6607 	mla	r6, r0, r7, r6
2000a226:	fb00 1105 	mla	r1, r0, r5, r1
2000a22a:	1936      	adds	r6, r6, r4
2000a22c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000a230:	b2b6      	uxth	r6, r6
2000a232:	0c0c      	lsrs	r4, r1, #16
2000a234:	4594      	cmp	ip, r2
2000a236:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000a23a:	f843 6b04 	str.w	r6, [r3], #4
2000a23e:	d8e9      	bhi.n	2000a214 <__multiply+0x8c>
2000a240:	601c      	str	r4, [r3, #0]
2000a242:	f859 400a 	ldr.w	r4, [r9, sl]
2000a246:	0c24      	lsrs	r4, r4, #16
2000a248:	d01c      	beq.n	2000a284 <__multiply+0xfc>
2000a24a:	f85b 200a 	ldr.w	r2, [fp, sl]
2000a24e:	4641      	mov	r1, r8
2000a250:	9b02      	ldr	r3, [sp, #8]
2000a252:	2500      	movs	r5, #0
2000a254:	4610      	mov	r0, r2
2000a256:	881e      	ldrh	r6, [r3, #0]
2000a258:	b297      	uxth	r7, r2
2000a25a:	fb06 5504 	mla	r5, r6, r4, r5
2000a25e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000a262:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000a266:	600f      	str	r7, [r1, #0]
2000a268:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000a26c:	f853 2b04 	ldr.w	r2, [r3], #4
2000a270:	b286      	uxth	r6, r0
2000a272:	0c12      	lsrs	r2, r2, #16
2000a274:	fb02 6204 	mla	r2, r2, r4, r6
2000a278:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000a27c:	0c15      	lsrs	r5, r2, #16
2000a27e:	459c      	cmp	ip, r3
2000a280:	d8e9      	bhi.n	2000a256 <__multiply+0xce>
2000a282:	600a      	str	r2, [r1, #0]
2000a284:	f10a 0a04 	add.w	sl, sl, #4
2000a288:	9a01      	ldr	r2, [sp, #4]
2000a28a:	eb0a 0309 	add.w	r3, sl, r9
2000a28e:	429a      	cmp	r2, r3
2000a290:	d8b7      	bhi.n	2000a202 <__multiply+0x7a>
2000a292:	9c05      	ldr	r4, [sp, #20]
2000a294:	2c00      	cmp	r4, #0
2000a296:	dd0b      	ble.n	2000a2b0 <__multiply+0x128>
2000a298:	9a04      	ldr	r2, [sp, #16]
2000a29a:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000a29e:	b93b      	cbnz	r3, 2000a2b0 <__multiply+0x128>
2000a2a0:	4613      	mov	r3, r2
2000a2a2:	e003      	b.n	2000a2ac <__multiply+0x124>
2000a2a4:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a2a8:	3b04      	subs	r3, #4
2000a2aa:	b90a      	cbnz	r2, 2000a2b0 <__multiply+0x128>
2000a2ac:	3c01      	subs	r4, #1
2000a2ae:	d1f9      	bne.n	2000a2a4 <__multiply+0x11c>
2000a2b0:	9b03      	ldr	r3, [sp, #12]
2000a2b2:	4618      	mov	r0, r3
2000a2b4:	611c      	str	r4, [r3, #16]
2000a2b6:	b007      	add	sp, #28
2000a2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000a2bc <__i2b>:
2000a2bc:	b510      	push	{r4, lr}
2000a2be:	460c      	mov	r4, r1
2000a2c0:	2101      	movs	r1, #1
2000a2c2:	f7ff fde9 	bl	20009e98 <_Balloc>
2000a2c6:	2201      	movs	r2, #1
2000a2c8:	6144      	str	r4, [r0, #20]
2000a2ca:	6102      	str	r2, [r0, #16]
2000a2cc:	bd10      	pop	{r4, pc}
2000a2ce:	bf00      	nop

2000a2d0 <__multadd>:
2000a2d0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a2d4:	460d      	mov	r5, r1
2000a2d6:	2100      	movs	r1, #0
2000a2d8:	4606      	mov	r6, r0
2000a2da:	692c      	ldr	r4, [r5, #16]
2000a2dc:	b083      	sub	sp, #12
2000a2de:	f105 0814 	add.w	r8, r5, #20
2000a2e2:	4608      	mov	r0, r1
2000a2e4:	f858 7001 	ldr.w	r7, [r8, r1]
2000a2e8:	3001      	adds	r0, #1
2000a2ea:	fa1f fa87 	uxth.w	sl, r7
2000a2ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000a2f2:	fb0a 3302 	mla	r3, sl, r2, r3
2000a2f6:	fb0c fc02 	mul.w	ip, ip, r2
2000a2fa:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000a2fe:	b29b      	uxth	r3, r3
2000a300:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000a304:	f848 3001 	str.w	r3, [r8, r1]
2000a308:	3104      	adds	r1, #4
2000a30a:	4284      	cmp	r4, r0
2000a30c:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000a310:	dce8      	bgt.n	2000a2e4 <__multadd+0x14>
2000a312:	b13b      	cbz	r3, 2000a324 <__multadd+0x54>
2000a314:	68aa      	ldr	r2, [r5, #8]
2000a316:	4294      	cmp	r4, r2
2000a318:	da08      	bge.n	2000a32c <__multadd+0x5c>
2000a31a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000a31e:	3401      	adds	r4, #1
2000a320:	612c      	str	r4, [r5, #16]
2000a322:	6153      	str	r3, [r2, #20]
2000a324:	4628      	mov	r0, r5
2000a326:	b003      	add	sp, #12
2000a328:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a32c:	6869      	ldr	r1, [r5, #4]
2000a32e:	4630      	mov	r0, r6
2000a330:	9301      	str	r3, [sp, #4]
2000a332:	3101      	adds	r1, #1
2000a334:	f7ff fdb0 	bl	20009e98 <_Balloc>
2000a338:	692a      	ldr	r2, [r5, #16]
2000a33a:	f105 010c 	add.w	r1, r5, #12
2000a33e:	3202      	adds	r2, #2
2000a340:	0092      	lsls	r2, r2, #2
2000a342:	4607      	mov	r7, r0
2000a344:	300c      	adds	r0, #12
2000a346:	f7fa fbf7 	bl	20004b38 <memcpy>
2000a34a:	4629      	mov	r1, r5
2000a34c:	4630      	mov	r0, r6
2000a34e:	463d      	mov	r5, r7
2000a350:	f7ff fd86 	bl	20009e60 <_Bfree>
2000a354:	9b01      	ldr	r3, [sp, #4]
2000a356:	e7e0      	b.n	2000a31a <__multadd+0x4a>

2000a358 <__pow5mult>:
2000a358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a35c:	4615      	mov	r5, r2
2000a35e:	f012 0203 	ands.w	r2, r2, #3
2000a362:	4604      	mov	r4, r0
2000a364:	4688      	mov	r8, r1
2000a366:	d12c      	bne.n	2000a3c2 <__pow5mult+0x6a>
2000a368:	10ad      	asrs	r5, r5, #2
2000a36a:	d01e      	beq.n	2000a3aa <__pow5mult+0x52>
2000a36c:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000a36e:	2e00      	cmp	r6, #0
2000a370:	d034      	beq.n	2000a3dc <__pow5mult+0x84>
2000a372:	68b7      	ldr	r7, [r6, #8]
2000a374:	2f00      	cmp	r7, #0
2000a376:	d03b      	beq.n	2000a3f0 <__pow5mult+0x98>
2000a378:	f015 0f01 	tst.w	r5, #1
2000a37c:	d108      	bne.n	2000a390 <__pow5mult+0x38>
2000a37e:	106d      	asrs	r5, r5, #1
2000a380:	d013      	beq.n	2000a3aa <__pow5mult+0x52>
2000a382:	683e      	ldr	r6, [r7, #0]
2000a384:	b1a6      	cbz	r6, 2000a3b0 <__pow5mult+0x58>
2000a386:	4630      	mov	r0, r6
2000a388:	4607      	mov	r7, r0
2000a38a:	f015 0f01 	tst.w	r5, #1
2000a38e:	d0f6      	beq.n	2000a37e <__pow5mult+0x26>
2000a390:	4641      	mov	r1, r8
2000a392:	463a      	mov	r2, r7
2000a394:	4620      	mov	r0, r4
2000a396:	f7ff fef7 	bl	2000a188 <__multiply>
2000a39a:	4641      	mov	r1, r8
2000a39c:	4606      	mov	r6, r0
2000a39e:	4620      	mov	r0, r4
2000a3a0:	f7ff fd5e 	bl	20009e60 <_Bfree>
2000a3a4:	106d      	asrs	r5, r5, #1
2000a3a6:	46b0      	mov	r8, r6
2000a3a8:	d1eb      	bne.n	2000a382 <__pow5mult+0x2a>
2000a3aa:	4640      	mov	r0, r8
2000a3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a3b0:	4639      	mov	r1, r7
2000a3b2:	463a      	mov	r2, r7
2000a3b4:	4620      	mov	r0, r4
2000a3b6:	f7ff fee7 	bl	2000a188 <__multiply>
2000a3ba:	6038      	str	r0, [r7, #0]
2000a3bc:	4607      	mov	r7, r0
2000a3be:	6006      	str	r6, [r0, #0]
2000a3c0:	e7e3      	b.n	2000a38a <__pow5mult+0x32>
2000a3c2:	f64b 4cb0 	movw	ip, #48304	; 0xbcb0
2000a3c6:	2300      	movs	r3, #0
2000a3c8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000a3cc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000a3d0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000a3d4:	f7ff ff7c 	bl	2000a2d0 <__multadd>
2000a3d8:	4680      	mov	r8, r0
2000a3da:	e7c5      	b.n	2000a368 <__pow5mult+0x10>
2000a3dc:	2010      	movs	r0, #16
2000a3de:	f7fa f8d1 	bl	20004584 <malloc>
2000a3e2:	2300      	movs	r3, #0
2000a3e4:	4606      	mov	r6, r0
2000a3e6:	6260      	str	r0, [r4, #36]	; 0x24
2000a3e8:	60c3      	str	r3, [r0, #12]
2000a3ea:	6043      	str	r3, [r0, #4]
2000a3ec:	6083      	str	r3, [r0, #8]
2000a3ee:	6003      	str	r3, [r0, #0]
2000a3f0:	4620      	mov	r0, r4
2000a3f2:	f240 2171 	movw	r1, #625	; 0x271
2000a3f6:	f7ff ff61 	bl	2000a2bc <__i2b>
2000a3fa:	2300      	movs	r3, #0
2000a3fc:	60b0      	str	r0, [r6, #8]
2000a3fe:	4607      	mov	r7, r0
2000a400:	6003      	str	r3, [r0, #0]
2000a402:	e7b9      	b.n	2000a378 <__pow5mult+0x20>

2000a404 <__s2b>:
2000a404:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a408:	461e      	mov	r6, r3
2000a40a:	f648 6339 	movw	r3, #36409	; 0x8e39
2000a40e:	f106 0c08 	add.w	ip, r6, #8
2000a412:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000a416:	4688      	mov	r8, r1
2000a418:	4605      	mov	r5, r0
2000a41a:	4617      	mov	r7, r2
2000a41c:	fb83 130c 	smull	r1, r3, r3, ip
2000a420:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000a424:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000a428:	f1bc 0f01 	cmp.w	ip, #1
2000a42c:	dd35      	ble.n	2000a49a <__s2b+0x96>
2000a42e:	2100      	movs	r1, #0
2000a430:	2201      	movs	r2, #1
2000a432:	0052      	lsls	r2, r2, #1
2000a434:	3101      	adds	r1, #1
2000a436:	4594      	cmp	ip, r2
2000a438:	dcfb      	bgt.n	2000a432 <__s2b+0x2e>
2000a43a:	4628      	mov	r0, r5
2000a43c:	f7ff fd2c 	bl	20009e98 <_Balloc>
2000a440:	9b08      	ldr	r3, [sp, #32]
2000a442:	6143      	str	r3, [r0, #20]
2000a444:	2301      	movs	r3, #1
2000a446:	2f09      	cmp	r7, #9
2000a448:	6103      	str	r3, [r0, #16]
2000a44a:	dd22      	ble.n	2000a492 <__s2b+0x8e>
2000a44c:	f108 0a09 	add.w	sl, r8, #9
2000a450:	2409      	movs	r4, #9
2000a452:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a456:	4601      	mov	r1, r0
2000a458:	220a      	movs	r2, #10
2000a45a:	3401      	adds	r4, #1
2000a45c:	3b30      	subs	r3, #48	; 0x30
2000a45e:	4628      	mov	r0, r5
2000a460:	f7ff ff36 	bl	2000a2d0 <__multadd>
2000a464:	42a7      	cmp	r7, r4
2000a466:	dcf4      	bgt.n	2000a452 <__s2b+0x4e>
2000a468:	eb0a 0807 	add.w	r8, sl, r7
2000a46c:	f1a8 0808 	sub.w	r8, r8, #8
2000a470:	42be      	cmp	r6, r7
2000a472:	dd0c      	ble.n	2000a48e <__s2b+0x8a>
2000a474:	2400      	movs	r4, #0
2000a476:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a47a:	4601      	mov	r1, r0
2000a47c:	3401      	adds	r4, #1
2000a47e:	220a      	movs	r2, #10
2000a480:	3b30      	subs	r3, #48	; 0x30
2000a482:	4628      	mov	r0, r5
2000a484:	f7ff ff24 	bl	2000a2d0 <__multadd>
2000a488:	19e3      	adds	r3, r4, r7
2000a48a:	429e      	cmp	r6, r3
2000a48c:	dcf3      	bgt.n	2000a476 <__s2b+0x72>
2000a48e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a492:	f108 080a 	add.w	r8, r8, #10
2000a496:	2709      	movs	r7, #9
2000a498:	e7ea      	b.n	2000a470 <__s2b+0x6c>
2000a49a:	2100      	movs	r1, #0
2000a49c:	e7cd      	b.n	2000a43a <__s2b+0x36>
2000a49e:	bf00      	nop

2000a4a0 <_realloc_r>:
2000a4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a4a4:	4691      	mov	r9, r2
2000a4a6:	b083      	sub	sp, #12
2000a4a8:	4607      	mov	r7, r0
2000a4aa:	460e      	mov	r6, r1
2000a4ac:	2900      	cmp	r1, #0
2000a4ae:	f000 813a 	beq.w	2000a726 <_realloc_r+0x286>
2000a4b2:	f1a1 0808 	sub.w	r8, r1, #8
2000a4b6:	f109 040b 	add.w	r4, r9, #11
2000a4ba:	f7fa fc6f 	bl	20004d9c <__malloc_lock>
2000a4be:	2c16      	cmp	r4, #22
2000a4c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a4c4:	460b      	mov	r3, r1
2000a4c6:	f200 80a0 	bhi.w	2000a60a <_realloc_r+0x16a>
2000a4ca:	2210      	movs	r2, #16
2000a4cc:	2500      	movs	r5, #0
2000a4ce:	4614      	mov	r4, r2
2000a4d0:	454c      	cmp	r4, r9
2000a4d2:	bf38      	it	cc
2000a4d4:	f045 0501 	orrcc.w	r5, r5, #1
2000a4d8:	2d00      	cmp	r5, #0
2000a4da:	f040 812a 	bne.w	2000a732 <_realloc_r+0x292>
2000a4de:	f021 0a03 	bic.w	sl, r1, #3
2000a4e2:	4592      	cmp	sl, r2
2000a4e4:	bfa2      	ittt	ge
2000a4e6:	4640      	movge	r0, r8
2000a4e8:	4655      	movge	r5, sl
2000a4ea:	f108 0808 	addge.w	r8, r8, #8
2000a4ee:	da75      	bge.n	2000a5dc <_realloc_r+0x13c>
2000a4f0:	f64b 7320 	movw	r3, #48928	; 0xbf20
2000a4f4:	eb08 000a 	add.w	r0, r8, sl
2000a4f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a4fc:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000a500:	4586      	cmp	lr, r0
2000a502:	f000 811a 	beq.w	2000a73a <_realloc_r+0x29a>
2000a506:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000a50a:	f02c 0b01 	bic.w	fp, ip, #1
2000a50e:	4483      	add	fp, r0
2000a510:	f8db b004 	ldr.w	fp, [fp, #4]
2000a514:	f01b 0f01 	tst.w	fp, #1
2000a518:	d07c      	beq.n	2000a614 <_realloc_r+0x174>
2000a51a:	46ac      	mov	ip, r5
2000a51c:	4628      	mov	r0, r5
2000a51e:	f011 0f01 	tst.w	r1, #1
2000a522:	f040 809b 	bne.w	2000a65c <_realloc_r+0x1bc>
2000a526:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000a52a:	ebc1 0b08 	rsb	fp, r1, r8
2000a52e:	f8db 5004 	ldr.w	r5, [fp, #4]
2000a532:	f025 0503 	bic.w	r5, r5, #3
2000a536:	2800      	cmp	r0, #0
2000a538:	f000 80dd 	beq.w	2000a6f6 <_realloc_r+0x256>
2000a53c:	4570      	cmp	r0, lr
2000a53e:	f000 811f 	beq.w	2000a780 <_realloc_r+0x2e0>
2000a542:	eb05 030a 	add.w	r3, r5, sl
2000a546:	eb0c 0503 	add.w	r5, ip, r3
2000a54a:	4295      	cmp	r5, r2
2000a54c:	bfb8      	it	lt
2000a54e:	461d      	movlt	r5, r3
2000a550:	f2c0 80d2 	blt.w	2000a6f8 <_realloc_r+0x258>
2000a554:	6881      	ldr	r1, [r0, #8]
2000a556:	465b      	mov	r3, fp
2000a558:	68c0      	ldr	r0, [r0, #12]
2000a55a:	f1aa 0204 	sub.w	r2, sl, #4
2000a55e:	2a24      	cmp	r2, #36	; 0x24
2000a560:	6081      	str	r1, [r0, #8]
2000a562:	60c8      	str	r0, [r1, #12]
2000a564:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a568:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a56c:	6081      	str	r1, [r0, #8]
2000a56e:	60c8      	str	r0, [r1, #12]
2000a570:	f200 80d0 	bhi.w	2000a714 <_realloc_r+0x274>
2000a574:	2a13      	cmp	r2, #19
2000a576:	469c      	mov	ip, r3
2000a578:	d921      	bls.n	2000a5be <_realloc_r+0x11e>
2000a57a:	4631      	mov	r1, r6
2000a57c:	f10b 0c10 	add.w	ip, fp, #16
2000a580:	f851 0b04 	ldr.w	r0, [r1], #4
2000a584:	f8cb 0008 	str.w	r0, [fp, #8]
2000a588:	6870      	ldr	r0, [r6, #4]
2000a58a:	1d0e      	adds	r6, r1, #4
2000a58c:	2a1b      	cmp	r2, #27
2000a58e:	f8cb 000c 	str.w	r0, [fp, #12]
2000a592:	d914      	bls.n	2000a5be <_realloc_r+0x11e>
2000a594:	6848      	ldr	r0, [r1, #4]
2000a596:	1d31      	adds	r1, r6, #4
2000a598:	f10b 0c18 	add.w	ip, fp, #24
2000a59c:	f8cb 0010 	str.w	r0, [fp, #16]
2000a5a0:	6870      	ldr	r0, [r6, #4]
2000a5a2:	1d0e      	adds	r6, r1, #4
2000a5a4:	2a24      	cmp	r2, #36	; 0x24
2000a5a6:	f8cb 0014 	str.w	r0, [fp, #20]
2000a5aa:	d108      	bne.n	2000a5be <_realloc_r+0x11e>
2000a5ac:	684a      	ldr	r2, [r1, #4]
2000a5ae:	f10b 0c20 	add.w	ip, fp, #32
2000a5b2:	f8cb 2018 	str.w	r2, [fp, #24]
2000a5b6:	6872      	ldr	r2, [r6, #4]
2000a5b8:	3608      	adds	r6, #8
2000a5ba:	f8cb 201c 	str.w	r2, [fp, #28]
2000a5be:	4631      	mov	r1, r6
2000a5c0:	4698      	mov	r8, r3
2000a5c2:	4662      	mov	r2, ip
2000a5c4:	4658      	mov	r0, fp
2000a5c6:	f851 3b04 	ldr.w	r3, [r1], #4
2000a5ca:	f842 3b04 	str.w	r3, [r2], #4
2000a5ce:	6873      	ldr	r3, [r6, #4]
2000a5d0:	f8cc 3004 	str.w	r3, [ip, #4]
2000a5d4:	684b      	ldr	r3, [r1, #4]
2000a5d6:	6053      	str	r3, [r2, #4]
2000a5d8:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a5dc:	ebc4 0c05 	rsb	ip, r4, r5
2000a5e0:	f1bc 0f0f 	cmp.w	ip, #15
2000a5e4:	d826      	bhi.n	2000a634 <_realloc_r+0x194>
2000a5e6:	1942      	adds	r2, r0, r5
2000a5e8:	f003 0301 	and.w	r3, r3, #1
2000a5ec:	ea43 0505 	orr.w	r5, r3, r5
2000a5f0:	6045      	str	r5, [r0, #4]
2000a5f2:	6853      	ldr	r3, [r2, #4]
2000a5f4:	f043 0301 	orr.w	r3, r3, #1
2000a5f8:	6053      	str	r3, [r2, #4]
2000a5fa:	4638      	mov	r0, r7
2000a5fc:	4645      	mov	r5, r8
2000a5fe:	f7fa fbcf 	bl	20004da0 <__malloc_unlock>
2000a602:	4628      	mov	r0, r5
2000a604:	b003      	add	sp, #12
2000a606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a60a:	f024 0407 	bic.w	r4, r4, #7
2000a60e:	4622      	mov	r2, r4
2000a610:	0fe5      	lsrs	r5, r4, #31
2000a612:	e75d      	b.n	2000a4d0 <_realloc_r+0x30>
2000a614:	f02c 0c03 	bic.w	ip, ip, #3
2000a618:	eb0c 050a 	add.w	r5, ip, sl
2000a61c:	4295      	cmp	r5, r2
2000a61e:	f6ff af7e 	blt.w	2000a51e <_realloc_r+0x7e>
2000a622:	6882      	ldr	r2, [r0, #8]
2000a624:	460b      	mov	r3, r1
2000a626:	68c1      	ldr	r1, [r0, #12]
2000a628:	4640      	mov	r0, r8
2000a62a:	f108 0808 	add.w	r8, r8, #8
2000a62e:	608a      	str	r2, [r1, #8]
2000a630:	60d1      	str	r1, [r2, #12]
2000a632:	e7d3      	b.n	2000a5dc <_realloc_r+0x13c>
2000a634:	1901      	adds	r1, r0, r4
2000a636:	f003 0301 	and.w	r3, r3, #1
2000a63a:	eb01 020c 	add.w	r2, r1, ip
2000a63e:	ea43 0404 	orr.w	r4, r3, r4
2000a642:	f04c 0301 	orr.w	r3, ip, #1
2000a646:	6044      	str	r4, [r0, #4]
2000a648:	604b      	str	r3, [r1, #4]
2000a64a:	4638      	mov	r0, r7
2000a64c:	6853      	ldr	r3, [r2, #4]
2000a64e:	3108      	adds	r1, #8
2000a650:	f043 0301 	orr.w	r3, r3, #1
2000a654:	6053      	str	r3, [r2, #4]
2000a656:	f7fe fe6f 	bl	20009338 <_free_r>
2000a65a:	e7ce      	b.n	2000a5fa <_realloc_r+0x15a>
2000a65c:	4649      	mov	r1, r9
2000a65e:	4638      	mov	r0, r7
2000a660:	f7f9 ff98 	bl	20004594 <_malloc_r>
2000a664:	4605      	mov	r5, r0
2000a666:	2800      	cmp	r0, #0
2000a668:	d041      	beq.n	2000a6ee <_realloc_r+0x24e>
2000a66a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000a66e:	f1a0 0208 	sub.w	r2, r0, #8
2000a672:	f023 0101 	bic.w	r1, r3, #1
2000a676:	4441      	add	r1, r8
2000a678:	428a      	cmp	r2, r1
2000a67a:	f000 80d7 	beq.w	2000a82c <_realloc_r+0x38c>
2000a67e:	f1aa 0204 	sub.w	r2, sl, #4
2000a682:	4631      	mov	r1, r6
2000a684:	2a24      	cmp	r2, #36	; 0x24
2000a686:	d878      	bhi.n	2000a77a <_realloc_r+0x2da>
2000a688:	2a13      	cmp	r2, #19
2000a68a:	4603      	mov	r3, r0
2000a68c:	d921      	bls.n	2000a6d2 <_realloc_r+0x232>
2000a68e:	4634      	mov	r4, r6
2000a690:	f854 3b04 	ldr.w	r3, [r4], #4
2000a694:	1d21      	adds	r1, r4, #4
2000a696:	f840 3b04 	str.w	r3, [r0], #4
2000a69a:	1d03      	adds	r3, r0, #4
2000a69c:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000a6a0:	2a1b      	cmp	r2, #27
2000a6a2:	f8c5 c004 	str.w	ip, [r5, #4]
2000a6a6:	d914      	bls.n	2000a6d2 <_realloc_r+0x232>
2000a6a8:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000a6ac:	1d1c      	adds	r4, r3, #4
2000a6ae:	f101 0c04 	add.w	ip, r1, #4
2000a6b2:	f8c0 e004 	str.w	lr, [r0, #4]
2000a6b6:	6848      	ldr	r0, [r1, #4]
2000a6b8:	f10c 0104 	add.w	r1, ip, #4
2000a6bc:	6058      	str	r0, [r3, #4]
2000a6be:	1d23      	adds	r3, r4, #4
2000a6c0:	2a24      	cmp	r2, #36	; 0x24
2000a6c2:	d106      	bne.n	2000a6d2 <_realloc_r+0x232>
2000a6c4:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000a6c8:	6062      	str	r2, [r4, #4]
2000a6ca:	684a      	ldr	r2, [r1, #4]
2000a6cc:	3108      	adds	r1, #8
2000a6ce:	605a      	str	r2, [r3, #4]
2000a6d0:	3308      	adds	r3, #8
2000a6d2:	4608      	mov	r0, r1
2000a6d4:	461a      	mov	r2, r3
2000a6d6:	f850 4b04 	ldr.w	r4, [r0], #4
2000a6da:	f842 4b04 	str.w	r4, [r2], #4
2000a6de:	6849      	ldr	r1, [r1, #4]
2000a6e0:	6059      	str	r1, [r3, #4]
2000a6e2:	6843      	ldr	r3, [r0, #4]
2000a6e4:	6053      	str	r3, [r2, #4]
2000a6e6:	4631      	mov	r1, r6
2000a6e8:	4638      	mov	r0, r7
2000a6ea:	f7fe fe25 	bl	20009338 <_free_r>
2000a6ee:	4638      	mov	r0, r7
2000a6f0:	f7fa fb56 	bl	20004da0 <__malloc_unlock>
2000a6f4:	e785      	b.n	2000a602 <_realloc_r+0x162>
2000a6f6:	4455      	add	r5, sl
2000a6f8:	4295      	cmp	r5, r2
2000a6fa:	dbaf      	blt.n	2000a65c <_realloc_r+0x1bc>
2000a6fc:	465b      	mov	r3, fp
2000a6fe:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a702:	f1aa 0204 	sub.w	r2, sl, #4
2000a706:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a70a:	2a24      	cmp	r2, #36	; 0x24
2000a70c:	6081      	str	r1, [r0, #8]
2000a70e:	60c8      	str	r0, [r1, #12]
2000a710:	f67f af30 	bls.w	2000a574 <_realloc_r+0xd4>
2000a714:	4618      	mov	r0, r3
2000a716:	4631      	mov	r1, r6
2000a718:	4698      	mov	r8, r3
2000a71a:	f7ff f9b9 	bl	20009a90 <memmove>
2000a71e:	4658      	mov	r0, fp
2000a720:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a724:	e75a      	b.n	2000a5dc <_realloc_r+0x13c>
2000a726:	4611      	mov	r1, r2
2000a728:	b003      	add	sp, #12
2000a72a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a72e:	f7f9 bf31 	b.w	20004594 <_malloc_r>
2000a732:	230c      	movs	r3, #12
2000a734:	2500      	movs	r5, #0
2000a736:	603b      	str	r3, [r7, #0]
2000a738:	e763      	b.n	2000a602 <_realloc_r+0x162>
2000a73a:	f8de 5004 	ldr.w	r5, [lr, #4]
2000a73e:	f104 0b10 	add.w	fp, r4, #16
2000a742:	f025 0c03 	bic.w	ip, r5, #3
2000a746:	eb0c 000a 	add.w	r0, ip, sl
2000a74a:	4558      	cmp	r0, fp
2000a74c:	bfb8      	it	lt
2000a74e:	4670      	movlt	r0, lr
2000a750:	f6ff aee5 	blt.w	2000a51e <_realloc_r+0x7e>
2000a754:	eb08 0204 	add.w	r2, r8, r4
2000a758:	1b01      	subs	r1, r0, r4
2000a75a:	f041 0101 	orr.w	r1, r1, #1
2000a75e:	609a      	str	r2, [r3, #8]
2000a760:	6051      	str	r1, [r2, #4]
2000a762:	4638      	mov	r0, r7
2000a764:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a768:	4635      	mov	r5, r6
2000a76a:	f001 0301 	and.w	r3, r1, #1
2000a76e:	431c      	orrs	r4, r3
2000a770:	f8c8 4004 	str.w	r4, [r8, #4]
2000a774:	f7fa fb14 	bl	20004da0 <__malloc_unlock>
2000a778:	e743      	b.n	2000a602 <_realloc_r+0x162>
2000a77a:	f7ff f989 	bl	20009a90 <memmove>
2000a77e:	e7b2      	b.n	2000a6e6 <_realloc_r+0x246>
2000a780:	4455      	add	r5, sl
2000a782:	f104 0110 	add.w	r1, r4, #16
2000a786:	44ac      	add	ip, r5
2000a788:	458c      	cmp	ip, r1
2000a78a:	dbb5      	blt.n	2000a6f8 <_realloc_r+0x258>
2000a78c:	465d      	mov	r5, fp
2000a78e:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a792:	f1aa 0204 	sub.w	r2, sl, #4
2000a796:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000a79a:	2a24      	cmp	r2, #36	; 0x24
2000a79c:	6081      	str	r1, [r0, #8]
2000a79e:	60c8      	str	r0, [r1, #12]
2000a7a0:	d84c      	bhi.n	2000a83c <_realloc_r+0x39c>
2000a7a2:	2a13      	cmp	r2, #19
2000a7a4:	4628      	mov	r0, r5
2000a7a6:	d924      	bls.n	2000a7f2 <_realloc_r+0x352>
2000a7a8:	4631      	mov	r1, r6
2000a7aa:	f10b 0010 	add.w	r0, fp, #16
2000a7ae:	f851 eb04 	ldr.w	lr, [r1], #4
2000a7b2:	f8cb e008 	str.w	lr, [fp, #8]
2000a7b6:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a7ba:	1d0e      	adds	r6, r1, #4
2000a7bc:	2a1b      	cmp	r2, #27
2000a7be:	f8cb e00c 	str.w	lr, [fp, #12]
2000a7c2:	d916      	bls.n	2000a7f2 <_realloc_r+0x352>
2000a7c4:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000a7c8:	1d31      	adds	r1, r6, #4
2000a7ca:	f10b 0018 	add.w	r0, fp, #24
2000a7ce:	f8cb e010 	str.w	lr, [fp, #16]
2000a7d2:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a7d6:	1d0e      	adds	r6, r1, #4
2000a7d8:	2a24      	cmp	r2, #36	; 0x24
2000a7da:	f8cb e014 	str.w	lr, [fp, #20]
2000a7de:	d108      	bne.n	2000a7f2 <_realloc_r+0x352>
2000a7e0:	684a      	ldr	r2, [r1, #4]
2000a7e2:	f10b 0020 	add.w	r0, fp, #32
2000a7e6:	f8cb 2018 	str.w	r2, [fp, #24]
2000a7ea:	6872      	ldr	r2, [r6, #4]
2000a7ec:	3608      	adds	r6, #8
2000a7ee:	f8cb 201c 	str.w	r2, [fp, #28]
2000a7f2:	4631      	mov	r1, r6
2000a7f4:	4602      	mov	r2, r0
2000a7f6:	f851 eb04 	ldr.w	lr, [r1], #4
2000a7fa:	f842 eb04 	str.w	lr, [r2], #4
2000a7fe:	6876      	ldr	r6, [r6, #4]
2000a800:	6046      	str	r6, [r0, #4]
2000a802:	6849      	ldr	r1, [r1, #4]
2000a804:	6051      	str	r1, [r2, #4]
2000a806:	eb0b 0204 	add.w	r2, fp, r4
2000a80a:	ebc4 010c 	rsb	r1, r4, ip
2000a80e:	f041 0101 	orr.w	r1, r1, #1
2000a812:	609a      	str	r2, [r3, #8]
2000a814:	6051      	str	r1, [r2, #4]
2000a816:	4638      	mov	r0, r7
2000a818:	f8db 1004 	ldr.w	r1, [fp, #4]
2000a81c:	f001 0301 	and.w	r3, r1, #1
2000a820:	431c      	orrs	r4, r3
2000a822:	f8cb 4004 	str.w	r4, [fp, #4]
2000a826:	f7fa fabb 	bl	20004da0 <__malloc_unlock>
2000a82a:	e6ea      	b.n	2000a602 <_realloc_r+0x162>
2000a82c:	6855      	ldr	r5, [r2, #4]
2000a82e:	4640      	mov	r0, r8
2000a830:	f108 0808 	add.w	r8, r8, #8
2000a834:	f025 0503 	bic.w	r5, r5, #3
2000a838:	4455      	add	r5, sl
2000a83a:	e6cf      	b.n	2000a5dc <_realloc_r+0x13c>
2000a83c:	4631      	mov	r1, r6
2000a83e:	4628      	mov	r0, r5
2000a840:	9300      	str	r3, [sp, #0]
2000a842:	f8cd c004 	str.w	ip, [sp, #4]
2000a846:	f7ff f923 	bl	20009a90 <memmove>
2000a84a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000a84e:	9b00      	ldr	r3, [sp, #0]
2000a850:	e7d9      	b.n	2000a806 <_realloc_r+0x366>
2000a852:	bf00      	nop

2000a854 <__isinfd>:
2000a854:	4602      	mov	r2, r0
2000a856:	4240      	negs	r0, r0
2000a858:	ea40 0302 	orr.w	r3, r0, r2
2000a85c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000a860:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000a864:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000a868:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000a86c:	4258      	negs	r0, r3
2000a86e:	ea40 0303 	orr.w	r3, r0, r3
2000a872:	17d8      	asrs	r0, r3, #31
2000a874:	3001      	adds	r0, #1
2000a876:	4770      	bx	lr

2000a878 <__isnand>:
2000a878:	4602      	mov	r2, r0
2000a87a:	4240      	negs	r0, r0
2000a87c:	4310      	orrs	r0, r2
2000a87e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000a882:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000a886:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000a88a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000a88e:	0fc0      	lsrs	r0, r0, #31
2000a890:	4770      	bx	lr
2000a892:	bf00      	nop

2000a894 <__sclose>:
2000a894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a898:	f000 b960 	b.w	2000ab5c <_close_r>

2000a89c <__sseek>:
2000a89c:	b510      	push	{r4, lr}
2000a89e:	460c      	mov	r4, r1
2000a8a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a8a4:	f000 f9fe 	bl	2000aca4 <_lseek_r>
2000a8a8:	89a3      	ldrh	r3, [r4, #12]
2000a8aa:	f1b0 3fff 	cmp.w	r0, #4294967295
2000a8ae:	bf15      	itete	ne
2000a8b0:	6560      	strne	r0, [r4, #84]	; 0x54
2000a8b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000a8b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000a8ba:	81a3      	strheq	r3, [r4, #12]
2000a8bc:	bf18      	it	ne
2000a8be:	81a3      	strhne	r3, [r4, #12]
2000a8c0:	bd10      	pop	{r4, pc}
2000a8c2:	bf00      	nop

2000a8c4 <__swrite>:
2000a8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a8c8:	461d      	mov	r5, r3
2000a8ca:	898b      	ldrh	r3, [r1, #12]
2000a8cc:	460c      	mov	r4, r1
2000a8ce:	4616      	mov	r6, r2
2000a8d0:	4607      	mov	r7, r0
2000a8d2:	f413 7f80 	tst.w	r3, #256	; 0x100
2000a8d6:	d006      	beq.n	2000a8e6 <__swrite+0x22>
2000a8d8:	2302      	movs	r3, #2
2000a8da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a8de:	2200      	movs	r2, #0
2000a8e0:	f000 f9e0 	bl	2000aca4 <_lseek_r>
2000a8e4:	89a3      	ldrh	r3, [r4, #12]
2000a8e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000a8ea:	4638      	mov	r0, r7
2000a8ec:	81a3      	strh	r3, [r4, #12]
2000a8ee:	4632      	mov	r2, r6
2000a8f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000a8f4:	462b      	mov	r3, r5
2000a8f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000a8fa:	f7f7 bc5f 	b.w	200021bc <_write_r>
2000a8fe:	bf00      	nop

2000a900 <__sread>:
2000a900:	b510      	push	{r4, lr}
2000a902:	460c      	mov	r4, r1
2000a904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a908:	f000 f9e2 	bl	2000acd0 <_read_r>
2000a90c:	2800      	cmp	r0, #0
2000a90e:	db03      	blt.n	2000a918 <__sread+0x18>
2000a910:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000a912:	181b      	adds	r3, r3, r0
2000a914:	6563      	str	r3, [r4, #84]	; 0x54
2000a916:	bd10      	pop	{r4, pc}
2000a918:	89a3      	ldrh	r3, [r4, #12]
2000a91a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000a91e:	81a3      	strh	r3, [r4, #12]
2000a920:	bd10      	pop	{r4, pc}
2000a922:	bf00      	nop

2000a924 <strcmp>:
2000a924:	ea80 0201 	eor.w	r2, r0, r1
2000a928:	f012 0f03 	tst.w	r2, #3
2000a92c:	d13a      	bne.n	2000a9a4 <strcmp_unaligned>
2000a92e:	f010 0203 	ands.w	r2, r0, #3
2000a932:	f020 0003 	bic.w	r0, r0, #3
2000a936:	f021 0103 	bic.w	r1, r1, #3
2000a93a:	f850 cb04 	ldr.w	ip, [r0], #4
2000a93e:	bf08      	it	eq
2000a940:	f851 3b04 	ldreq.w	r3, [r1], #4
2000a944:	d00d      	beq.n	2000a962 <strcmp+0x3e>
2000a946:	f082 0203 	eor.w	r2, r2, #3
2000a94a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000a94e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000a952:	fa23 f202 	lsr.w	r2, r3, r2
2000a956:	f851 3b04 	ldr.w	r3, [r1], #4
2000a95a:	ea4c 0c02 	orr.w	ip, ip, r2
2000a95e:	ea43 0302 	orr.w	r3, r3, r2
2000a962:	bf00      	nop
2000a964:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000a968:	459c      	cmp	ip, r3
2000a96a:	bf01      	itttt	eq
2000a96c:	ea22 020c 	biceq.w	r2, r2, ip
2000a970:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000a974:	f850 cb04 	ldreq.w	ip, [r0], #4
2000a978:	f851 3b04 	ldreq.w	r3, [r1], #4
2000a97c:	d0f2      	beq.n	2000a964 <strcmp+0x40>
2000a97e:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000a982:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000a986:	2801      	cmp	r0, #1
2000a988:	bf28      	it	cs
2000a98a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000a98e:	bf08      	it	eq
2000a990:	0a1b      	lsreq	r3, r3, #8
2000a992:	d0f4      	beq.n	2000a97e <strcmp+0x5a>
2000a994:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000a998:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000a99c:	eba0 0003 	sub.w	r0, r0, r3
2000a9a0:	4770      	bx	lr
2000a9a2:	bf00      	nop

2000a9a4 <strcmp_unaligned>:
2000a9a4:	f010 0f03 	tst.w	r0, #3
2000a9a8:	d00a      	beq.n	2000a9c0 <strcmp_unaligned+0x1c>
2000a9aa:	f810 2b01 	ldrb.w	r2, [r0], #1
2000a9ae:	f811 3b01 	ldrb.w	r3, [r1], #1
2000a9b2:	2a01      	cmp	r2, #1
2000a9b4:	bf28      	it	cs
2000a9b6:	429a      	cmpcs	r2, r3
2000a9b8:	d0f4      	beq.n	2000a9a4 <strcmp_unaligned>
2000a9ba:	eba2 0003 	sub.w	r0, r2, r3
2000a9be:	4770      	bx	lr
2000a9c0:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000a9c4:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000a9c8:	f04f 0201 	mov.w	r2, #1
2000a9cc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000a9d0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000a9d4:	f001 0c03 	and.w	ip, r1, #3
2000a9d8:	f021 0103 	bic.w	r1, r1, #3
2000a9dc:	f850 4b04 	ldr.w	r4, [r0], #4
2000a9e0:	f851 5b04 	ldr.w	r5, [r1], #4
2000a9e4:	f1bc 0f02 	cmp.w	ip, #2
2000a9e8:	d026      	beq.n	2000aa38 <strcmp_unaligned+0x94>
2000a9ea:	d84b      	bhi.n	2000aa84 <strcmp_unaligned+0xe0>
2000a9ec:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000a9f0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000a9f4:	eba4 0302 	sub.w	r3, r4, r2
2000a9f8:	ea23 0304 	bic.w	r3, r3, r4
2000a9fc:	d10d      	bne.n	2000aa1a <strcmp_unaligned+0x76>
2000a9fe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000aa02:	bf08      	it	eq
2000aa04:	f851 5b04 	ldreq.w	r5, [r1], #4
2000aa08:	d10a      	bne.n	2000aa20 <strcmp_unaligned+0x7c>
2000aa0a:	ea8c 0c04 	eor.w	ip, ip, r4
2000aa0e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000aa12:	d10c      	bne.n	2000aa2e <strcmp_unaligned+0x8a>
2000aa14:	f850 4b04 	ldr.w	r4, [r0], #4
2000aa18:	e7e8      	b.n	2000a9ec <strcmp_unaligned+0x48>
2000aa1a:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000aa1e:	e05c      	b.n	2000aada <strcmp_unaligned+0x136>
2000aa20:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000aa24:	d152      	bne.n	2000aacc <strcmp_unaligned+0x128>
2000aa26:	780d      	ldrb	r5, [r1, #0]
2000aa28:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000aa2c:	e055      	b.n	2000aada <strcmp_unaligned+0x136>
2000aa2e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000aa32:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000aa36:	e050      	b.n	2000aada <strcmp_unaligned+0x136>
2000aa38:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000aa3c:	eba4 0302 	sub.w	r3, r4, r2
2000aa40:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000aa44:	ea23 0304 	bic.w	r3, r3, r4
2000aa48:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000aa4c:	d117      	bne.n	2000aa7e <strcmp_unaligned+0xda>
2000aa4e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000aa52:	bf08      	it	eq
2000aa54:	f851 5b04 	ldreq.w	r5, [r1], #4
2000aa58:	d107      	bne.n	2000aa6a <strcmp_unaligned+0xc6>
2000aa5a:	ea8c 0c04 	eor.w	ip, ip, r4
2000aa5e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000aa62:	d108      	bne.n	2000aa76 <strcmp_unaligned+0xd2>
2000aa64:	f850 4b04 	ldr.w	r4, [r0], #4
2000aa68:	e7e6      	b.n	2000aa38 <strcmp_unaligned+0x94>
2000aa6a:	041b      	lsls	r3, r3, #16
2000aa6c:	d12e      	bne.n	2000aacc <strcmp_unaligned+0x128>
2000aa6e:	880d      	ldrh	r5, [r1, #0]
2000aa70:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000aa74:	e031      	b.n	2000aada <strcmp_unaligned+0x136>
2000aa76:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000aa7a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000aa7e:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000aa82:	e02a      	b.n	2000aada <strcmp_unaligned+0x136>
2000aa84:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000aa88:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000aa8c:	eba4 0302 	sub.w	r3, r4, r2
2000aa90:	ea23 0304 	bic.w	r3, r3, r4
2000aa94:	d10d      	bne.n	2000aab2 <strcmp_unaligned+0x10e>
2000aa96:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000aa9a:	bf08      	it	eq
2000aa9c:	f851 5b04 	ldreq.w	r5, [r1], #4
2000aaa0:	d10a      	bne.n	2000aab8 <strcmp_unaligned+0x114>
2000aaa2:	ea8c 0c04 	eor.w	ip, ip, r4
2000aaa6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000aaaa:	d10a      	bne.n	2000aac2 <strcmp_unaligned+0x11e>
2000aaac:	f850 4b04 	ldr.w	r4, [r0], #4
2000aab0:	e7e8      	b.n	2000aa84 <strcmp_unaligned+0xe0>
2000aab2:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000aab6:	e010      	b.n	2000aada <strcmp_unaligned+0x136>
2000aab8:	f014 0fff 	tst.w	r4, #255	; 0xff
2000aabc:	d006      	beq.n	2000aacc <strcmp_unaligned+0x128>
2000aabe:	f851 5b04 	ldr.w	r5, [r1], #4
2000aac2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000aac6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000aaca:	e006      	b.n	2000aada <strcmp_unaligned+0x136>
2000aacc:	f04f 0000 	mov.w	r0, #0
2000aad0:	f85d 4b04 	ldr.w	r4, [sp], #4
2000aad4:	f85d 5b04 	ldr.w	r5, [sp], #4
2000aad8:	4770      	bx	lr
2000aada:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000aade:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000aae2:	2801      	cmp	r0, #1
2000aae4:	bf28      	it	cs
2000aae6:	4290      	cmpcs	r0, r2
2000aae8:	bf04      	itt	eq
2000aaea:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000aaee:	0a2d      	lsreq	r5, r5, #8
2000aaf0:	d0f3      	beq.n	2000aada <strcmp_unaligned+0x136>
2000aaf2:	eba2 0000 	sub.w	r0, r2, r0
2000aaf6:	f85d 4b04 	ldr.w	r4, [sp], #4
2000aafa:	f85d 5b04 	ldr.w	r5, [sp], #4
2000aafe:	4770      	bx	lr

2000ab00 <_calloc_r>:
2000ab00:	b538      	push	{r3, r4, r5, lr}
2000ab02:	fb01 f102 	mul.w	r1, r1, r2
2000ab06:	f7f9 fd45 	bl	20004594 <_malloc_r>
2000ab0a:	4604      	mov	r4, r0
2000ab0c:	b1f8      	cbz	r0, 2000ab4e <_calloc_r+0x4e>
2000ab0e:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000ab12:	f022 0203 	bic.w	r2, r2, #3
2000ab16:	3a04      	subs	r2, #4
2000ab18:	2a24      	cmp	r2, #36	; 0x24
2000ab1a:	d81a      	bhi.n	2000ab52 <_calloc_r+0x52>
2000ab1c:	2a13      	cmp	r2, #19
2000ab1e:	4603      	mov	r3, r0
2000ab20:	d90f      	bls.n	2000ab42 <_calloc_r+0x42>
2000ab22:	2100      	movs	r1, #0
2000ab24:	f840 1b04 	str.w	r1, [r0], #4
2000ab28:	1d03      	adds	r3, r0, #4
2000ab2a:	2a1b      	cmp	r2, #27
2000ab2c:	6061      	str	r1, [r4, #4]
2000ab2e:	d908      	bls.n	2000ab42 <_calloc_r+0x42>
2000ab30:	1d1d      	adds	r5, r3, #4
2000ab32:	6041      	str	r1, [r0, #4]
2000ab34:	6059      	str	r1, [r3, #4]
2000ab36:	1d2b      	adds	r3, r5, #4
2000ab38:	2a24      	cmp	r2, #36	; 0x24
2000ab3a:	bf02      	ittt	eq
2000ab3c:	6069      	streq	r1, [r5, #4]
2000ab3e:	6059      	streq	r1, [r3, #4]
2000ab40:	3308      	addeq	r3, #8
2000ab42:	461a      	mov	r2, r3
2000ab44:	2100      	movs	r1, #0
2000ab46:	f842 1b04 	str.w	r1, [r2], #4
2000ab4a:	6059      	str	r1, [r3, #4]
2000ab4c:	6051      	str	r1, [r2, #4]
2000ab4e:	4620      	mov	r0, r4
2000ab50:	bd38      	pop	{r3, r4, r5, pc}
2000ab52:	2100      	movs	r1, #0
2000ab54:	f7fa f8b8 	bl	20004cc8 <memset>
2000ab58:	4620      	mov	r0, r4
2000ab5a:	bd38      	pop	{r3, r4, r5, pc}

2000ab5c <_close_r>:
2000ab5c:	b538      	push	{r3, r4, r5, lr}
2000ab5e:	f24c 5440 	movw	r4, #50496	; 0xc540
2000ab62:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ab66:	4605      	mov	r5, r0
2000ab68:	4608      	mov	r0, r1
2000ab6a:	2300      	movs	r3, #0
2000ab6c:	6023      	str	r3, [r4, #0]
2000ab6e:	f7f7 fad9 	bl	20002124 <_close>
2000ab72:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ab76:	d000      	beq.n	2000ab7a <_close_r+0x1e>
2000ab78:	bd38      	pop	{r3, r4, r5, pc}
2000ab7a:	6823      	ldr	r3, [r4, #0]
2000ab7c:	2b00      	cmp	r3, #0
2000ab7e:	d0fb      	beq.n	2000ab78 <_close_r+0x1c>
2000ab80:	602b      	str	r3, [r5, #0]
2000ab82:	bd38      	pop	{r3, r4, r5, pc}

2000ab84 <_fclose_r>:
2000ab84:	b570      	push	{r4, r5, r6, lr}
2000ab86:	4605      	mov	r5, r0
2000ab88:	460c      	mov	r4, r1
2000ab8a:	2900      	cmp	r1, #0
2000ab8c:	d04b      	beq.n	2000ac26 <_fclose_r+0xa2>
2000ab8e:	f7fe fa9b 	bl	200090c8 <__sfp_lock_acquire>
2000ab92:	b115      	cbz	r5, 2000ab9a <_fclose_r+0x16>
2000ab94:	69ab      	ldr	r3, [r5, #24]
2000ab96:	2b00      	cmp	r3, #0
2000ab98:	d048      	beq.n	2000ac2c <_fclose_r+0xa8>
2000ab9a:	f64b 430c 	movw	r3, #48140	; 0xbc0c
2000ab9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aba2:	429c      	cmp	r4, r3
2000aba4:	bf08      	it	eq
2000aba6:	686c      	ldreq	r4, [r5, #4]
2000aba8:	d00e      	beq.n	2000abc8 <_fclose_r+0x44>
2000abaa:	f64b 432c 	movw	r3, #48172	; 0xbc2c
2000abae:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000abb2:	429c      	cmp	r4, r3
2000abb4:	bf08      	it	eq
2000abb6:	68ac      	ldreq	r4, [r5, #8]
2000abb8:	d006      	beq.n	2000abc8 <_fclose_r+0x44>
2000abba:	f64b 434c 	movw	r3, #48204	; 0xbc4c
2000abbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000abc2:	429c      	cmp	r4, r3
2000abc4:	bf08      	it	eq
2000abc6:	68ec      	ldreq	r4, [r5, #12]
2000abc8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000abcc:	b33e      	cbz	r6, 2000ac1e <_fclose_r+0x9a>
2000abce:	4628      	mov	r0, r5
2000abd0:	4621      	mov	r1, r4
2000abd2:	f7fe f9bd 	bl	20008f50 <_fflush_r>
2000abd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000abd8:	4606      	mov	r6, r0
2000abda:	b13b      	cbz	r3, 2000abec <_fclose_r+0x68>
2000abdc:	4628      	mov	r0, r5
2000abde:	6a21      	ldr	r1, [r4, #32]
2000abe0:	4798      	blx	r3
2000abe2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000abe6:	bf28      	it	cs
2000abe8:	f04f 36ff 	movcs.w	r6, #4294967295
2000abec:	89a3      	ldrh	r3, [r4, #12]
2000abee:	f013 0f80 	tst.w	r3, #128	; 0x80
2000abf2:	d11f      	bne.n	2000ac34 <_fclose_r+0xb0>
2000abf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000abf6:	b141      	cbz	r1, 2000ac0a <_fclose_r+0x86>
2000abf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000abfc:	4299      	cmp	r1, r3
2000abfe:	d002      	beq.n	2000ac06 <_fclose_r+0x82>
2000ac00:	4628      	mov	r0, r5
2000ac02:	f7fe fb99 	bl	20009338 <_free_r>
2000ac06:	2300      	movs	r3, #0
2000ac08:	6363      	str	r3, [r4, #52]	; 0x34
2000ac0a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000ac0c:	b121      	cbz	r1, 2000ac18 <_fclose_r+0x94>
2000ac0e:	4628      	mov	r0, r5
2000ac10:	f7fe fb92 	bl	20009338 <_free_r>
2000ac14:	2300      	movs	r3, #0
2000ac16:	64a3      	str	r3, [r4, #72]	; 0x48
2000ac18:	f04f 0300 	mov.w	r3, #0
2000ac1c:	81a3      	strh	r3, [r4, #12]
2000ac1e:	f7fe fa55 	bl	200090cc <__sfp_lock_release>
2000ac22:	4630      	mov	r0, r6
2000ac24:	bd70      	pop	{r4, r5, r6, pc}
2000ac26:	460e      	mov	r6, r1
2000ac28:	4630      	mov	r0, r6
2000ac2a:	bd70      	pop	{r4, r5, r6, pc}
2000ac2c:	4628      	mov	r0, r5
2000ac2e:	f7fe faff 	bl	20009230 <__sinit>
2000ac32:	e7b2      	b.n	2000ab9a <_fclose_r+0x16>
2000ac34:	4628      	mov	r0, r5
2000ac36:	6921      	ldr	r1, [r4, #16]
2000ac38:	f7fe fb7e 	bl	20009338 <_free_r>
2000ac3c:	e7da      	b.n	2000abf4 <_fclose_r+0x70>
2000ac3e:	bf00      	nop

2000ac40 <fclose>:
2000ac40:	f64b 632c 	movw	r3, #48684	; 0xbe2c
2000ac44:	4601      	mov	r1, r0
2000ac46:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ac4a:	6818      	ldr	r0, [r3, #0]
2000ac4c:	e79a      	b.n	2000ab84 <_fclose_r>
2000ac4e:	bf00      	nop

2000ac50 <_fstat_r>:
2000ac50:	b538      	push	{r3, r4, r5, lr}
2000ac52:	f24c 5440 	movw	r4, #50496	; 0xc540
2000ac56:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ac5a:	4605      	mov	r5, r0
2000ac5c:	4608      	mov	r0, r1
2000ac5e:	4611      	mov	r1, r2
2000ac60:	2300      	movs	r3, #0
2000ac62:	6023      	str	r3, [r4, #0]
2000ac64:	f7f7 fa70 	bl	20002148 <_fstat>
2000ac68:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ac6c:	d000      	beq.n	2000ac70 <_fstat_r+0x20>
2000ac6e:	bd38      	pop	{r3, r4, r5, pc}
2000ac70:	6823      	ldr	r3, [r4, #0]
2000ac72:	2b00      	cmp	r3, #0
2000ac74:	d0fb      	beq.n	2000ac6e <_fstat_r+0x1e>
2000ac76:	602b      	str	r3, [r5, #0]
2000ac78:	bd38      	pop	{r3, r4, r5, pc}
2000ac7a:	bf00      	nop

2000ac7c <_isatty_r>:
2000ac7c:	b538      	push	{r3, r4, r5, lr}
2000ac7e:	f24c 5440 	movw	r4, #50496	; 0xc540
2000ac82:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ac86:	4605      	mov	r5, r0
2000ac88:	4608      	mov	r0, r1
2000ac8a:	2300      	movs	r3, #0
2000ac8c:	6023      	str	r3, [r4, #0]
2000ac8e:	f7f7 fa6d 	bl	2000216c <_isatty>
2000ac92:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ac96:	d000      	beq.n	2000ac9a <_isatty_r+0x1e>
2000ac98:	bd38      	pop	{r3, r4, r5, pc}
2000ac9a:	6823      	ldr	r3, [r4, #0]
2000ac9c:	2b00      	cmp	r3, #0
2000ac9e:	d0fb      	beq.n	2000ac98 <_isatty_r+0x1c>
2000aca0:	602b      	str	r3, [r5, #0]
2000aca2:	bd38      	pop	{r3, r4, r5, pc}

2000aca4 <_lseek_r>:
2000aca4:	b538      	push	{r3, r4, r5, lr}
2000aca6:	f24c 5440 	movw	r4, #50496	; 0xc540
2000acaa:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000acae:	4605      	mov	r5, r0
2000acb0:	4608      	mov	r0, r1
2000acb2:	4611      	mov	r1, r2
2000acb4:	461a      	mov	r2, r3
2000acb6:	2300      	movs	r3, #0
2000acb8:	6023      	str	r3, [r4, #0]
2000acba:	f7f7 fa63 	bl	20002184 <_lseek>
2000acbe:	f1b0 3fff 	cmp.w	r0, #4294967295
2000acc2:	d000      	beq.n	2000acc6 <_lseek_r+0x22>
2000acc4:	bd38      	pop	{r3, r4, r5, pc}
2000acc6:	6823      	ldr	r3, [r4, #0]
2000acc8:	2b00      	cmp	r3, #0
2000acca:	d0fb      	beq.n	2000acc4 <_lseek_r+0x20>
2000accc:	602b      	str	r3, [r5, #0]
2000acce:	bd38      	pop	{r3, r4, r5, pc}

2000acd0 <_read_r>:
2000acd0:	b538      	push	{r3, r4, r5, lr}
2000acd2:	f24c 5440 	movw	r4, #50496	; 0xc540
2000acd6:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000acda:	4605      	mov	r5, r0
2000acdc:	4608      	mov	r0, r1
2000acde:	4611      	mov	r1, r2
2000ace0:	461a      	mov	r2, r3
2000ace2:	2300      	movs	r3, #0
2000ace4:	6023      	str	r3, [r4, #0]
2000ace6:	f7f7 fa5b 	bl	200021a0 <_read>
2000acea:	f1b0 3fff 	cmp.w	r0, #4294967295
2000acee:	d000      	beq.n	2000acf2 <_read_r+0x22>
2000acf0:	bd38      	pop	{r3, r4, r5, pc}
2000acf2:	6823      	ldr	r3, [r4, #0]
2000acf4:	2b00      	cmp	r3, #0
2000acf6:	d0fb      	beq.n	2000acf0 <_read_r+0x20>
2000acf8:	602b      	str	r3, [r5, #0]
2000acfa:	bd38      	pop	{r3, r4, r5, pc}
2000acfc:	0000      	lsls	r0, r0, #0
	...

2000ad00 <__aeabi_uidiv>:
2000ad00:	1e4a      	subs	r2, r1, #1
2000ad02:	bf08      	it	eq
2000ad04:	4770      	bxeq	lr
2000ad06:	f0c0 8124 	bcc.w	2000af52 <__aeabi_uidiv+0x252>
2000ad0a:	4288      	cmp	r0, r1
2000ad0c:	f240 8116 	bls.w	2000af3c <__aeabi_uidiv+0x23c>
2000ad10:	4211      	tst	r1, r2
2000ad12:	f000 8117 	beq.w	2000af44 <__aeabi_uidiv+0x244>
2000ad16:	fab0 f380 	clz	r3, r0
2000ad1a:	fab1 f281 	clz	r2, r1
2000ad1e:	eba2 0303 	sub.w	r3, r2, r3
2000ad22:	f1c3 031f 	rsb	r3, r3, #31
2000ad26:	a204      	add	r2, pc, #16	; (adr r2, 2000ad38 <__aeabi_uidiv+0x38>)
2000ad28:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000ad2c:	f04f 0200 	mov.w	r2, #0
2000ad30:	469f      	mov	pc, r3
2000ad32:	bf00      	nop
2000ad34:	f3af 8000 	nop.w
2000ad38:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000ad3c:	bf00      	nop
2000ad3e:	eb42 0202 	adc.w	r2, r2, r2
2000ad42:	bf28      	it	cs
2000ad44:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000ad48:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000ad4c:	bf00      	nop
2000ad4e:	eb42 0202 	adc.w	r2, r2, r2
2000ad52:	bf28      	it	cs
2000ad54:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000ad58:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000ad5c:	bf00      	nop
2000ad5e:	eb42 0202 	adc.w	r2, r2, r2
2000ad62:	bf28      	it	cs
2000ad64:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000ad68:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000ad6c:	bf00      	nop
2000ad6e:	eb42 0202 	adc.w	r2, r2, r2
2000ad72:	bf28      	it	cs
2000ad74:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000ad78:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000ad7c:	bf00      	nop
2000ad7e:	eb42 0202 	adc.w	r2, r2, r2
2000ad82:	bf28      	it	cs
2000ad84:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000ad88:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000ad8c:	bf00      	nop
2000ad8e:	eb42 0202 	adc.w	r2, r2, r2
2000ad92:	bf28      	it	cs
2000ad94:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000ad98:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000ad9c:	bf00      	nop
2000ad9e:	eb42 0202 	adc.w	r2, r2, r2
2000ada2:	bf28      	it	cs
2000ada4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000ada8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000adac:	bf00      	nop
2000adae:	eb42 0202 	adc.w	r2, r2, r2
2000adb2:	bf28      	it	cs
2000adb4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000adb8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000adbc:	bf00      	nop
2000adbe:	eb42 0202 	adc.w	r2, r2, r2
2000adc2:	bf28      	it	cs
2000adc4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000adc8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000adcc:	bf00      	nop
2000adce:	eb42 0202 	adc.w	r2, r2, r2
2000add2:	bf28      	it	cs
2000add4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000add8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000addc:	bf00      	nop
2000adde:	eb42 0202 	adc.w	r2, r2, r2
2000ade2:	bf28      	it	cs
2000ade4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000ade8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000adec:	bf00      	nop
2000adee:	eb42 0202 	adc.w	r2, r2, r2
2000adf2:	bf28      	it	cs
2000adf4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000adf8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000adfc:	bf00      	nop
2000adfe:	eb42 0202 	adc.w	r2, r2, r2
2000ae02:	bf28      	it	cs
2000ae04:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000ae08:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000ae0c:	bf00      	nop
2000ae0e:	eb42 0202 	adc.w	r2, r2, r2
2000ae12:	bf28      	it	cs
2000ae14:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000ae18:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000ae1c:	bf00      	nop
2000ae1e:	eb42 0202 	adc.w	r2, r2, r2
2000ae22:	bf28      	it	cs
2000ae24:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000ae28:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000ae2c:	bf00      	nop
2000ae2e:	eb42 0202 	adc.w	r2, r2, r2
2000ae32:	bf28      	it	cs
2000ae34:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000ae38:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000ae3c:	bf00      	nop
2000ae3e:	eb42 0202 	adc.w	r2, r2, r2
2000ae42:	bf28      	it	cs
2000ae44:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000ae48:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000ae4c:	bf00      	nop
2000ae4e:	eb42 0202 	adc.w	r2, r2, r2
2000ae52:	bf28      	it	cs
2000ae54:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000ae58:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000ae5c:	bf00      	nop
2000ae5e:	eb42 0202 	adc.w	r2, r2, r2
2000ae62:	bf28      	it	cs
2000ae64:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000ae68:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000ae6c:	bf00      	nop
2000ae6e:	eb42 0202 	adc.w	r2, r2, r2
2000ae72:	bf28      	it	cs
2000ae74:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000ae78:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000ae7c:	bf00      	nop
2000ae7e:	eb42 0202 	adc.w	r2, r2, r2
2000ae82:	bf28      	it	cs
2000ae84:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000ae88:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000ae8c:	bf00      	nop
2000ae8e:	eb42 0202 	adc.w	r2, r2, r2
2000ae92:	bf28      	it	cs
2000ae94:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000ae98:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000ae9c:	bf00      	nop
2000ae9e:	eb42 0202 	adc.w	r2, r2, r2
2000aea2:	bf28      	it	cs
2000aea4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000aea8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000aeac:	bf00      	nop
2000aeae:	eb42 0202 	adc.w	r2, r2, r2
2000aeb2:	bf28      	it	cs
2000aeb4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000aeb8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000aebc:	bf00      	nop
2000aebe:	eb42 0202 	adc.w	r2, r2, r2
2000aec2:	bf28      	it	cs
2000aec4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000aec8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000aecc:	bf00      	nop
2000aece:	eb42 0202 	adc.w	r2, r2, r2
2000aed2:	bf28      	it	cs
2000aed4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000aed8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000aedc:	bf00      	nop
2000aede:	eb42 0202 	adc.w	r2, r2, r2
2000aee2:	bf28      	it	cs
2000aee4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000aee8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000aeec:	bf00      	nop
2000aeee:	eb42 0202 	adc.w	r2, r2, r2
2000aef2:	bf28      	it	cs
2000aef4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000aef8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000aefc:	bf00      	nop
2000aefe:	eb42 0202 	adc.w	r2, r2, r2
2000af02:	bf28      	it	cs
2000af04:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000af08:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000af0c:	bf00      	nop
2000af0e:	eb42 0202 	adc.w	r2, r2, r2
2000af12:	bf28      	it	cs
2000af14:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000af18:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000af1c:	bf00      	nop
2000af1e:	eb42 0202 	adc.w	r2, r2, r2
2000af22:	bf28      	it	cs
2000af24:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000af28:	ebb0 0f01 	cmp.w	r0, r1
2000af2c:	bf00      	nop
2000af2e:	eb42 0202 	adc.w	r2, r2, r2
2000af32:	bf28      	it	cs
2000af34:	eba0 0001 	subcs.w	r0, r0, r1
2000af38:	4610      	mov	r0, r2
2000af3a:	4770      	bx	lr
2000af3c:	bf0c      	ite	eq
2000af3e:	2001      	moveq	r0, #1
2000af40:	2000      	movne	r0, #0
2000af42:	4770      	bx	lr
2000af44:	fab1 f281 	clz	r2, r1
2000af48:	f1c2 021f 	rsb	r2, r2, #31
2000af4c:	fa20 f002 	lsr.w	r0, r0, r2
2000af50:	4770      	bx	lr
2000af52:	b108      	cbz	r0, 2000af58 <__aeabi_uidiv+0x258>
2000af54:	f04f 30ff 	mov.w	r0, #4294967295
2000af58:	f000 b80e 	b.w	2000af78 <__aeabi_idiv0>

2000af5c <__aeabi_uidivmod>:
2000af5c:	2900      	cmp	r1, #0
2000af5e:	d0f8      	beq.n	2000af52 <__aeabi_uidiv+0x252>
2000af60:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000af64:	f7ff fecc 	bl	2000ad00 <__aeabi_uidiv>
2000af68:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000af6c:	fb02 f300 	mul.w	r3, r2, r0
2000af70:	eba1 0103 	sub.w	r1, r1, r3
2000af74:	4770      	bx	lr
2000af76:	bf00      	nop

2000af78 <__aeabi_idiv0>:
2000af78:	4770      	bx	lr
2000af7a:	bf00      	nop

2000af7c <__gedf2>:
2000af7c:	f04f 3cff 	mov.w	ip, #4294967295
2000af80:	e006      	b.n	2000af90 <__cmpdf2+0x4>
2000af82:	bf00      	nop

2000af84 <__ledf2>:
2000af84:	f04f 0c01 	mov.w	ip, #1
2000af88:	e002      	b.n	2000af90 <__cmpdf2+0x4>
2000af8a:	bf00      	nop

2000af8c <__cmpdf2>:
2000af8c:	f04f 0c01 	mov.w	ip, #1
2000af90:	f84d cd04 	str.w	ip, [sp, #-4]!
2000af94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000af98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000af9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000afa0:	bf18      	it	ne
2000afa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000afa6:	d01b      	beq.n	2000afe0 <__cmpdf2+0x54>
2000afa8:	b001      	add	sp, #4
2000afaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000afae:	bf0c      	ite	eq
2000afb0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000afb4:	ea91 0f03 	teqne	r1, r3
2000afb8:	bf02      	ittt	eq
2000afba:	ea90 0f02 	teqeq	r0, r2
2000afbe:	2000      	moveq	r0, #0
2000afc0:	4770      	bxeq	lr
2000afc2:	f110 0f00 	cmn.w	r0, #0
2000afc6:	ea91 0f03 	teq	r1, r3
2000afca:	bf58      	it	pl
2000afcc:	4299      	cmppl	r1, r3
2000afce:	bf08      	it	eq
2000afd0:	4290      	cmpeq	r0, r2
2000afd2:	bf2c      	ite	cs
2000afd4:	17d8      	asrcs	r0, r3, #31
2000afd6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000afda:	f040 0001 	orr.w	r0, r0, #1
2000afde:	4770      	bx	lr
2000afe0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000afe4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000afe8:	d102      	bne.n	2000aff0 <__cmpdf2+0x64>
2000afea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000afee:	d107      	bne.n	2000b000 <__cmpdf2+0x74>
2000aff0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000aff4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000aff8:	d1d6      	bne.n	2000afa8 <__cmpdf2+0x1c>
2000affa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000affe:	d0d3      	beq.n	2000afa8 <__cmpdf2+0x1c>
2000b000:	f85d 0b04 	ldr.w	r0, [sp], #4
2000b004:	4770      	bx	lr
2000b006:	bf00      	nop

2000b008 <__aeabi_cdrcmple>:
2000b008:	4684      	mov	ip, r0
2000b00a:	4610      	mov	r0, r2
2000b00c:	4662      	mov	r2, ip
2000b00e:	468c      	mov	ip, r1
2000b010:	4619      	mov	r1, r3
2000b012:	4663      	mov	r3, ip
2000b014:	e000      	b.n	2000b018 <__aeabi_cdcmpeq>
2000b016:	bf00      	nop

2000b018 <__aeabi_cdcmpeq>:
2000b018:	b501      	push	{r0, lr}
2000b01a:	f7ff ffb7 	bl	2000af8c <__cmpdf2>
2000b01e:	2800      	cmp	r0, #0
2000b020:	bf48      	it	mi
2000b022:	f110 0f00 	cmnmi.w	r0, #0
2000b026:	bd01      	pop	{r0, pc}

2000b028 <__aeabi_dcmpeq>:
2000b028:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b02c:	f7ff fff4 	bl	2000b018 <__aeabi_cdcmpeq>
2000b030:	bf0c      	ite	eq
2000b032:	2001      	moveq	r0, #1
2000b034:	2000      	movne	r0, #0
2000b036:	f85d fb08 	ldr.w	pc, [sp], #8
2000b03a:	bf00      	nop

2000b03c <__aeabi_dcmplt>:
2000b03c:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b040:	f7ff ffea 	bl	2000b018 <__aeabi_cdcmpeq>
2000b044:	bf34      	ite	cc
2000b046:	2001      	movcc	r0, #1
2000b048:	2000      	movcs	r0, #0
2000b04a:	f85d fb08 	ldr.w	pc, [sp], #8
2000b04e:	bf00      	nop

2000b050 <__aeabi_dcmple>:
2000b050:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b054:	f7ff ffe0 	bl	2000b018 <__aeabi_cdcmpeq>
2000b058:	bf94      	ite	ls
2000b05a:	2001      	movls	r0, #1
2000b05c:	2000      	movhi	r0, #0
2000b05e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b062:	bf00      	nop

2000b064 <__aeabi_dcmpge>:
2000b064:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b068:	f7ff ffce 	bl	2000b008 <__aeabi_cdrcmple>
2000b06c:	bf94      	ite	ls
2000b06e:	2001      	movls	r0, #1
2000b070:	2000      	movhi	r0, #0
2000b072:	f85d fb08 	ldr.w	pc, [sp], #8
2000b076:	bf00      	nop

2000b078 <__aeabi_dcmpgt>:
2000b078:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b07c:	f7ff ffc4 	bl	2000b008 <__aeabi_cdrcmple>
2000b080:	bf34      	ite	cc
2000b082:	2001      	movcc	r0, #1
2000b084:	2000      	movcs	r0, #0
2000b086:	f85d fb08 	ldr.w	pc, [sp], #8
2000b08a:	bf00      	nop

2000b08c <__aeabi_d2iz>:
2000b08c:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000b090:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000b094:	d215      	bcs.n	2000b0c2 <__aeabi_d2iz+0x36>
2000b096:	d511      	bpl.n	2000b0bc <__aeabi_d2iz+0x30>
2000b098:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000b09c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000b0a0:	d912      	bls.n	2000b0c8 <__aeabi_d2iz+0x3c>
2000b0a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000b0a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000b0aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000b0ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000b0b2:	fa23 f002 	lsr.w	r0, r3, r2
2000b0b6:	bf18      	it	ne
2000b0b8:	4240      	negne	r0, r0
2000b0ba:	4770      	bx	lr
2000b0bc:	f04f 0000 	mov.w	r0, #0
2000b0c0:	4770      	bx	lr
2000b0c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000b0c6:	d105      	bne.n	2000b0d4 <__aeabi_d2iz+0x48>
2000b0c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000b0cc:	bf08      	it	eq
2000b0ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000b0d2:	4770      	bx	lr
2000b0d4:	f04f 0000 	mov.w	r0, #0
2000b0d8:	4770      	bx	lr
2000b0da:	bf00      	nop

2000b0dc <__aeabi_uldivmod>:
2000b0dc:	b94b      	cbnz	r3, 2000b0f2 <__aeabi_uldivmod+0x16>
2000b0de:	b942      	cbnz	r2, 2000b0f2 <__aeabi_uldivmod+0x16>
2000b0e0:	2900      	cmp	r1, #0
2000b0e2:	bf08      	it	eq
2000b0e4:	2800      	cmpeq	r0, #0
2000b0e6:	d002      	beq.n	2000b0ee <__aeabi_uldivmod+0x12>
2000b0e8:	f04f 31ff 	mov.w	r1, #4294967295
2000b0ec:	4608      	mov	r0, r1
2000b0ee:	f7ff bf43 	b.w	2000af78 <__aeabi_idiv0>
2000b0f2:	b082      	sub	sp, #8
2000b0f4:	46ec      	mov	ip, sp
2000b0f6:	e92d 5000 	stmdb	sp!, {ip, lr}
2000b0fa:	f000 f805 	bl	2000b108 <__gnu_uldivmod_helper>
2000b0fe:	f8dd e004 	ldr.w	lr, [sp, #4]
2000b102:	b002      	add	sp, #8
2000b104:	bc0c      	pop	{r2, r3}
2000b106:	4770      	bx	lr

2000b108 <__gnu_uldivmod_helper>:
2000b108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b10a:	4614      	mov	r4, r2
2000b10c:	461d      	mov	r5, r3
2000b10e:	4606      	mov	r6, r0
2000b110:	460f      	mov	r7, r1
2000b112:	f000 f9d7 	bl	2000b4c4 <__udivdi3>
2000b116:	fb00 f505 	mul.w	r5, r0, r5
2000b11a:	fba0 2304 	umull	r2, r3, r0, r4
2000b11e:	fb04 5401 	mla	r4, r4, r1, r5
2000b122:	18e3      	adds	r3, r4, r3
2000b124:	1ab6      	subs	r6, r6, r2
2000b126:	eb67 0703 	sbc.w	r7, r7, r3
2000b12a:	9b06      	ldr	r3, [sp, #24]
2000b12c:	e9c3 6700 	strd	r6, r7, [r3]
2000b130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b132:	bf00      	nop

2000b134 <__gnu_ldivmod_helper>:
2000b134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b136:	4614      	mov	r4, r2
2000b138:	461d      	mov	r5, r3
2000b13a:	4606      	mov	r6, r0
2000b13c:	460f      	mov	r7, r1
2000b13e:	f000 f80f 	bl	2000b160 <__divdi3>
2000b142:	fb00 f505 	mul.w	r5, r0, r5
2000b146:	fba0 2304 	umull	r2, r3, r0, r4
2000b14a:	fb04 5401 	mla	r4, r4, r1, r5
2000b14e:	18e3      	adds	r3, r4, r3
2000b150:	1ab6      	subs	r6, r6, r2
2000b152:	eb67 0703 	sbc.w	r7, r7, r3
2000b156:	9b06      	ldr	r3, [sp, #24]
2000b158:	e9c3 6700 	strd	r6, r7, [r3]
2000b15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b15e:	bf00      	nop

2000b160 <__divdi3>:
2000b160:	2900      	cmp	r1, #0
2000b162:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b166:	b085      	sub	sp, #20
2000b168:	f2c0 80c8 	blt.w	2000b2fc <__divdi3+0x19c>
2000b16c:	2600      	movs	r6, #0
2000b16e:	2b00      	cmp	r3, #0
2000b170:	f2c0 80bf 	blt.w	2000b2f2 <__divdi3+0x192>
2000b174:	4689      	mov	r9, r1
2000b176:	4614      	mov	r4, r2
2000b178:	4605      	mov	r5, r0
2000b17a:	469b      	mov	fp, r3
2000b17c:	2b00      	cmp	r3, #0
2000b17e:	d14a      	bne.n	2000b216 <__divdi3+0xb6>
2000b180:	428a      	cmp	r2, r1
2000b182:	d957      	bls.n	2000b234 <__divdi3+0xd4>
2000b184:	fab2 f382 	clz	r3, r2
2000b188:	b153      	cbz	r3, 2000b1a0 <__divdi3+0x40>
2000b18a:	f1c3 0020 	rsb	r0, r3, #32
2000b18e:	fa01 f903 	lsl.w	r9, r1, r3
2000b192:	fa25 f800 	lsr.w	r8, r5, r0
2000b196:	fa12 f403 	lsls.w	r4, r2, r3
2000b19a:	409d      	lsls	r5, r3
2000b19c:	ea48 0909 	orr.w	r9, r8, r9
2000b1a0:	0c27      	lsrs	r7, r4, #16
2000b1a2:	4648      	mov	r0, r9
2000b1a4:	4639      	mov	r1, r7
2000b1a6:	fa1f fb84 	uxth.w	fp, r4
2000b1aa:	f7ff fda9 	bl	2000ad00 <__aeabi_uidiv>
2000b1ae:	4639      	mov	r1, r7
2000b1b0:	4682      	mov	sl, r0
2000b1b2:	4648      	mov	r0, r9
2000b1b4:	f7ff fed2 	bl	2000af5c <__aeabi_uidivmod>
2000b1b8:	0c2a      	lsrs	r2, r5, #16
2000b1ba:	fb0b f30a 	mul.w	r3, fp, sl
2000b1be:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000b1c2:	454b      	cmp	r3, r9
2000b1c4:	d909      	bls.n	2000b1da <__divdi3+0x7a>
2000b1c6:	eb19 0904 	adds.w	r9, r9, r4
2000b1ca:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b1ce:	d204      	bcs.n	2000b1da <__divdi3+0x7a>
2000b1d0:	454b      	cmp	r3, r9
2000b1d2:	bf84      	itt	hi
2000b1d4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b1d8:	44a1      	addhi	r9, r4
2000b1da:	ebc3 0909 	rsb	r9, r3, r9
2000b1de:	4639      	mov	r1, r7
2000b1e0:	4648      	mov	r0, r9
2000b1e2:	b2ad      	uxth	r5, r5
2000b1e4:	f7ff fd8c 	bl	2000ad00 <__aeabi_uidiv>
2000b1e8:	4639      	mov	r1, r7
2000b1ea:	4680      	mov	r8, r0
2000b1ec:	4648      	mov	r0, r9
2000b1ee:	f7ff feb5 	bl	2000af5c <__aeabi_uidivmod>
2000b1f2:	fb0b fb08 	mul.w	fp, fp, r8
2000b1f6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b1fa:	45ab      	cmp	fp, r5
2000b1fc:	d907      	bls.n	2000b20e <__divdi3+0xae>
2000b1fe:	192d      	adds	r5, r5, r4
2000b200:	f108 38ff 	add.w	r8, r8, #4294967295
2000b204:	d203      	bcs.n	2000b20e <__divdi3+0xae>
2000b206:	45ab      	cmp	fp, r5
2000b208:	bf88      	it	hi
2000b20a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b20e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b212:	2700      	movs	r7, #0
2000b214:	e003      	b.n	2000b21e <__divdi3+0xbe>
2000b216:	428b      	cmp	r3, r1
2000b218:	d957      	bls.n	2000b2ca <__divdi3+0x16a>
2000b21a:	2700      	movs	r7, #0
2000b21c:	46b8      	mov	r8, r7
2000b21e:	4642      	mov	r2, r8
2000b220:	463b      	mov	r3, r7
2000b222:	b116      	cbz	r6, 2000b22a <__divdi3+0xca>
2000b224:	4252      	negs	r2, r2
2000b226:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b22a:	4619      	mov	r1, r3
2000b22c:	4610      	mov	r0, r2
2000b22e:	b005      	add	sp, #20
2000b230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b234:	b922      	cbnz	r2, 2000b240 <__divdi3+0xe0>
2000b236:	4611      	mov	r1, r2
2000b238:	2001      	movs	r0, #1
2000b23a:	f7ff fd61 	bl	2000ad00 <__aeabi_uidiv>
2000b23e:	4604      	mov	r4, r0
2000b240:	fab4 f884 	clz	r8, r4
2000b244:	f1b8 0f00 	cmp.w	r8, #0
2000b248:	d15e      	bne.n	2000b308 <__divdi3+0x1a8>
2000b24a:	ebc4 0809 	rsb	r8, r4, r9
2000b24e:	0c27      	lsrs	r7, r4, #16
2000b250:	fa1f f984 	uxth.w	r9, r4
2000b254:	2101      	movs	r1, #1
2000b256:	9102      	str	r1, [sp, #8]
2000b258:	4639      	mov	r1, r7
2000b25a:	4640      	mov	r0, r8
2000b25c:	f7ff fd50 	bl	2000ad00 <__aeabi_uidiv>
2000b260:	4639      	mov	r1, r7
2000b262:	4682      	mov	sl, r0
2000b264:	4640      	mov	r0, r8
2000b266:	f7ff fe79 	bl	2000af5c <__aeabi_uidivmod>
2000b26a:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000b26e:	fb09 f30a 	mul.w	r3, r9, sl
2000b272:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000b276:	455b      	cmp	r3, fp
2000b278:	d909      	bls.n	2000b28e <__divdi3+0x12e>
2000b27a:	eb1b 0b04 	adds.w	fp, fp, r4
2000b27e:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b282:	d204      	bcs.n	2000b28e <__divdi3+0x12e>
2000b284:	455b      	cmp	r3, fp
2000b286:	bf84      	itt	hi
2000b288:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b28c:	44a3      	addhi	fp, r4
2000b28e:	ebc3 0b0b 	rsb	fp, r3, fp
2000b292:	4639      	mov	r1, r7
2000b294:	4658      	mov	r0, fp
2000b296:	b2ad      	uxth	r5, r5
2000b298:	f7ff fd32 	bl	2000ad00 <__aeabi_uidiv>
2000b29c:	4639      	mov	r1, r7
2000b29e:	4680      	mov	r8, r0
2000b2a0:	4658      	mov	r0, fp
2000b2a2:	f7ff fe5b 	bl	2000af5c <__aeabi_uidivmod>
2000b2a6:	fb09 f908 	mul.w	r9, r9, r8
2000b2aa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b2ae:	45a9      	cmp	r9, r5
2000b2b0:	d907      	bls.n	2000b2c2 <__divdi3+0x162>
2000b2b2:	192d      	adds	r5, r5, r4
2000b2b4:	f108 38ff 	add.w	r8, r8, #4294967295
2000b2b8:	d203      	bcs.n	2000b2c2 <__divdi3+0x162>
2000b2ba:	45a9      	cmp	r9, r5
2000b2bc:	bf88      	it	hi
2000b2be:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b2c2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b2c6:	9f02      	ldr	r7, [sp, #8]
2000b2c8:	e7a9      	b.n	2000b21e <__divdi3+0xbe>
2000b2ca:	fab3 f783 	clz	r7, r3
2000b2ce:	2f00      	cmp	r7, #0
2000b2d0:	d168      	bne.n	2000b3a4 <__divdi3+0x244>
2000b2d2:	428b      	cmp	r3, r1
2000b2d4:	bf2c      	ite	cs
2000b2d6:	f04f 0900 	movcs.w	r9, #0
2000b2da:	f04f 0901 	movcc.w	r9, #1
2000b2de:	4282      	cmp	r2, r0
2000b2e0:	bf8c      	ite	hi
2000b2e2:	464c      	movhi	r4, r9
2000b2e4:	f049 0401 	orrls.w	r4, r9, #1
2000b2e8:	2c00      	cmp	r4, #0
2000b2ea:	d096      	beq.n	2000b21a <__divdi3+0xba>
2000b2ec:	f04f 0801 	mov.w	r8, #1
2000b2f0:	e795      	b.n	2000b21e <__divdi3+0xbe>
2000b2f2:	4252      	negs	r2, r2
2000b2f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b2f8:	43f6      	mvns	r6, r6
2000b2fa:	e73b      	b.n	2000b174 <__divdi3+0x14>
2000b2fc:	4240      	negs	r0, r0
2000b2fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000b302:	f04f 36ff 	mov.w	r6, #4294967295
2000b306:	e732      	b.n	2000b16e <__divdi3+0xe>
2000b308:	fa04 f408 	lsl.w	r4, r4, r8
2000b30c:	f1c8 0720 	rsb	r7, r8, #32
2000b310:	fa35 f307 	lsrs.w	r3, r5, r7
2000b314:	fa29 fa07 	lsr.w	sl, r9, r7
2000b318:	0c27      	lsrs	r7, r4, #16
2000b31a:	fa09 fb08 	lsl.w	fp, r9, r8
2000b31e:	4639      	mov	r1, r7
2000b320:	4650      	mov	r0, sl
2000b322:	ea43 020b 	orr.w	r2, r3, fp
2000b326:	9202      	str	r2, [sp, #8]
2000b328:	f7ff fcea 	bl	2000ad00 <__aeabi_uidiv>
2000b32c:	4639      	mov	r1, r7
2000b32e:	fa1f f984 	uxth.w	r9, r4
2000b332:	4683      	mov	fp, r0
2000b334:	4650      	mov	r0, sl
2000b336:	f7ff fe11 	bl	2000af5c <__aeabi_uidivmod>
2000b33a:	9802      	ldr	r0, [sp, #8]
2000b33c:	fb09 f20b 	mul.w	r2, r9, fp
2000b340:	0c03      	lsrs	r3, r0, #16
2000b342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000b346:	429a      	cmp	r2, r3
2000b348:	d904      	bls.n	2000b354 <__divdi3+0x1f4>
2000b34a:	191b      	adds	r3, r3, r4
2000b34c:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b350:	f0c0 80b1 	bcc.w	2000b4b6 <__divdi3+0x356>
2000b354:	1a9b      	subs	r3, r3, r2
2000b356:	4639      	mov	r1, r7
2000b358:	4618      	mov	r0, r3
2000b35a:	9301      	str	r3, [sp, #4]
2000b35c:	f7ff fcd0 	bl	2000ad00 <__aeabi_uidiv>
2000b360:	9901      	ldr	r1, [sp, #4]
2000b362:	4682      	mov	sl, r0
2000b364:	4608      	mov	r0, r1
2000b366:	4639      	mov	r1, r7
2000b368:	f7ff fdf8 	bl	2000af5c <__aeabi_uidivmod>
2000b36c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b370:	fb09 f30a 	mul.w	r3, r9, sl
2000b374:	fa1f f08c 	uxth.w	r0, ip
2000b378:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000b37c:	4293      	cmp	r3, r2
2000b37e:	d908      	bls.n	2000b392 <__divdi3+0x232>
2000b380:	1912      	adds	r2, r2, r4
2000b382:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b386:	d204      	bcs.n	2000b392 <__divdi3+0x232>
2000b388:	4293      	cmp	r3, r2
2000b38a:	bf84      	itt	hi
2000b38c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b390:	1912      	addhi	r2, r2, r4
2000b392:	fa05 f508 	lsl.w	r5, r5, r8
2000b396:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000b39a:	ebc3 0802 	rsb	r8, r3, r2
2000b39e:	f8cd e008 	str.w	lr, [sp, #8]
2000b3a2:	e759      	b.n	2000b258 <__divdi3+0xf8>
2000b3a4:	f1c7 0020 	rsb	r0, r7, #32
2000b3a8:	fa03 fa07 	lsl.w	sl, r3, r7
2000b3ac:	40c2      	lsrs	r2, r0
2000b3ae:	fa35 f300 	lsrs.w	r3, r5, r0
2000b3b2:	ea42 0b0a 	orr.w	fp, r2, sl
2000b3b6:	fa21 f800 	lsr.w	r8, r1, r0
2000b3ba:	fa01 f907 	lsl.w	r9, r1, r7
2000b3be:	4640      	mov	r0, r8
2000b3c0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000b3c4:	ea43 0109 	orr.w	r1, r3, r9
2000b3c8:	9102      	str	r1, [sp, #8]
2000b3ca:	4651      	mov	r1, sl
2000b3cc:	fa1f f28b 	uxth.w	r2, fp
2000b3d0:	9203      	str	r2, [sp, #12]
2000b3d2:	f7ff fc95 	bl	2000ad00 <__aeabi_uidiv>
2000b3d6:	4651      	mov	r1, sl
2000b3d8:	4681      	mov	r9, r0
2000b3da:	4640      	mov	r0, r8
2000b3dc:	f7ff fdbe 	bl	2000af5c <__aeabi_uidivmod>
2000b3e0:	9b03      	ldr	r3, [sp, #12]
2000b3e2:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b3e6:	fb03 f209 	mul.w	r2, r3, r9
2000b3ea:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000b3ee:	fa14 f307 	lsls.w	r3, r4, r7
2000b3f2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000b3f6:	42a2      	cmp	r2, r4
2000b3f8:	d904      	bls.n	2000b404 <__divdi3+0x2a4>
2000b3fa:	eb14 040b 	adds.w	r4, r4, fp
2000b3fe:	f109 39ff 	add.w	r9, r9, #4294967295
2000b402:	d352      	bcc.n	2000b4aa <__divdi3+0x34a>
2000b404:	1aa4      	subs	r4, r4, r2
2000b406:	4651      	mov	r1, sl
2000b408:	4620      	mov	r0, r4
2000b40a:	9301      	str	r3, [sp, #4]
2000b40c:	f7ff fc78 	bl	2000ad00 <__aeabi_uidiv>
2000b410:	4651      	mov	r1, sl
2000b412:	4680      	mov	r8, r0
2000b414:	4620      	mov	r0, r4
2000b416:	f7ff fda1 	bl	2000af5c <__aeabi_uidivmod>
2000b41a:	9803      	ldr	r0, [sp, #12]
2000b41c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b420:	fb00 f208 	mul.w	r2, r0, r8
2000b424:	fa1f f38c 	uxth.w	r3, ip
2000b428:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000b42c:	9b01      	ldr	r3, [sp, #4]
2000b42e:	4282      	cmp	r2, r0
2000b430:	d904      	bls.n	2000b43c <__divdi3+0x2dc>
2000b432:	eb10 000b 	adds.w	r0, r0, fp
2000b436:	f108 38ff 	add.w	r8, r8, #4294967295
2000b43a:	d330      	bcc.n	2000b49e <__divdi3+0x33e>
2000b43c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000b440:	fa1f fc83 	uxth.w	ip, r3
2000b444:	0c1b      	lsrs	r3, r3, #16
2000b446:	1a80      	subs	r0, r0, r2
2000b448:	fa1f fe88 	uxth.w	lr, r8
2000b44c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000b450:	fb0c f90e 	mul.w	r9, ip, lr
2000b454:	fb0c fc0a 	mul.w	ip, ip, sl
2000b458:	fb03 c10e 	mla	r1, r3, lr, ip
2000b45c:	fb03 f20a 	mul.w	r2, r3, sl
2000b460:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000b464:	458c      	cmp	ip, r1
2000b466:	bf88      	it	hi
2000b468:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000b46c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000b470:	4570      	cmp	r0, lr
2000b472:	d310      	bcc.n	2000b496 <__divdi3+0x336>
2000b474:	fa1f f989 	uxth.w	r9, r9
2000b478:	fa05 f707 	lsl.w	r7, r5, r7
2000b47c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000b480:	bf14      	ite	ne
2000b482:	2200      	movne	r2, #0
2000b484:	2201      	moveq	r2, #1
2000b486:	4287      	cmp	r7, r0
2000b488:	bf2c      	ite	cs
2000b48a:	2700      	movcs	r7, #0
2000b48c:	f002 0701 	andcc.w	r7, r2, #1
2000b490:	2f00      	cmp	r7, #0
2000b492:	f43f aec4 	beq.w	2000b21e <__divdi3+0xbe>
2000b496:	f108 38ff 	add.w	r8, r8, #4294967295
2000b49a:	2700      	movs	r7, #0
2000b49c:	e6bf      	b.n	2000b21e <__divdi3+0xbe>
2000b49e:	4282      	cmp	r2, r0
2000b4a0:	bf84      	itt	hi
2000b4a2:	4458      	addhi	r0, fp
2000b4a4:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b4a8:	e7c8      	b.n	2000b43c <__divdi3+0x2dc>
2000b4aa:	42a2      	cmp	r2, r4
2000b4ac:	bf84      	itt	hi
2000b4ae:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b4b2:	445c      	addhi	r4, fp
2000b4b4:	e7a6      	b.n	2000b404 <__divdi3+0x2a4>
2000b4b6:	429a      	cmp	r2, r3
2000b4b8:	bf84      	itt	hi
2000b4ba:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b4be:	191b      	addhi	r3, r3, r4
2000b4c0:	e748      	b.n	2000b354 <__divdi3+0x1f4>
2000b4c2:	bf00      	nop

2000b4c4 <__udivdi3>:
2000b4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b4c8:	460c      	mov	r4, r1
2000b4ca:	b083      	sub	sp, #12
2000b4cc:	4680      	mov	r8, r0
2000b4ce:	4616      	mov	r6, r2
2000b4d0:	4689      	mov	r9, r1
2000b4d2:	461f      	mov	r7, r3
2000b4d4:	4615      	mov	r5, r2
2000b4d6:	468a      	mov	sl, r1
2000b4d8:	2b00      	cmp	r3, #0
2000b4da:	d14b      	bne.n	2000b574 <__udivdi3+0xb0>
2000b4dc:	428a      	cmp	r2, r1
2000b4de:	d95c      	bls.n	2000b59a <__udivdi3+0xd6>
2000b4e0:	fab2 f382 	clz	r3, r2
2000b4e4:	b15b      	cbz	r3, 2000b4fe <__udivdi3+0x3a>
2000b4e6:	f1c3 0020 	rsb	r0, r3, #32
2000b4ea:	fa01 fa03 	lsl.w	sl, r1, r3
2000b4ee:	fa28 f200 	lsr.w	r2, r8, r0
2000b4f2:	fa16 f503 	lsls.w	r5, r6, r3
2000b4f6:	fa08 f803 	lsl.w	r8, r8, r3
2000b4fa:	ea42 0a0a 	orr.w	sl, r2, sl
2000b4fe:	0c2e      	lsrs	r6, r5, #16
2000b500:	4650      	mov	r0, sl
2000b502:	4631      	mov	r1, r6
2000b504:	b2af      	uxth	r7, r5
2000b506:	f7ff fbfb 	bl	2000ad00 <__aeabi_uidiv>
2000b50a:	4631      	mov	r1, r6
2000b50c:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000b510:	4681      	mov	r9, r0
2000b512:	4650      	mov	r0, sl
2000b514:	f7ff fd22 	bl	2000af5c <__aeabi_uidivmod>
2000b518:	fb07 f309 	mul.w	r3, r7, r9
2000b51c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000b520:	4553      	cmp	r3, sl
2000b522:	d909      	bls.n	2000b538 <__udivdi3+0x74>
2000b524:	eb1a 0a05 	adds.w	sl, sl, r5
2000b528:	f109 39ff 	add.w	r9, r9, #4294967295
2000b52c:	d204      	bcs.n	2000b538 <__udivdi3+0x74>
2000b52e:	4553      	cmp	r3, sl
2000b530:	bf84      	itt	hi
2000b532:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b536:	44aa      	addhi	sl, r5
2000b538:	ebc3 0a0a 	rsb	sl, r3, sl
2000b53c:	4631      	mov	r1, r6
2000b53e:	4650      	mov	r0, sl
2000b540:	fa1f f888 	uxth.w	r8, r8
2000b544:	f7ff fbdc 	bl	2000ad00 <__aeabi_uidiv>
2000b548:	4631      	mov	r1, r6
2000b54a:	4604      	mov	r4, r0
2000b54c:	4650      	mov	r0, sl
2000b54e:	f7ff fd05 	bl	2000af5c <__aeabi_uidivmod>
2000b552:	fb07 f704 	mul.w	r7, r7, r4
2000b556:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b55a:	4547      	cmp	r7, r8
2000b55c:	d906      	bls.n	2000b56c <__udivdi3+0xa8>
2000b55e:	3c01      	subs	r4, #1
2000b560:	eb18 0805 	adds.w	r8, r8, r5
2000b564:	d202      	bcs.n	2000b56c <__udivdi3+0xa8>
2000b566:	4547      	cmp	r7, r8
2000b568:	bf88      	it	hi
2000b56a:	3c01      	subhi	r4, #1
2000b56c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b570:	2600      	movs	r6, #0
2000b572:	e05c      	b.n	2000b62e <__udivdi3+0x16a>
2000b574:	428b      	cmp	r3, r1
2000b576:	d858      	bhi.n	2000b62a <__udivdi3+0x166>
2000b578:	fab3 f683 	clz	r6, r3
2000b57c:	2e00      	cmp	r6, #0
2000b57e:	d15b      	bne.n	2000b638 <__udivdi3+0x174>
2000b580:	428b      	cmp	r3, r1
2000b582:	bf2c      	ite	cs
2000b584:	2200      	movcs	r2, #0
2000b586:	2201      	movcc	r2, #1
2000b588:	4285      	cmp	r5, r0
2000b58a:	bf8c      	ite	hi
2000b58c:	4615      	movhi	r5, r2
2000b58e:	f042 0501 	orrls.w	r5, r2, #1
2000b592:	2d00      	cmp	r5, #0
2000b594:	d049      	beq.n	2000b62a <__udivdi3+0x166>
2000b596:	2401      	movs	r4, #1
2000b598:	e049      	b.n	2000b62e <__udivdi3+0x16a>
2000b59a:	b922      	cbnz	r2, 2000b5a6 <__udivdi3+0xe2>
2000b59c:	4611      	mov	r1, r2
2000b59e:	2001      	movs	r0, #1
2000b5a0:	f7ff fbae 	bl	2000ad00 <__aeabi_uidiv>
2000b5a4:	4605      	mov	r5, r0
2000b5a6:	fab5 f685 	clz	r6, r5
2000b5aa:	2e00      	cmp	r6, #0
2000b5ac:	f040 80ba 	bne.w	2000b724 <__udivdi3+0x260>
2000b5b0:	1b64      	subs	r4, r4, r5
2000b5b2:	0c2f      	lsrs	r7, r5, #16
2000b5b4:	fa1f fa85 	uxth.w	sl, r5
2000b5b8:	2601      	movs	r6, #1
2000b5ba:	4639      	mov	r1, r7
2000b5bc:	4620      	mov	r0, r4
2000b5be:	f7ff fb9f 	bl	2000ad00 <__aeabi_uidiv>
2000b5c2:	4639      	mov	r1, r7
2000b5c4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000b5c8:	4681      	mov	r9, r0
2000b5ca:	4620      	mov	r0, r4
2000b5cc:	f7ff fcc6 	bl	2000af5c <__aeabi_uidivmod>
2000b5d0:	fb0a f309 	mul.w	r3, sl, r9
2000b5d4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000b5d8:	455b      	cmp	r3, fp
2000b5da:	d909      	bls.n	2000b5f0 <__udivdi3+0x12c>
2000b5dc:	eb1b 0b05 	adds.w	fp, fp, r5
2000b5e0:	f109 39ff 	add.w	r9, r9, #4294967295
2000b5e4:	d204      	bcs.n	2000b5f0 <__udivdi3+0x12c>
2000b5e6:	455b      	cmp	r3, fp
2000b5e8:	bf84      	itt	hi
2000b5ea:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b5ee:	44ab      	addhi	fp, r5
2000b5f0:	ebc3 0b0b 	rsb	fp, r3, fp
2000b5f4:	4639      	mov	r1, r7
2000b5f6:	4658      	mov	r0, fp
2000b5f8:	fa1f f888 	uxth.w	r8, r8
2000b5fc:	f7ff fb80 	bl	2000ad00 <__aeabi_uidiv>
2000b600:	4639      	mov	r1, r7
2000b602:	4604      	mov	r4, r0
2000b604:	4658      	mov	r0, fp
2000b606:	f7ff fca9 	bl	2000af5c <__aeabi_uidivmod>
2000b60a:	fb0a fa04 	mul.w	sl, sl, r4
2000b60e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b612:	45c2      	cmp	sl, r8
2000b614:	d906      	bls.n	2000b624 <__udivdi3+0x160>
2000b616:	3c01      	subs	r4, #1
2000b618:	eb18 0805 	adds.w	r8, r8, r5
2000b61c:	d202      	bcs.n	2000b624 <__udivdi3+0x160>
2000b61e:	45c2      	cmp	sl, r8
2000b620:	bf88      	it	hi
2000b622:	3c01      	subhi	r4, #1
2000b624:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b628:	e001      	b.n	2000b62e <__udivdi3+0x16a>
2000b62a:	2600      	movs	r6, #0
2000b62c:	4634      	mov	r4, r6
2000b62e:	4631      	mov	r1, r6
2000b630:	4620      	mov	r0, r4
2000b632:	b003      	add	sp, #12
2000b634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b638:	f1c6 0020 	rsb	r0, r6, #32
2000b63c:	40b3      	lsls	r3, r6
2000b63e:	fa32 f700 	lsrs.w	r7, r2, r0
2000b642:	fa21 fb00 	lsr.w	fp, r1, r0
2000b646:	431f      	orrs	r7, r3
2000b648:	fa14 f206 	lsls.w	r2, r4, r6
2000b64c:	fa28 f100 	lsr.w	r1, r8, r0
2000b650:	4658      	mov	r0, fp
2000b652:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000b656:	4311      	orrs	r1, r2
2000b658:	9100      	str	r1, [sp, #0]
2000b65a:	4651      	mov	r1, sl
2000b65c:	b2bb      	uxth	r3, r7
2000b65e:	9301      	str	r3, [sp, #4]
2000b660:	f7ff fb4e 	bl	2000ad00 <__aeabi_uidiv>
2000b664:	4651      	mov	r1, sl
2000b666:	40b5      	lsls	r5, r6
2000b668:	4681      	mov	r9, r0
2000b66a:	4658      	mov	r0, fp
2000b66c:	f7ff fc76 	bl	2000af5c <__aeabi_uidivmod>
2000b670:	9c01      	ldr	r4, [sp, #4]
2000b672:	9800      	ldr	r0, [sp, #0]
2000b674:	fb04 f309 	mul.w	r3, r4, r9
2000b678:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000b67c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000b680:	455b      	cmp	r3, fp
2000b682:	d905      	bls.n	2000b690 <__udivdi3+0x1cc>
2000b684:	eb1b 0b07 	adds.w	fp, fp, r7
2000b688:	f109 39ff 	add.w	r9, r9, #4294967295
2000b68c:	f0c0 808e 	bcc.w	2000b7ac <__udivdi3+0x2e8>
2000b690:	ebc3 0b0b 	rsb	fp, r3, fp
2000b694:	4651      	mov	r1, sl
2000b696:	4658      	mov	r0, fp
2000b698:	f7ff fb32 	bl	2000ad00 <__aeabi_uidiv>
2000b69c:	4651      	mov	r1, sl
2000b69e:	4604      	mov	r4, r0
2000b6a0:	4658      	mov	r0, fp
2000b6a2:	f7ff fc5b 	bl	2000af5c <__aeabi_uidivmod>
2000b6a6:	9801      	ldr	r0, [sp, #4]
2000b6a8:	9a00      	ldr	r2, [sp, #0]
2000b6aa:	fb00 f304 	mul.w	r3, r0, r4
2000b6ae:	fa1f fc82 	uxth.w	ip, r2
2000b6b2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000b6b6:	4293      	cmp	r3, r2
2000b6b8:	d906      	bls.n	2000b6c8 <__udivdi3+0x204>
2000b6ba:	3c01      	subs	r4, #1
2000b6bc:	19d2      	adds	r2, r2, r7
2000b6be:	d203      	bcs.n	2000b6c8 <__udivdi3+0x204>
2000b6c0:	4293      	cmp	r3, r2
2000b6c2:	d901      	bls.n	2000b6c8 <__udivdi3+0x204>
2000b6c4:	19d2      	adds	r2, r2, r7
2000b6c6:	3c01      	subs	r4, #1
2000b6c8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b6cc:	b2a8      	uxth	r0, r5
2000b6ce:	1ad2      	subs	r2, r2, r3
2000b6d0:	0c2d      	lsrs	r5, r5, #16
2000b6d2:	fa1f fc84 	uxth.w	ip, r4
2000b6d6:	0c23      	lsrs	r3, r4, #16
2000b6d8:	fb00 f70c 	mul.w	r7, r0, ip
2000b6dc:	fb00 fe03 	mul.w	lr, r0, r3
2000b6e0:	fb05 e10c 	mla	r1, r5, ip, lr
2000b6e4:	fb05 f503 	mul.w	r5, r5, r3
2000b6e8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000b6ec:	458e      	cmp	lr, r1
2000b6ee:	bf88      	it	hi
2000b6f0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000b6f4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000b6f8:	42aa      	cmp	r2, r5
2000b6fa:	d310      	bcc.n	2000b71e <__udivdi3+0x25a>
2000b6fc:	b2bf      	uxth	r7, r7
2000b6fe:	fa08 f606 	lsl.w	r6, r8, r6
2000b702:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000b706:	bf14      	ite	ne
2000b708:	f04f 0e00 	movne.w	lr, #0
2000b70c:	f04f 0e01 	moveq.w	lr, #1
2000b710:	4296      	cmp	r6, r2
2000b712:	bf2c      	ite	cs
2000b714:	2600      	movcs	r6, #0
2000b716:	f00e 0601 	andcc.w	r6, lr, #1
2000b71a:	2e00      	cmp	r6, #0
2000b71c:	d087      	beq.n	2000b62e <__udivdi3+0x16a>
2000b71e:	3c01      	subs	r4, #1
2000b720:	2600      	movs	r6, #0
2000b722:	e784      	b.n	2000b62e <__udivdi3+0x16a>
2000b724:	40b5      	lsls	r5, r6
2000b726:	f1c6 0120 	rsb	r1, r6, #32
2000b72a:	fa24 f901 	lsr.w	r9, r4, r1
2000b72e:	fa28 f201 	lsr.w	r2, r8, r1
2000b732:	0c2f      	lsrs	r7, r5, #16
2000b734:	40b4      	lsls	r4, r6
2000b736:	4639      	mov	r1, r7
2000b738:	4648      	mov	r0, r9
2000b73a:	4322      	orrs	r2, r4
2000b73c:	9200      	str	r2, [sp, #0]
2000b73e:	f7ff fadf 	bl	2000ad00 <__aeabi_uidiv>
2000b742:	4639      	mov	r1, r7
2000b744:	fa1f fa85 	uxth.w	sl, r5
2000b748:	4683      	mov	fp, r0
2000b74a:	4648      	mov	r0, r9
2000b74c:	f7ff fc06 	bl	2000af5c <__aeabi_uidivmod>
2000b750:	9b00      	ldr	r3, [sp, #0]
2000b752:	0c1a      	lsrs	r2, r3, #16
2000b754:	fb0a f30b 	mul.w	r3, sl, fp
2000b758:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000b75c:	42a3      	cmp	r3, r4
2000b75e:	d903      	bls.n	2000b768 <__udivdi3+0x2a4>
2000b760:	1964      	adds	r4, r4, r5
2000b762:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b766:	d327      	bcc.n	2000b7b8 <__udivdi3+0x2f4>
2000b768:	1ae4      	subs	r4, r4, r3
2000b76a:	4639      	mov	r1, r7
2000b76c:	4620      	mov	r0, r4
2000b76e:	f7ff fac7 	bl	2000ad00 <__aeabi_uidiv>
2000b772:	4639      	mov	r1, r7
2000b774:	4681      	mov	r9, r0
2000b776:	4620      	mov	r0, r4
2000b778:	f7ff fbf0 	bl	2000af5c <__aeabi_uidivmod>
2000b77c:	9800      	ldr	r0, [sp, #0]
2000b77e:	fb0a f309 	mul.w	r3, sl, r9
2000b782:	fa1f fc80 	uxth.w	ip, r0
2000b786:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000b78a:	42a3      	cmp	r3, r4
2000b78c:	d908      	bls.n	2000b7a0 <__udivdi3+0x2dc>
2000b78e:	1964      	adds	r4, r4, r5
2000b790:	f109 39ff 	add.w	r9, r9, #4294967295
2000b794:	d204      	bcs.n	2000b7a0 <__udivdi3+0x2dc>
2000b796:	42a3      	cmp	r3, r4
2000b798:	bf84      	itt	hi
2000b79a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b79e:	1964      	addhi	r4, r4, r5
2000b7a0:	fa08 f806 	lsl.w	r8, r8, r6
2000b7a4:	1ae4      	subs	r4, r4, r3
2000b7a6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000b7aa:	e706      	b.n	2000b5ba <__udivdi3+0xf6>
2000b7ac:	455b      	cmp	r3, fp
2000b7ae:	bf84      	itt	hi
2000b7b0:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b7b4:	44bb      	addhi	fp, r7
2000b7b6:	e76b      	b.n	2000b690 <__udivdi3+0x1cc>
2000b7b8:	42a3      	cmp	r3, r4
2000b7ba:	bf84      	itt	hi
2000b7bc:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b7c0:	1964      	addhi	r4, r4, r5
2000b7c2:	e7d1      	b.n	2000b768 <__udivdi3+0x2a4>
2000b7c4:	2e4e2e41 	.word	0x2e4e2e41
2000b7c8:	2e532e54 	.word	0x2e532e54
2000b7cc:	30303320 	.word	0x30303320
2000b7d0:	72202c30 	.word	0x72202c30
2000b7d4:	79646165 	.word	0x79646165
2000b7d8:	726f6620 	.word	0x726f6620
2000b7dc:	74636120 	.word	0x74636120
2000b7e0:	216e6f69 	.word	0x216e6f69
2000b7e4:	0000000d 	.word	0x0000000d
2000b7e8:	7270205a 	.word	0x7270205a
2000b7ec:	65737365 	.word	0x65737365
2000b7f0:	61202c64 	.word	0x61202c64
2000b7f4:	76697463 	.word	0x76697463
2000b7f8:	6e697461 	.word	0x6e697461
2000b7fc:	72742067 	.word	0x72742067
2000b800:	65676769 	.word	0x65676769
2000b804:	6f732072 	.word	0x6f732072
2000b808:	6f6e656c 	.word	0x6f6e656c
2000b80c:	000d6469 	.word	0x000d6469
2000b810:	72636e49 	.word	0x72636e49
2000b814:	6e656d65 	.word	0x6e656d65
2000b818:	676e6974 	.word	0x676e6974
2000b81c:	6c6f7320 	.word	0x6c6f7320
2000b820:	696f6e65 	.word	0x696f6e65
2000b824:	69742064 	.word	0x69742064
2000b828:	7420656d 	.word	0x7420656d
2000b82c:	25203a6f 	.word	0x25203a6f
2000b830:	736d2064 	.word	0x736d2064
2000b834:	00000a0d 	.word	0x00000a0d
2000b838:	6e6e6143 	.word	0x6e6e6143
2000b83c:	6420746f 	.word	0x6420746f
2000b840:	65726365 	.word	0x65726365
2000b844:	746e656d 	.word	0x746e656d
2000b848:	6c6f7320 	.word	0x6c6f7320
2000b84c:	696f6e65 	.word	0x696f6e65
2000b850:	69742064 	.word	0x69742064
2000b854:	202c656d 	.word	0x202c656d
2000b858:	6d207461 	.word	0x6d207461
2000b85c:	203a6e69 	.word	0x203a6e69
2000b860:	6d206425 	.word	0x6d206425
2000b864:	000a0d73 	.word	0x000a0d73
2000b868:	72636544 	.word	0x72636544
2000b86c:	6e656d65 	.word	0x6e656d65
2000b870:	676e6974 	.word	0x676e6974
2000b874:	6c6f7320 	.word	0x6c6f7320
2000b878:	696f6e65 	.word	0x696f6e65
2000b87c:	69742064 	.word	0x69742064
2000b880:	7420656d 	.word	0x7420656d
2000b884:	25203a6f 	.word	0x25203a6f
2000b888:	736d2064 	.word	0x736d2064
2000b88c:	00000a0d 	.word	0x00000a0d
2000b890:	76726573 	.word	0x76726573
2000b894:	6f645f6f 	.word	0x6f645f6f
2000b898:	535f5920 	.word	0x535f5920
2000b89c:	465f5445 	.word	0x465f5445
2000b8a0:	4157524f 	.word	0x4157524f
2000b8a4:	000d4452 	.word	0x000d4452
2000b8a8:	76726573 	.word	0x76726573
2000b8ac:	6f645f6f 	.word	0x6f645f6f
2000b8b0:	535f5920 	.word	0x535f5920
2000b8b4:	525f5445 	.word	0x525f5445
2000b8b8:	52455645 	.word	0x52455645
2000b8bc:	000d4553 	.word	0x000d4553
2000b8c0:	76726573 	.word	0x76726573
2000b8c4:	6f645f6f 	.word	0x6f645f6f
2000b8c8:	535f5920 	.word	0x535f5920
2000b8cc:	4e5f5445 	.word	0x4e5f5445
2000b8d0:	52545545 	.word	0x52545545
2000b8d4:	000d4c41 	.word	0x000d4c41
2000b8d8:	76726573 	.word	0x76726573
2000b8dc:	6f645f6f 	.word	0x6f645f6f
2000b8e0:	535f5820 	.word	0x535f5820
2000b8e4:	465f5445 	.word	0x465f5445
2000b8e8:	4157524f 	.word	0x4157524f
2000b8ec:	000d4452 	.word	0x000d4452
2000b8f0:	76726573 	.word	0x76726573
2000b8f4:	6f645f6f 	.word	0x6f645f6f
2000b8f8:	535f5820 	.word	0x535f5820
2000b8fc:	525f5445 	.word	0x525f5445
2000b900:	52455645 	.word	0x52455645
2000b904:	000d4553 	.word	0x000d4553
2000b908:	76726573 	.word	0x76726573
2000b90c:	6f645f6f 	.word	0x6f645f6f
2000b910:	535f5820 	.word	0x535f5820
2000b914:	4e5f5445 	.word	0x4e5f5445
2000b918:	52545545 	.word	0x52545545
2000b91c:	000d4c41 	.word	0x000d4c41
2000b920:	69676542 	.word	0x69676542
2000b924:	6e696e6e 	.word	0x6e696e6e
2000b928:	65732067 	.word	0x65732067
2000b92c:	612d6b65 	.word	0x612d6b65
2000b930:	642d646e 	.word	0x642d646e
2000b934:	72747365 	.word	0x72747365
2000b938:	0d21796f 	.word	0x0d21796f
2000b93c:	00000000 	.word	0x00000000
2000b940:	25203a78 	.word	0x25203a78
2000b944:	3a790964 	.word	0x3a790964
2000b948:	0d642520 	.word	0x0d642520
2000b94c:	0000000a 	.word	0x0000000a
2000b950:	6e6f2058 	.word	0x6e6f2058
2000b954:	72617420 	.word	0x72617420
2000b958:	21746567 	.word	0x21746567
2000b95c:	0000000d 	.word	0x0000000d
2000b960:	6e6f2059 	.word	0x6e6f2059
2000b964:	72617420 	.word	0x72617420
2000b968:	21746567 	.word	0x21746567
2000b96c:	0000000d 	.word	0x0000000d
2000b970:	67726154 	.word	0x67726154
2000b974:	61207465 	.word	0x61207465
2000b978:	69757163 	.word	0x69757163
2000b97c:	2c646572 	.word	0x2c646572
2000b980:	72696620 	.word	0x72696620
2000b984:	21676e69 	.word	0x21676e69
2000b988:	0000000d 	.word	0x0000000d
2000b98c:	726f6241 	.word	0x726f6241
2000b990:	676e6974 	.word	0x676e6974
2000b994:	65657320 	.word	0x65657320
2000b998:	6e612d6b 	.word	0x6e612d6b
2000b99c:	65642d64 	.word	0x65642d64
2000b9a0:	6f727473 	.word	0x6f727473
2000b9a4:	00000d79 	.word	0x00000d79
2000b9a8:	63656863 	.word	0x63656863
2000b9ac:	6d75736b 	.word	0x6d75736b
2000b9b0:	72726520 	.word	0x72726520
2000b9b4:	0021726f 	.word	0x0021726f
2000b9b8:	6e676973 	.word	0x6e676973
2000b9bc:	72757461 	.word	0x72757461
2000b9c0:	25203a65 	.word	0x25203a65
2000b9c4:	3a780964 	.word	0x3a780964
2000b9c8:	09642520 	.word	0x09642520
2000b9cc:	25203a79 	.word	0x25203a79
2000b9d0:	3a770964 	.word	0x3a770964
2000b9d4:	09642520 	.word	0x09642520
2000b9d8:	25203a68 	.word	0x25203a68
2000b9dc:	6e610964 	.word	0x6e610964
2000b9e0:	3a656c67 	.word	0x3a656c67
2000b9e4:	0d642520 	.word	0x0d642520
2000b9e8:	0000000a 	.word	0x0000000a
2000b9ec:	65732058 	.word	0x65732058
2000b9f0:	206f7672 	.word	0x206f7672
2000b9f4:	20746573 	.word	0x20746573
2000b9f8:	203a6f74 	.word	0x203a6f74
2000b9fc:	0a0d6425 	.word	0x0a0d6425
2000ba00:	00000000 	.word	0x00000000
2000ba04:	65732059 	.word	0x65732059
2000ba08:	206f7672 	.word	0x206f7672
2000ba0c:	20746573 	.word	0x20746573
2000ba10:	203a6f74 	.word	0x203a6f74
2000ba14:	0a0d6425 	.word	0x0a0d6425
2000ba18:	00000000 	.word	0x00000000
2000ba1c:	6f462058 	.word	0x6f462058
2000ba20:	72617772 	.word	0x72617772
2000ba24:	25203a64 	.word	0x25203a64
2000ba28:	20202c64 	.word	0x20202c64
2000ba2c:	65522058 	.word	0x65522058
2000ba30:	73726576 	.word	0x73726576
2000ba34:	25203a65 	.word	0x25203a65
2000ba38:	000a0d64 	.word	0x000a0d64
2000ba3c:	00003a58 	.word	0x00003a58
2000ba40:	00003a59 	.word	0x00003a59
2000ba44:	74736944 	.word	0x74736944
2000ba48:	65636e61 	.word	0x65636e61
2000ba4c:	0000003a 	.word	0x0000003a
2000ba50:	746f6853 	.word	0x746f6853
2000ba54:	00003a73 	.word	0x00003a73
2000ba58:	65646f4d 	.word	0x65646f4d
2000ba5c:	0000003a 	.word	0x0000003a
2000ba60:	64333025 	.word	0x64333025
2000ba64:	00000000 	.word	0x00000000
2000ba68:	64323025 	.word	0x64323025
2000ba6c:	00000000 	.word	0x00000000
2000ba70:	4f545541 	.word	0x4f545541
2000ba74:	00002020 	.word	0x00002020
2000ba78:	4d524f4e 	.word	0x4d524f4e
2000ba7c:	00004c41 	.word	0x00004c41
2000ba80:	70616548 	.word	0x70616548
2000ba84:	646e6120 	.word	0x646e6120
2000ba88:	61747320 	.word	0x61747320
2000ba8c:	63206b63 	.word	0x63206b63
2000ba90:	696c6c6f 	.word	0x696c6c6f
2000ba94:	6e6f6973 	.word	0x6e6f6973
2000ba98:	0000000a 	.word	0x0000000a

2000ba9c <g_config_reg_lut>:
2000ba9c:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000baac:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000babc:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000bacc:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000badc:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000baec:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000bafc:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000bb0c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000bb1c <g_gpio_irqn_lut>:
2000bb1c:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000bb2c:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000bb3c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000bb4c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000bb5c <C.18.2576>:
2000bb5c:	00000001 00000002 00000004 00000001     ................

2000bb6c <_global_impure_ptr>:
2000bb6c:	2000be30 00000043 0000000a              0.. C.......

2000bb78 <blanks.3595>:
2000bb78:	20202020 20202020 20202020 20202020                     

2000bb88 <zeroes.3596>:
2000bb88:	30303030 30303030 30303030 30303030     0000000000000000
2000bb98:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000bba8:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000bbb8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000bbc8:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000bbd8:	00000030                                0...

2000bbdc <blanks.3577>:
2000bbdc:	20202020 20202020 20202020 20202020                     

2000bbec <zeroes.3578>:
2000bbec:	30303030 30303030 30303030 30303030     0000000000000000
2000bbfc:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

2000bc0c <__sf_fake_stdin>:
	...

2000bc2c <__sf_fake_stdout>:
	...

2000bc4c <__sf_fake_stderr>:
	...

2000bc6c <charset>:
2000bc6c:	2000bca4                                ... 

2000bc70 <lconv>:
2000bc70:	2000bca0 2000bba8 2000bba8 2000bba8     ... ... ... ... 
2000bc80:	2000bba8 2000bba8 2000bba8 2000bba8     ... ... ... ... 
2000bc90:	2000bba8 2000bba8 ffffffff ffffffff     ... ... ........
2000bca0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

2000bcb0 <__mprec_tens>:
2000bcb0:	00000000 3ff00000 00000000 40240000     .......?......$@
2000bcc0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000bcd0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000bce0:	00000000 412e8480 00000000 416312d0     .......A......cA
2000bcf0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000bd00:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000bd10:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000bd20:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000bd30:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000bd40:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000bd50:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000bd60:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000bd70:	79d99db4 44ea7843                       ...yCx.D

2000bd78 <p05.2463>:
2000bd78:	00000005 00000019 0000007d 00000000     ........}.......

2000bd88 <__mprec_bigtens>:
2000bd88:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000bd98:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000bda8:	7f73bf3c 75154fdd                       <.s..O.u

2000bdb0 <__mprec_tinytens>:
2000bdb0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000bdc0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000bdd0:	64ac6f43 0ac80628                       Co.d(...

2000bdd8 <_init>:
2000bdd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000bdda:	bf00      	nop
2000bddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000bdde:	bc08      	pop	{r3}
2000bde0:	469e      	mov	lr, r3
2000bde2:	4770      	bx	lr

2000bde4 <_fini>:
2000bde4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000bde6:	bf00      	nop
2000bde8:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000bdea:	bc08      	pop	{r3}
2000bdec:	469e      	mov	lr, r3
2000bdee:	4770      	bx	lr

2000bdf0 <__frame_dummy_init_array_entry>:
2000bdf0:	0485 2000                                   ... 

2000bdf4 <__do_global_dtors_aux_fini_array_entry>:
2000bdf4:	0471 2000                                   q.. 
