Analysis & Synthesis report for DE2_Audio_Example
Wed Apr 24 23:41:42 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DE2_Audio_Example|autoConvolution:dspInst|convolutionSM:smInst|fstate
 11. State Machine - |DE2_Audio_Example|avconf:avc|mSetup_ST
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 19. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 20. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 21. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 22. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_Audio_Example
 23. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 24. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 25. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 26. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 27. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 28. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 29. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 30. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 31. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 32. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 33. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: avconf:avc
 36. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod1|lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMult:multInst|lpm_mult:Mult0
 40. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod1|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod1|lpm_divide:Div0
 44. scfifo Parameter Settings by Entity Instance
 45. altpll Parameter Settings by Entity Instance
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "autoConvolution:dspInst|signedMod:mod1"
 48. Port Connectivity Checks: "autoConvolution:dspInst|signedMod:mod0"
 49. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 50. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 51. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 52. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 53. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 24 23:41:40 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_Audio_Example                           ;
; Top-level Entity Name              ; DE2_Audio_Example                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 96,267                                      ;
;     Total combinational functions  ; 46,401                                      ;
;     Dedicated logic registers      ; 50,386                                      ;
; Total registers                    ; 50386                                       ;
; Total pins                         ; 108                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_Audio_Example  ; DE2_Audio_Example  ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation              ; 1                  ; 1                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; signedMult.sv                                      ; yes             ; User SystemVerilog HDL File  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMult.sv                                      ;         ;
; signedMod.sv                                       ; yes             ; User SystemVerilog HDL File  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv                                       ;         ;
; findMaxIdx.sv                                      ; yes             ; User SystemVerilog HDL File  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/findMaxIdx.sv                                      ;         ;
; convolutionSM.sv                                   ; yes             ; User SystemVerilog HDL File  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/convolutionSM.sv                                   ;         ;
; autoConvolution.sv                                 ; yes             ; User SystemVerilog HDL File  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/autoConvolution.sv                                 ;         ;
; HexDriver.sv                                       ; yes             ; User SystemVerilog HDL File  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/HexDriver.sv                                       ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v                                    ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v                            ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File   ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v                ;         ;
; DE2_Audio_Example.v                                ; yes             ; User Verilog HDL File        ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v                                ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                 ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                              ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                               ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;         ;
; aglobal180.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                             ;         ;
; db/scfifo_n441.tdf                                 ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/scfifo_n441.tdf                                 ;         ;
; db/a_dpfifo_as31.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf                               ;         ;
; db/altsyncram_7tb1.tdf                             ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/altsyncram_7tb1.tdf                             ;         ;
; db/cmpr_ks8.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cmpr_ks8.tdf                                    ;         ;
; db/cntr_v9b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cntr_v9b.tdf                                    ;         ;
; db/cntr_ca7.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cntr_ca7.tdf                                    ;         ;
; db/cntr_0ab.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cntr_0ab.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                 ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                            ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                          ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                          ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; db/lpm_divide_dkm.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/lpm_divide_dkm.tdf                              ;         ;
; db/sign_div_unsign_5nh.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/sign_div_unsign_5nh.tdf                         ;         ;
; db/alt_u_div_u9f.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf                               ;         ;
; db/add_sub_7pc.tdf                                 ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_7pc.tdf                                 ;         ;
; db/add_sub_8pc.tdf                                 ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_8pc.tdf                                 ;         ;
; db/lpm_divide_ccm.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/lpm_divide_ccm.tdf                              ;         ;
; db/sign_div_unsign_1nh.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/sign_div_unsign_1nh.tdf                         ;         ;
; db/alt_u_div_m9f.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_m9f.tdf                               ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; multcore.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                               ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; db/mult_7dt.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/mult_7dt.tdf                                    ;         ;
; multcore.tdf                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf                                               ;         ;
; csa_add.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc                                                ;         ;
; mpar_add.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc                                               ;         ;
; muleabz.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc                                                ;         ;
; mul_lfrg.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc                                               ;         ;
; mul_boothc.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc                                             ;         ;
; alt_ded_mult.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                           ;         ;
; alt_ded_mult_y.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                         ;         ;
; dffpipe.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                ;         ;
; mpar_add.tdf                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf                                               ;         ;
; lpm_add_sub.tdf                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;         ;
; addcore.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc                                                ;         ;
; look_add.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc                                               ;         ;
; alt_stratix_add_sub.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;         ;
; db/add_sub_g9h.tdf                                 ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_g9h.tdf                                 ;         ;
; db/add_sub_ekh.tdf                                 ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_ekh.tdf                                 ;         ;
; altshift.tdf                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf                                               ;         ;
; db/lpm_divide_9km.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/lpm_divide_9km.tdf                              ;         ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 96,267         ;
;                                             ;                ;
; Total combinational functions               ; 46401          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 44316          ;
;     -- 3 input functions                    ; 1536           ;
;     -- <=2 input functions                  ; 549            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 45615          ;
;     -- arithmetic mode                      ; 786            ;
;                                             ;                ;
; Total registers                             ; 50386          ;
;     -- Dedicated logic registers            ; 50386          ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 108            ;
; Total memory bits                           ; 16384          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 8              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 35065          ;
; Total fan-out                               ; 336891         ;
; Average fan-out                             ; 3.47           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                 ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |DE2_Audio_Example                                            ; 46401 (741)         ; 50386 (15412)             ; 16384       ; 8            ; 0       ; 4         ; 108  ; 0            ; |DE2_Audio_Example                                                                                                                                                                                                                                  ; DE2_Audio_Example               ; work         ;
;    |Audio_Controller:Audio_Controller|                        ; 322 (4)             ; 222 (4)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 155 (41)            ; 108 (36)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_n441:auto_generated|                   ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                               ; scfifo_n441                     ; work         ;
;                   |a_dpfifo_as31:dpfifo|                      ; 52 (29)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                          ; a_dpfifo_as31                   ; work         ;
;                      |altsyncram_7tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram  ; altsyncram_7tb1                 ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                        ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                        ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_n441:auto_generated|                   ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                              ; scfifo_n441                     ; work         ;
;                   |a_dpfifo_as31:dpfifo|                      ; 52 (29)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                         ; a_dpfifo_as31                   ; work         ;
;                      |altsyncram_7tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ; altsyncram_7tb1                 ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr         ; cntr_0ab                        ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                        ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb     ; cntr_v9b                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 162 (57)            ; 104 (38)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                |scfifo_n441:auto_generated|                   ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                                ; scfifo_n441                     ; work         ;
;                   |a_dpfifo_as31:dpfifo|                      ; 53 (30)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                           ; a_dpfifo_as31                   ; work         ;
;                      |altsyncram_7tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram   ; altsyncram_7tb1                 ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr           ; cntr_0ab                        ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter    ; cntr_ca7                        ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb       ; cntr_v9b                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_n441:auto_generated|                   ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                               ; scfifo_n441                     ; work         ;
;                   |a_dpfifo_as31:dpfifo|                      ; 52 (29)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                          ; a_dpfifo_as31                   ; work         ;
;                      |altsyncram_7tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram  ; altsyncram_7tb1                 ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                        ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                        ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;    |HexDriver:inst0|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|HexDriver:inst0                                                                                                                                                                                                                  ; HexDriver                       ; work         ;
;    |HexDriver:inst1|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|HexDriver:inst1                                                                                                                                                                                                                  ; HexDriver                       ; work         ;
;    |HexDriver:inst2|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|HexDriver:inst2                                                                                                                                                                                                                  ; HexDriver                       ; work         ;
;    |HexDriver:inst3|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|HexDriver:inst3                                                                                                                                                                                                                  ; HexDriver                       ; work         ;
;    |HexDriver:inst4|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|HexDriver:inst4                                                                                                                                                                                                                  ; HexDriver                       ; work         ;
;    |HexDriver:inst5|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|HexDriver:inst5                                                                                                                                                                                                                  ; HexDriver                       ; work         ;
;    |HexDriver:inst6|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|HexDriver:inst6                                                                                                                                                                                                                  ; HexDriver                       ; work         ;
;    |autoConvolution:dspInst|                                  ; 45100 (21223)       ; 34677 (34580)             ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst                                                                                                                                                                                                          ; autoConvolution                 ; work         ;
;       |convolutionSM:smInst|                                  ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|convolutionSM:smInst                                                                                                                                                                                     ; convolutionSM                   ; work         ;
;       |findMaxIdx:findMaxInst|                                ; 23429 (23223)       ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst                                                                                                                                                                                   ; findMaxIdx                      ; work         ;
;          |lpm_divide:Div0|                                    ; 206 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0                                                                                                                                                                   ; lpm_divide                      ; work         ;
;             |lpm_divide_dkm:auto_generated|                   ; 206 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated                                                                                                                                     ; lpm_divide_dkm                  ; work         ;
;                |sign_div_unsign_5nh:divider|                  ; 206 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                                                                                         ; sign_div_unsign_5nh             ; work         ;
;                   |alt_u_div_u9f:divider|                     ; 206 (206)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                   ; alt_u_div_u9f                   ; work         ;
;       |signedMod:mod0|                                        ; 79 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0                                                                                                                                                                                           ; signedMod                       ; work         ;
;          |lpm_divide:Div0|                                    ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0                                                                                                                                                                           ; lpm_divide                      ; work         ;
;             |lpm_divide_9km:auto_generated|                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0|lpm_divide_9km:auto_generated                                                                                                                                             ; lpm_divide_9km                  ; work         ;
;                |sign_div_unsign_1nh:divider|                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider                                                                                                                 ; sign_div_unsign_1nh             ; work         ;
;                   |alt_u_div_m9f:divider|                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                           ; alt_u_div_m9f                   ; work         ;
;          |lpm_divide:Mod0|                                    ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0                                                                                                                                                                           ; lpm_divide                      ; work         ;
;             |lpm_divide_ccm:auto_generated|                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0|lpm_divide_ccm:auto_generated                                                                                                                                             ; lpm_divide_ccm                  ; work         ;
;                |sign_div_unsign_1nh:divider|                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                                                                                                 ; sign_div_unsign_1nh             ; work         ;
;                   |alt_u_div_m9f:divider|                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                           ; alt_u_div_m9f                   ; work         ;
;          |lpm_mult:Mult0|                                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0                                                                                                                                                                            ; lpm_mult                        ; work         ;
;             |multcore:mult_core|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                         ; multcore                        ; work         ;
;       |signedMod:mod1|                                        ; 90 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1                                                                                                                                                                                           ; signedMod                       ; work         ;
;          |lpm_divide:Div0|                                    ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Div0                                                                                                                                                                           ; lpm_divide                      ; work         ;
;             |lpm_divide_9km:auto_generated|                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Div0|lpm_divide_9km:auto_generated                                                                                                                                             ; lpm_divide_9km                  ; work         ;
;                |sign_div_unsign_1nh:divider|                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider                                                                                                                 ; sign_div_unsign_1nh             ; work         ;
;                   |alt_u_div_m9f:divider|                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                           ; alt_u_div_m9f                   ; work         ;
;          |lpm_divide:Mod0|                                    ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Mod0                                                                                                                                                                           ; lpm_divide                      ; work         ;
;             |lpm_divide_ccm:auto_generated|                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Mod0|lpm_divide_ccm:auto_generated                                                                                                                                             ; lpm_divide_ccm                  ; work         ;
;                |sign_div_unsign_1nh:divider|                  ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                                                                                                 ; sign_div_unsign_1nh             ; work         ;
;                   |alt_u_div_m9f:divider|                     ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                           ; alt_u_div_m9f                   ; work         ;
;          |lpm_mult:Mult0|                                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_mult:Mult0                                                                                                                                                                            ; lpm_mult                        ; work         ;
;             |multcore:mult_core|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMod:mod1|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                         ; multcore                        ; work         ;
;       |signedMult:multInst|                                   ; 269 (191)           ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMult:multInst                                                                                                                                                                                      ; signedMult                      ; work         ;
;          |lpm_mult:Mult0|                                     ; 78 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMult:multInst|lpm_mult:Mult0                                                                                                                                                                       ; lpm_mult                        ; work         ;
;             |mult_7dt:auto_generated|                         ; 78 (78)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_Audio_Example|autoConvolution:dspInst|signedMult:multInst|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                               ; mult_7dt                        ; work         ;
;    |avconf:avc|                                               ; 189 (140)           ; 75 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;       |I2C_Controller:u0|                                     ; 49 (49)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_Audio_Example|autoConvolution:dspInst|convolutionSM:smInst|fstate                   ;
+--------------------+-------------+------------------+----------------+--------------+--------------------+
; Name               ; fstate.Idle ; fstate.interLoop ; fstate.arrLoop ; fstate.Start ; fstate.singleStore ;
+--------------------+-------------+------------------+----------------+--------------+--------------------+
; fstate.Start       ; 0           ; 0                ; 0              ; 0            ; 0                  ;
; fstate.arrLoop     ; 0           ; 0                ; 1              ; 1            ; 0                  ;
; fstate.interLoop   ; 0           ; 1                ; 0              ; 1            ; 0                  ;
; fstate.Idle        ; 1           ; 0                ; 0              ; 1            ; 0                  ;
; fstate.singleStore ; 0           ; 0                ; 0              ; 1            ; 1                  ;
+--------------------+-------------+------------------+----------------+--------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_Audio_Example|avconf:avc|mSetup_ST           ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; avconf:avc|LUT_DATA[8]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[2]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[9]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[1]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[7]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[0]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[10]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[4]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[11]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[3]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[6]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[5]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[15]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[13]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[14]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[12]                             ; avconf:avc|Mux2     ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+--------------------------------------------------------+-------------------------------------------------+
; Register name                                          ; Reason for Removal                              ;
+--------------------------------------------------------+-------------------------------------------------+
; avconf:avc|mI2C_DATA[16,17,19,23]                      ; Stuck at GND due to stuck port data_in          ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]           ; Stuck at GND due to stuck port data_in          ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                 ; Merged with avconf:avc|I2C_Controller:u0|SD[18] ;
; avconf:avc|mI2C_DATA[20,21]                            ; Merged with avconf:avc|mI2C_DATA[18]            ;
; soundIn[479][31]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][30]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][29]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][28]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][27]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][26]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][25]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][24]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][23]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][22]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][21]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][20]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][19]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][18]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][17]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][16]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][15]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][14]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][13]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][12]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][11]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][10]                                       ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][9]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][8]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][7]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][6]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][5]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][4]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][3]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][2]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][1]                                        ; Stuck at GND due to stuck port clock_enable     ;
; soundIn[479][0]                                        ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~2  ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~3  ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~5  ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~6  ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~7  ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~8  ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~9  ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~10 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~11 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~12 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~13 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~14 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~15 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~16 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~17 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~18 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~19 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~20 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~21 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~22 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~23 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~24 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~25 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~26 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~27 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~28 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~29 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~30 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~31 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~32 ; Lost fanout                                     ;
; autoConvolution:dspInst|convolutionSM:smInst|fstate~33 ; Lost fanout                                     ;
; avconf:avc|mSetup_ST~9                                 ; Lost fanout                                     ;
; avconf:avc|mSetup_ST~10                                ; Lost fanout                                     ;
; autoConvolution:dspInst|fout[479][71]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][70]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][69]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][68]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][67]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][66]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][65]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][64]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][63]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][62]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][61]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][60]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][59]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][58]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][57]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][56]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][55]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][54]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][53]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][52]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][51]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][50]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][49]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][48]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][47]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][46]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][45]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][44]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][43]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][42]                  ; Stuck at GND due to stuck port clock_enable     ;
; autoConvolution:dspInst|fout[479][41]                  ; Stuck at GND due to stuck port clock_enable     ;
; Total Number of Removed Registers = 149                ;                                                 ;
+--------------------------------------------------------+-------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]    ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50386 ;
; Number of registers using Synchronous Clear  ; 215   ;
; Number of registers using Synchronous Load   ; 132   ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50229 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 16      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 13      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 9     ;         ;
+--------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 82 bits   ; 164 LEs       ; 82 LEs               ; 82 LEs                 ; Yes        ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst|maxVal[37]                                                                                                ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |DE2_Audio_Example|autoConvolution:dspInst|singleSum[62]                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst|cnt[0]                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_Audio_Example|autoConvolution:dspInst|l[8]                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4] ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |DE2_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                                               ;
; 512:1              ; 72 bits   ; 24552 LEs     ; 23040 LEs            ; 1512 LEs               ; No         ; |DE2_Audio_Example|autoConvolution:dspInst|findMaxIdx:findMaxInst|Mux20                                                                                                     ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 10240 LEs            ; 672 LEs                ; No         ; |DE2_Audio_Example|autoConvolution:dspInst|Mux18                                                                                                                            ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 10240 LEs            ; 672 LEs                ; No         ; |DE2_Audio_Example|autoConvolution:dspInst|Mux32                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_Audio_Example ;
+----------------+-------------+----------------------------------------------------+
; Parameter Name ; Value       ; Type                                               ;
+----------------+-------------+----------------------------------------------------+
; sampleNumber   ; 00111100000 ; Unsigned Binary                                    ;
+----------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                       ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                    ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                               ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod1|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMult:multInst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_9km ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: autoConvolution:dspInst|signedMod:mod1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_9km ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 3                                                          ;
; Entity Instance                       ; autoConvolution:dspInst|signedMult:multInst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 9                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                          ;
;     -- LPM_WIDTHP                     ; 15                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                        ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; autoConvolution:dspInst|signedMod:mod1|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 9                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                          ;
;     -- LPM_WIDTHP                     ; 15                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                        ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "autoConvolution:dspInst|signedMod:mod1"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; base[8..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; base[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; base[9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "autoConvolution:dspInst|signedMod:mod0"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; base[8..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; base[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; base[9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"      ;
+------------------------+-------+----------+------------------------+
; Port                   ; Type  ; Severity ; Details                ;
+------------------------+-------+----------+------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected ;
+------------------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 108                         ;
; cycloneiii_ff         ; 50386                       ;
;     CLR               ; 8                           ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 49996                       ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 92                          ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 95                          ;
;     SCLR              ; 76                          ;
;     plain             ; 57                          ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 46409                       ;
;     arith             ; 786                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 313                         ;
;         3 data inputs ; 472                         ;
;     normal            ; 45623                       ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 171                         ;
;         3 data inputs ; 1064                        ;
;         4 data inputs ; 44316                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 39.30                       ;
; Average LUT depth     ; 13.95                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:10:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 24 23:30:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example
Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Info (12021): Found 1 design units, including 1 entities, in source file signedmult.sv
    Info (12023): Found entity 1: signedMult File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMult.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signedmod.sv
    Info (12023): Found entity 1: signedMod File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file findmaxidx.sv
    Info (12023): Found entity 1: findMaxIdx File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/findMaxIdx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file convolutionsm.sv
    Info (12023): Found entity 1: convolutionSM File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/convolutionSM.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file autoconvolution.sv
    Info (12023): Found entity 1: autoConvolution File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/autoConvolution.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 11
Warning (10275): Verilog HDL Module Instantiation warning at DE2_Audio_Example.v(159): ignored dangling comma in List of Port Connections File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file de2_audio_example.v
    Info (12023): Found entity 1: DE2_Audio_Example File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file dsp_avalon_interface.sv
Info (12021): Found 0 design units, including 0 entities, in source file audio_toplevel.sv
Warning (10236): Verilog HDL Implicit Net warning at DE2_Audio_Example.v(230): created implicit net for "inBlock" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 230
Info (12127): Elaborating entity "DE2_Audio_Example" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_Audio_Example.v(107): truncated value with size 32 to match size of target (19) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 107
Warning (10136): Verilog HDL Module Declaration warning at DE2_Audio_Example.v(25): port "HEX4" already exists in the list of ports File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 25
Warning (10034): Output port "HEX7" at DE2_Audio_Example.v(61) has no driver File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
Warning (10034): Output port "LEDG[7..0]" at DE2_Audio_Example.v(62) has no driver File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 159
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf
    Info (12023): Found entity 1: scfifo_n441 File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/scfifo_n441.tdf Line: 24
Info (12128): Elaborating entity "scfifo_n441" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf
    Info (12023): Found entity 1: a_dpfifo_as31 File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_as31" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/scfifo_n441.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/altsyncram_7tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cntr_v9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cntr_ca7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/a_dpfifo_as31.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 166
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:inst0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 168
Info (12128): Elaborating entity "autoConvolution" for hierarchy "autoConvolution:dspInst" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 233
Info (12128): Elaborating entity "signedMod" for hierarchy "autoConvolution:dspInst|signedMod:mod0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/autoConvolution.sv Line: 19
Info (12128): Elaborating entity "signedMult" for hierarchy "autoConvolution:dspInst|signedMult:multInst" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/autoConvolution.sv Line: 23
Info (12128): Elaborating entity "convolutionSM" for hierarchy "autoConvolution:dspInst|convolutionSM:smInst" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/autoConvolution.sv Line: 52
Info (12128): Elaborating entity "findMaxIdx" for hierarchy "autoConvolution:dspInst|findMaxIdx:findMaxInst" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/autoConvolution.sv Line: 54
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "autoConvolution:dspInst|findMaxIdx:findMaxInst|Div0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/findMaxIdx.sv Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "autoConvolution:dspInst|signedMod:mod0|Mod0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "autoConvolution:dspInst|signedMod:mod1|Mod0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 11
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "autoConvolution:dspInst|signedMult:multInst|Mult0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMult.sv Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "autoConvolution:dspInst|signedMod:mod0|Mult0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "autoConvolution:dspInst|signedMod:mod1|Mult0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "autoConvolution:dspInst|signedMod:mod0|Div0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "autoConvolution:dspInst|signedMod:mod1|Div0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
Info (12130): Elaborated megafunction instantiation "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/findMaxIdx.sv Line: 26
Info (12133): Instantiated megafunction "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0" with the following parameter: File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/findMaxIdx.sv Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/lpm_divide_dkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 11
Info (12133): Instantiated megafunction "autoConvolution:dspInst|signedMod:mod0|lpm_divide:Mod0" with the following parameter: File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf
    Info (12023): Found entity 1: lpm_divide_ccm File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/lpm_divide_ccm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/sign_div_unsign_1nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf
    Info (12023): Found entity 1: alt_u_div_m9f File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_m9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMult:multInst|lpm_mult:Mult0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMult.sv Line: 13
Info (12133): Instantiated megafunction "autoConvolution:dspInst|signedMult:multInst|lpm_mult:Mult0" with the following parameter: File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMult.sv Line: 13
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
Info (12133): Instantiated megafunction "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" with the following parameter: File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf
    Info (12023): Found entity 1: add_sub_g9h File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_g9h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/add_sub_ekh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
Info (12133): Instantiated megafunction "autoConvolution:dspInst|signedMod:mod0|lpm_divide:Div0" with the following parameter: File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/signedMod.sv Line: 8
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf
    Info (12023): Found entity 1: lpm_divide_9km File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/lpm_divide_9km.tdf Line: 24
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 220 buffer(s)
    Info (13019): Ignored 220 SOFT buffer(s)
Warning (13012): Latch avconf:avc|LUT_DATA[8] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[2] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[9] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[1] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[7] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[0] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[10] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[4] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[11] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[3] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[6] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[5] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[15] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[2] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[13] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[3] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[14] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[12] has unsafe behavior File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/avconf.v Line: 97
Info (13000): Registers with preset signals will power-up high File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/avconf/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 61
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 62
Info (286030): Timing-Driven Synthesis is running
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_2_result_int[0]~6" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf Line: 56
    Info (17048): Logic cell "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_3_result_int[0]~8" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf Line: 61
    Info (17048): Logic cell "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_4_result_int[0]~10" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf Line: 66
    Info (17048): Logic cell "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[0]~14" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf Line: 76
    Info (17048): Logic cell "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_7_result_int[0]~16" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf Line: 81
    Info (17048): Logic cell "autoConvolution:dspInst|findMaxIdx:findMaxInst|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_8_result_int[0]~18" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/db/alt_u_div_u9f.tdf Line: 86
Warning (20013): Ignored 25 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 40
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.v Line: 41
Info (21057): Implemented 96537 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 93 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 96292 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 1115 megabytes
    Info: Processing ended: Wed Apr 24 23:41:42 2019
    Info: Elapsed time: 00:11:18
    Info: Total CPU time (on all processors): 00:11:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/My_Document/ECE385/Final/ece385_guide/Audio_Demo/Audio_Demo/DE2_Audio_Example.map.smsg.


