
*** Running vivado
    with args -log bf16_accelerator_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bf16_accelerator_top.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bf16_accelerator_top.tcl -notrace
Command: link_design -top bf16_accelerator_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.145 ; gain = 0.000 ; free physical = 1537 ; free virtual = 6736
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/constrs_1/new/constraints_nexys.xdc]
Finished Parsing XDC File [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/constrs_1/new/constraints_nexys.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.043 ; gain = 0.000 ; free physical = 1434 ; free virtual = 6632
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2666.059 ; gain = 32.016 ; free physical = 1424 ; free virtual = 6622

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 98717b67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.871 ; gain = 32.812 ; free physical = 1089 ; free virtual = 6267

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 98717b67

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b9332ee4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1362479c5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1362479c5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1362479c5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1362479c5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
Ending Logic Optimization Task | Checksum: 427de3a3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 427de3a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 427de3a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
Ending Netlist Obfuscation Task | Checksum: 427de3a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.949 ; gain = 0.000 ; free physical = 874 ; free virtual = 6053
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2938.949 ; gain = 304.906 ; free physical = 874 ; free virtual = 6053
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.runs/impl_1/bf16_accelerator_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bf16_accelerator_top_drc_opted.rpt -pb bf16_accelerator_top_drc_opted.pb -rpx bf16_accelerator_top_drc_opted.rpx
Command: report_drc -file bf16_accelerator_top_drc_opted.rpt -pb bf16_accelerator_top_drc_opted.pb -rpx bf16_accelerator_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xe-lpt-64/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.runs/impl_1/bf16_accelerator_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 773 ; free virtual = 5956
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0913fca2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 773 ; free virtual = 5956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 773 ; free virtual = 5956

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a75f383f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5967

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1596ec690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 796 ; free virtual = 5984

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1596ec690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 796 ; free virtual = 5984
Phase 1 Placer Initialization | Checksum: 1596ec690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 796 ; free virtual = 5985

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f0779657

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 796 ; free virtual = 5985

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12ff0b18e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 796 ; free virtual = 5985

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12ff0b18e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 796 ; free virtual = 5985

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 44 LUTNM shape to break, 32 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 39, total 44, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 48 nets or LUTs. Breaked 44 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           44  |              4  |                    48  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           44  |              4  |                    48  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 19f190a03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971
Phase 2.4 Global Placement Core | Checksum: 1a39df666

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971
Phase 2 Global Placement | Checksum: 1a39df666

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2aa9c14

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 202d1b794

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26e06d8c4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23595f68e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 779 ; free virtual = 5971

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2672756fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 776 ; free virtual = 5968

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f4aee781

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 775 ; free virtual = 5968

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20fcdcf0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 775 ; free virtual = 5968

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c84e3140

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 775 ; free virtual = 5968

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 28b90c6df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 774 ; free virtual = 5967
Phase 3 Detail Placement | Checksum: 28b90c6df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 774 ; free virtual = 5967

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b4a0b7c1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.759 | TNS=-96.709 |
Phase 1 Physical Synthesis Initialization | Checksum: 13b4d6d3f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 774 ; free virtual = 5967
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e7496b69

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 774 ; free virtual = 5967
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b4a0b7c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 774 ; free virtual = 5967

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.325. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 231104f8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974
Phase 4.1 Post Commit Optimization | Checksum: 231104f8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 231104f8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 231104f8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974
Phase 4.3 Placer Reporting | Checksum: 231104f8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a49b9074

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974
Ending Placer Task | Checksum: e6a89dce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 781 ; free virtual = 5974
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.445 ; gain = 0.000 ; free physical = 784 ; free virtual = 5977
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3046.449 ; gain = 0.000 ; free physical = 786 ; free virtual = 5981
INFO: [Common 17-1381] The checkpoint '/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.runs/impl_1/bf16_accelerator_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bf16_accelerator_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 769 ; free virtual = 5963
INFO: [runtcl-4] Executing : report_utilization -file bf16_accelerator_top_utilization_placed.rpt -pb bf16_accelerator_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bf16_accelerator_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 771 ; free virtual = 5965
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.22s |  WALL: 0.09s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 755 ; free virtual = 5949

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.325 | TNS=-47.810 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d013b061

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 755 ; free virtual = 5949
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.325 | TNS=-47.810 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d013b061

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 755 ; free virtual = 5949

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.325 | TNS=-47.810 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/product_exp_one[1].  Re-placed instance addmul_module/product_exp_one_reg[1]
INFO: [Physopt 32-735] Processed net addmul_module/product_exp_one[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.272 | TNS=-44.545 |
INFO: [Physopt 32-663] Processed net addmul_module/product_exp_one[0].  Re-placed instance addmul_module/product_exp_one_reg[0]
INFO: [Physopt 32-735] Processed net addmul_module/product_exp_one[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.240 | TNS=-43.474 |
INFO: [Physopt 32-702] Processed net addmul_module/product_exp_one[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_exp_one[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_exp_one[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_exp_one[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.206 | TNS=-43.168 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_exp_one[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_exp_one[8]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_exp_one[8]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.189 | TNS=-43.016 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0.  Re-placed instance addmul_module/aligned_sum_mantissa_one[4]_i_3
INFO: [Physopt 32-735] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.119 | TNS=-39.445 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.104 | TNS=-38.680 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 36 pins.
INFO: [Physopt 32-735] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.983 | TNS=-32.650 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 38 pins.
INFO: [Physopt 32-735] Processed net addmul_module/aligned_sum_mantissa_one[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.958 | TNS=-31.638 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 38 pins.
INFO: [Physopt 32-735] Processed net addmul_module/aligned_sum_mantissa_one[8]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.917 | TNS=-30.023 |
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_17_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_17_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.910 | TNS=-29.750 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.908 | TNS=-29.672 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.872 | TNS=-28.295 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.867 | TNS=-28.115 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.861 | TNS=-27.899 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.853 | TNS=-27.620 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_87_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_87_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.851 | TNS=-27.552 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.850 | TNS=-27.518 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_14_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_14
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-27.160 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__2_i_19_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__2_i_19_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-27.160 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__0_i_25_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__0_i_25_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.832 | TNS=-26.960 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__2_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.831 | TNS=-26.932 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.829 | TNS=-26.876 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__0_i_25_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__0_i_25_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.820 | TNS=-26.647 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_4_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_4_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.814 | TNS=-26.509 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.808 | TNS=-26.371 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_16_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_16
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-26.348 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__2_i_21_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__2_i_21_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.806 | TNS=-26.325 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.806 | TNS=-26.231 |
INFO: [Physopt 32-663] Processed net addmul_module/operand_c_one_reg[exponent][2].  Re-placed instance addmul_module/operand_c_one_reg[exponent][2]
INFO: [Physopt 32-735] Processed net addmul_module/operand_c_one_reg[exponent][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.789 | TNS=-25.942 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.787 | TNS=-25.898 |
INFO: [Physopt 32-663] Processed net addmul_module/operand_c_one_reg[exponent][1].  Re-placed instance addmul_module/operand_c_one_reg[exponent][1]
INFO: [Physopt 32-735] Processed net addmul_module/operand_c_one_reg[exponent][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.779 | TNS=-25.723 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__0_i_26_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__0_i_26_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.777 | TNS=-25.681 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__2_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.769 | TNS=-25.513 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_10_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_10_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.769 | TNS=-25.513 |
INFO: [Physopt 32-81] Processed net addmul_module/product_exp_one[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/product_exp_one[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.769 | TNS=-25.513 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.766 | TNS=-25.450 |
INFO: [Physopt 32-663] Processed net addmul_module/operand_c_one_reg[exponent][0].  Re-placed instance addmul_module/operand_c_one_reg[exponent][0]
INFO: [Physopt 32-735] Processed net addmul_module/operand_c_one_reg[exponent][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.766 | TNS=-25.450 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry_i_25_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry_i_25
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.762 | TNS=-25.366 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_15_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_15
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.762 | TNS=-25.366 |
INFO: [Physopt 32-81] Processed net addmul_module/product_exp_one[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/product_exp_one[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.756 | TNS=-25.240 |
INFO: [Physopt 32-702] Processed net addmul_module/product_exp_one[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_26_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_26_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.755 | TNS=-25.219 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_65_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_65_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.746 | TNS=-25.030 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_60_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_60_comp_4.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.745 | TNS=-25.009 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_10_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_10_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.745 | TNS=-25.009 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_19_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_19_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.744 | TNS=-24.988 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.740 | TNS=-24.904 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.737 | TNS=-24.841 |
INFO: [Physopt 32-81] Processed net addmul_module/operand_c_one_reg[exponent][1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/operand_c_one_reg[exponent][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.733 | TNS=-24.757 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__1_i_28_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__1_i_28
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.732 | TNS=-24.736 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_28_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_28_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.727 | TNS=-24.631 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_17_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_17_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_60_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.723 | TNS=-24.547 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_12_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_12
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-24.505 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_14_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_14_comp_2.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.716 | TNS=-24.405 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_30_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_30_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.706 | TNS=-24.215 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net addmul_module/sum_mantissa1_carry__1_i_33_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.705 | TNS=-24.196 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry_i_51_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry_i_51
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.705 | TNS=-24.190 |
INFO: [Physopt 32-663] Processed net addmul_module/operand_c_one_reg[exponent][4].  Re-placed instance addmul_module/operand_c_one_reg[exponent][4]
INFO: [Physopt 32-735] Processed net addmul_module/operand_c_one_reg[exponent][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.703 | TNS=-24.158 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_1_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_1
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.703 | TNS=-24.158 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry_i_9_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry_i_9
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.702 | TNS=-24.140 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.700 | TNS=-24.104 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_17_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_17
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.696 | TNS=-24.032 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_24_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_24_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.696 | TNS=-24.032 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_11_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_11
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.694 | TNS=-23.996 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_17_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_17_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.689 | TNS=-23.906 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/product_exp_one[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.688 | TNS=-23.888 |
INFO: [Physopt 32-702] Processed net addmul_module/product_exp_one[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_addend_mantissa1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/enable_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.688 | TNS=-23.888 |
Phase 3 Critical Path Optimization | Checksum: 1d013b061

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 767 ; free virtual = 5962

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.688 | TNS=-23.888 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/product_exp_one[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__0_i_39_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__0_i_39_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.688 | TNS=-23.875 |
INFO: [Physopt 32-663] Processed net addmul_module/operand_c_one_reg[exponent][5].  Re-placed instance addmul_module/operand_c_one_reg[exponent][5]
INFO: [Physopt 32-735] Processed net addmul_module/operand_c_one_reg[exponent][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.681 | TNS=-23.763 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net addmul_module/sum_mantissa1_carry_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.678 | TNS=-23.712 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_7_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_7_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.675 | TNS=-23.661 |
INFO: [Physopt 32-81] Processed net addmul_module/product_exp_one[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/product_exp_one[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.673 | TNS=-23.618 |
INFO: [Physopt 32-702] Processed net addmul_module/product_exp_one[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_53_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_53_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_88_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.672 | TNS=-23.602 |
INFO: [Physopt 32-663] Processed net addmul_module/operand_c_one_reg[exponent][3].  Re-placed instance addmul_module/operand_c_one_reg[exponent][3]
INFO: [Physopt 32-735] Processed net addmul_module/operand_c_one_reg[exponent][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.664 | TNS=-23.474 |
INFO: [Physopt 32-601] Processed net addmul_module/sum_mantissa1_carry_i_10_n_0_repN. Net driver addmul_module/sum_mantissa1_carry_i_10_replica was replaced.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.650 | TNS=-23.230 |
INFO: [Physopt 32-702] Processed net addmul_module/operand_c_one_reg[exponent][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__0_i_34_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__0_i_34_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.647 | TNS=-23.180 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_21_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_21_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.647 | TNS=-23.180 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_59_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_59_comp_2.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.642 | TNS=-23.100 |
INFO: [Physopt 32-702] Processed net addmul_module/operand_c_one_reg[exponent][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net addmul_module/sum_mantissa1_carry_i_16_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.642 | TNS=-23.094 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.626 | TNS=-22.825 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_31_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_31
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.623 | TNS=-22.777 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry_i_34_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry_i_34
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.618 | TNS=-22.686 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry_i_14_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry_i_14_comp_2
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.615 | TNS=-22.635 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__0_i_34_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__0_i_34_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-22.597 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__0_i_24_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__0_i_24_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.603 | TNS=-22.437 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_19_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_19_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.602 | TNS=-22.414 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.598 | TNS=-22.352 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.598 | TNS=-22.349 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_24_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_24_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.595 | TNS=-22.301 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.594 | TNS=-22.284 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry__1_i_9_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry__1_i_9_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.593 | TNS=-22.263 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_28_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_28_comp_1.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.591 | TNS=-22.231 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net addmul_module/sum_mantissa1_carry__0_i_21_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.589 | TNS=-22.199 |
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__1_i_22_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__1_i_22
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__1_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.589 | TNS=-22.196 |
INFO: [Physopt 32-710] Processed net addmul_module/sum_mantissa1_carry_i_22_n_0. Critical path length was reduced through logic transformation on cell addmul_module/sum_mantissa1_carry_i_22_comp.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.586 | TNS=-22.148 |
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/operand_c_one_reg[exponent][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_16_n_0_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/exp_aligned_product_mantissa1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net addmul_module/i__carry_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.583 | TNS=-22.095 |
INFO: [Physopt 32-702] Processed net addmul_module/operand_c_one_reg[exponent][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.582 | TNS=-22.079 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net addmul_module/product_exp_one[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__0_i_26_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__0_i_26_comp
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry__0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/product_exp_one[1]_repN_1.  Re-placed instance addmul_module/product_exp_one_reg[1]_replica_1
INFO: [Physopt 32-735] Processed net addmul_module/product_exp_one[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/operand_c_one_reg[exponent][1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry_i_25_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry_i_25
INFO: [Physopt 32-735] Processed net addmul_module/sum_mantissa1_carry_i_25_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addmul_module/sum_mantissa1_carry__1_i_19_n_0.  Re-placed instance addmul_module/sum_mantissa1_carry__1_i_19_comp_1
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/aligned_addend_mantissa1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_mantissa1_carry_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/sum_exp_one[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addmul_module/enable_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1d013b061

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 737 ; free virtual = 5937
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 737 ; free virtual = 5937
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.562 | TNS=-21.738 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.763  |         26.071  |            8  |              0  |                   101  |           0  |           2  |  00:00:13  |
|  Total          |          0.763  |         26.071  |            8  |              0  |                   101  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 737 ; free virtual = 5937
Ending Physical Synthesis Task | Checksum: 1c48b36d1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 737 ; free virtual = 5937
INFO: [Common 17-83] Releasing license: Implementation
519 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 737 ; free virtual = 5937
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3062.457 ; gain = 0.000 ; free physical = 737 ; free virtual = 5939
INFO: [Common 17-1381] The checkpoint '/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.runs/impl_1/bf16_accelerator_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 65d9fc01 ConstDB: 0 ShapeSum: 9a3ca64c RouteDB: 0
Post Restoration Checksum: NetGraph: c1044907 NumContArr: ebf40a47 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1acf8534e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3140.969 ; gain = 78.512 ; free physical = 648 ; free virtual = 5840

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1acf8534e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3140.969 ; gain = 78.512 ; free physical = 654 ; free virtual = 5846

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1acf8534e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.965 ; gain = 86.508 ; free physical = 636 ; free virtual = 5828

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1acf8534e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3148.965 ; gain = 86.508 ; free physical = 636 ; free virtual = 5828
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18ff98235

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 102.805 ; free physical = 627 ; free virtual = 5820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.361 | TNS=-15.015| WHS=-0.135 | THS=-1.106 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0345128 %
  Global Horizontal Routing Utilization  = 0.0475277 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 919
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 806
  Number of Partially Routed Nets     = 113
  Number of Node Overlaps             = 747

Phase 2 Router Initialization | Checksum: 1f2d5ce4e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 615 ; free virtual = 5808

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f2d5ce4e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 615 ; free virtual = 5808
Phase 3 Initial Routing | Checksum: 10beccfe4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 614 ; free virtual = 5808
INFO: [Route 35-580] Design has 5 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+====================================+
| Launch Clock | Capture Clock | Pin                                |
+==============+===============+====================================+
| clk          | clk           | addmul_module/sum_exp_one_reg[8]/D |
| clk          | clk           | addmul_module/sum_exp_one_reg[5]/D |
| clk          | clk           | addmul_module/sum_exp_one_reg[4]/D |
| clk          | clk           | addmul_module/sum_exp_one_reg[3]/D |
| clk          | clk           | addmul_module/sum_exp_one_reg[2]/D |
+--------------+---------------+------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 813
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.970 | TNS=-71.501| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f7fca61c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 340
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.170 | TNS=-88.473| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1567b5f00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806
Phase 4 Rip-up And Reroute | Checksum: 1567b5f00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1078b5a06

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.874 | TNS=-65.935| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 257f9cb63

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 257f9cb63

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806
Phase 5 Delay and Skew Optimization | Checksum: 257f9cb63

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dbb1fafa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.846 | TNS=-64.251| WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dbb1fafa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806
Phase 6 Post Hold Fix | Checksum: 1dbb1fafa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.363189 %
  Global Horizontal Routing Utilization  = 0.374325 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 297f4733b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 297f4733b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3170.949 ; gain = 108.492 ; free physical = 612 ; free virtual = 5806

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22125e4a5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3202.965 ; gain = 140.508 ; free physical = 612 ; free virtual = 5806

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.846 | TNS=-64.251| WHS=0.105  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22125e4a5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3202.965 ; gain = 140.508 ; free physical = 612 ; free virtual = 5806
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3202.965 ; gain = 140.508 ; free physical = 629 ; free virtual = 5823

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
538 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3202.965 ; gain = 140.508 ; free physical = 629 ; free virtual = 5823
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3202.965 ; gain = 0.000 ; free physical = 627 ; free virtual = 5824
INFO: [Common 17-1381] The checkpoint '/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.runs/impl_1/bf16_accelerator_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bf16_accelerator_top_drc_routed.rpt -pb bf16_accelerator_top_drc_routed.pb -rpx bf16_accelerator_top_drc_routed.rpx
Command: report_drc -file bf16_accelerator_top_drc_routed.rpt -pb bf16_accelerator_top_drc_routed.pb -rpx bf16_accelerator_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.runs/impl_1/bf16_accelerator_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bf16_accelerator_top_methodology_drc_routed.rpt -pb bf16_accelerator_top_methodology_drc_routed.pb -rpx bf16_accelerator_top_methodology_drc_routed.rpx
Command: report_methodology -file bf16_accelerator_top_methodology_drc_routed.rpt -pb bf16_accelerator_top_methodology_drc_routed.pb -rpx bf16_accelerator_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.runs/impl_1/bf16_accelerator_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bf16_accelerator_top_power_routed.rpt -pb bf16_accelerator_top_power_summary_routed.pb -rpx bf16_accelerator_top_power_routed.rpx
Command: report_power -file bf16_accelerator_top_power_routed.rpt -pb bf16_accelerator_top_power_summary_routed.pb -rpx bf16_accelerator_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
551 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bf16_accelerator_top_route_status.rpt -pb bf16_accelerator_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bf16_accelerator_top_timing_summary_routed.rpt -pb bf16_accelerator_top_timing_summary_routed.pb -rpx bf16_accelerator_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bf16_accelerator_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bf16_accelerator_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bf16_accelerator_top_bus_skew_routed.rpt -pb bf16_accelerator_top_bus_skew_routed.pb -rpx bf16_accelerator_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May  6 14:05:50 2024...
