// Seed: 99867800
module module_0 (
    output tri0 id_0
);
  assign id_0 = -1'd0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    output wor id_6,
    output wor id_7,
    inout supply0 id_8,
    input supply1 id_9,
    input wand id_10
);
  logic id_12;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_0 = 0;
  assign id_4 = id_1;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    output wand id_4,
    output tri0 id_5,
    input uwire id_6,
    input wire id_7,
    output wor id_8,
    input uwire id_9,
    input supply1 id_10,
    output wand id_11
);
  assign id_5 = (id_6);
  module_0 modCall_1 (id_5);
  assign modCall_1.id_0 = 0;
endmodule
