#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 03:47:39 2026
# Process ID: 3469887
# Current directory: /u/halle/dwe/home_at/Desktop/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3749.985 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7921.922 ; gain = 95.293 ; free physical = 394473 ; free virtual = 802557
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:rv_pl:1.0 [get_ips  design_1_rv_pl_0_1] -log ip_upgrade.log
Reading block design file </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:rv_pl:1.0 - rv_pl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Successfully read diagram <design_1> from block design file </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_rv_pl_0_1 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'M_INST_AXI' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_rv_pl_0_1'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_rv_pl_0_1' has identified issues that may require user intervention. Please review the upgrade log '/u/halle/dwe/home_at/Desktop/Test/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/u/halle/dwe/home_at/Desktop/Test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_rv_pl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /rv_pl_0/M_INST_AXI is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to pin '/xlslice_0/Dout'(30) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(32) to pin '/xlslice_1/Dout'(30) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to pin '/xlslice_0/Dout'(30) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(32) to pin '/xlslice_1/Dout'(30) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_1' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_pl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
WARNING: [IP_Flow 19-5160] IP 'design_1_axi_bram_ctrl_0_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-5160] IP 'design_1_axi_bram_ctrl_1_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 9544.254 ; gain = 0.000 ; free physical = 394440 ; free virtual = 802562
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_rv_pl_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_1_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_1_1] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_smartconnect_0_0] }
export_ip_user_files -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 design_1_rv_pl_0_1_synth_1 design_1_blk_mem_gen_0_1_synth_1 design_1_blk_mem_gen_1_1_synth_1 design_1_axi_bram_ctrl_0_1_synth_1 design_1_axi_bram_ctrl_1_1_synth_1 design_1_proc_sys_reset_0_1_synth_1 design_1_axi_gpio_0_1_synth_1 design_1_smartconnect_0_0_synth_1 -jobs 64
[Fri Feb 20 03:49:21 2026] Launched design_1_processing_system7_0_1_synth_1, design_1_rv_pl_0_1_synth_1, design_1_blk_mem_gen_0_1_synth_1, design_1_blk_mem_gen_1_1_synth_1, design_1_axi_bram_ctrl_0_1_synth_1, design_1_axi_bram_ctrl_1_1_synth_1, design_1_proc_sys_reset_0_1_synth_1, design_1_axi_gpio_0_1_synth_1, design_1_smartconnect_0_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_rv_pl_0_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_rv_pl_0_1_synth_1/runme.log
design_1_blk_mem_gen_0_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_blk_mem_gen_0_1_synth_1/runme.log
design_1_blk_mem_gen_1_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_blk_mem_gen_1_1_synth_1/runme.log
design_1_axi_bram_ctrl_0_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_bram_ctrl_0_1_synth_1/runme.log
design_1_axi_bram_ctrl_1_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_bram_ctrl_1_1_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
design_1_axi_gpio_0_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_gpio_0_1_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_smartconnect_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files -ipstatic_source_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/modelsim} {questa=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/questa} {xcelium=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/xcelium} {vcs=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/vcs} {riviera=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
delete_bd_objs [get_bd_nets rv_pl_0_data_addr] [get_bd_nets xlslice_1_Dout] [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_nets rv_pl_0_inst_addr] [get_bd_nets xlslice_0_Dout] [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets rv_pl_0_data_wdata]
delete_bd_objs [get_bd_nets blk_mem_gen_1_doutb]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
delete_bd_objs [get_bd_nets rv_pl_0_data_we] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets blk_mem_gen_0_doutb]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/M_INST_AXI} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins rv_pl_0/M_INST_AXI]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_cells xlconstant_0]
set_property location {3.5 1228 488} [get_bd_cells blk_mem_gen_1]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2655]  
CRITICAL WARNING: [BD 41-967] AXI interface pin /rv_pl_0/M_INST_AXI is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: The device(s) attached to /S01_AXI do not share a common clock domain with this smartconnect instance. Modify the clock domain values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent further clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: The device(s) attached to /S01_AXI do not share a common clock frequency with this smartconnect instance. Modify the clock frequency values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent further clock DRC violations.
expected floating-point number but got ""
ERROR: [Ipptcl 7-5] XIT evaluation error: expected floating-point number but got ""
ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip/xilinx/smartconnect_v1_0/xit/update_contents.xit': ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'smartconnect_0'. Failed to generate 'Elaborate BD' outputs: Failed to elaborate IP.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.NUM_CLKS {2}] [get_bd_cells smartconnect_0]
endgroup
connect_bd_net [get_bd_pins smartconnect_0/aclk1] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
WARNING: [BD 41-2655]  
CRITICAL WARNING: [BD 41-967] AXI interface pin /rv_pl_0/M_INST_AXI is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: The device(s) attached to /S01_AXI do not share a common clock domain with this smartconnect instance. Modify the clock domain values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent further clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: The device(s) attached to /S01_AXI do not share a common clock frequency with this smartconnect instance. Modify the clock frequency values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent further clock DRC violations.
expected floating-point number but got ""
ERROR: [Ipptcl 7-5] XIT evaluation error: expected floating-point number but got ""
ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip/xilinx/smartconnect_v1_0/xit/update_contents.xit': ERROR: [Common 17-39] 'xit::source_ipfile' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'smartconnect_0'. Failed to generate 'Elaborate BD' outputs: Failed to elaborate IP.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name rv_pl_v1_0_project -directory /u/halle/dwe/home_at/Desktop/Test/Test.tmp/rv_pl_v1_0_project /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::unload_core /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/component.xml
close_project
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_design "design_1"
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
ipx::package_project -root_dir /u/halle/dwe/home_at/Desktop/Test/Test.srcs -vendor user.org -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Data_Memory.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Instruction_Memory.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "sources_1/imports/riscv-single/define.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_data_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_data_axi'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::infer_bus_interface {m_inst_axi_araddr m_inst_axi_arvalid m_inst_axi_arready m_inst_axi_rdata m_inst_axi_rresp m_inst_axi_rvalid m_inst_axi_rready} xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_inst_axi' of definition 'xilinx.com:interface:aximm:1.0' (from TCL Argument).
set_property value m_data_axi:m_inst_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {/u/halle/dwe/home_at/Desktop/Test/Test.srcs /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
ipx::unload_core /u/halle/dwe/home_at/Desktop/Test/Test.srcs/component.xml
startgroup
create_bd_cell -type ip -vlnv user.org:user:rv_pl:1.0 rv_pl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/rv_pl_0/m_data_axi' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 453 51} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <rv_pl_0_done>. This pin will not be connected as a part of interface connection <GPIO>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/rv_pl_0/m_data_axi' at <0x4120_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rv_pl_0/rst_n

connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins rv_pl_0/rst_n]
delete_bd_objs [get_bd_intf_nets rv_pl_0_m_inst_axi] [get_bd_intf_nets rv_pl_0_m_data_axi] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {1.5 248 -382} [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/rv_pl_0/m_data_axi' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
validate_bd_design
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets rv_pl_0_m_data_axi] [get_bd_intf_nets rv_pl_0_m_inst_axi] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_smc]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {3.5 1226 -426} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/S00_AXI_awaddr]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awaddr> is being overridden by the user with net </processing_system7_0_FCLK_CLK0>. This pin will not be connected as a part of interface connection <S00_AXI>.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/S00_AXI_awaddr]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]'
undo
INFO: [Common 17-17] undo 'set_property location {3.5 1226 -426} [get_bd_cells axi_interconnect_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets rv_pl_0_m_data_axi] [get_bd_intf_nets rv_pl_0_m_inst_axi] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_smc]'
validate_bd_design -force
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets rv_pl_0_m_data_axi] [get_bd_intf_nets rv_pl_0_m_inst_axi] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/rv_pl_0/m_data_axi' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
validate_bd_design
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_50M'
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
reset_run synth_1
INFO: [Project 1-1160] Copying file /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/rv_pl.dcp to /u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1 and adding it to utils fileset
save_bd_design
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 64
[Fri Feb 20 04:23:47 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
[Fri Feb 20 04:23:47 2026] Launched impl_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/runme.log
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_50M'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:rv_pl:1.0 [get_ips  design_1_rv_pl_0_0] -log ip_upgrade.log
Upgrading '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_rv_pl_0_0 to use current project options
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/u/halle/dwe/home_at/Desktop/Test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_rv_pl_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_50M'
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(14) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(14) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(14) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(14) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_pl_0 .
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-5160] IP 'design_1_axi_bram_ctrl_0_2' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 10371.594 ; gain = 0.000 ; free physical = 391192 ; free virtual = 799449
catch { config_ip_cache -export [get_ips -all design_1_rv_pl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = 23b5481f9fe98b9f; cache size = 23.886 MB.
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = 6dbaa91086f144a6; cache size = 23.886 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_blk_mem_gen_0_0, cache-ID = 132da18f64ca211d; cache size = 23.886 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_rv_pl_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_xbar_1_synth_1 design_1_axi_bram_ctrl_0_2_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_pc_2_synth_1 design_1_auto_pc_3_synth_1 design_1_auto_pc_0_synth_1 -jobs 64
[Fri Feb 20 04:27:40 2026] Launched design_1_rv_pl_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_xbar_1_synth_1, design_1_axi_bram_ctrl_0_2_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_3_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_rv_pl_0_0_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_rv_pl_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_xbar_1_synth_1/runme.log
design_1_axi_bram_ctrl_0_2_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_bram_ctrl_0_2_synth_1/runme.log
design_1_auto_pc_1_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_2_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_3_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_auto_pc_0_synth_1: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files -ipstatic_source_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/modelsim} {questa=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/questa} {xcelium=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/xcelium} {vcs=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/vcs} {riviera=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /rst_ps7_0_50M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_50M'
validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 10446.520 ; gain = 0.000 ; free physical = 384188 ; free virtual = 792488
save_bd_design
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 64
[Fri Feb 20 04:29:04 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 64
[Fri Feb 20 04:31:21 2026] Launched impl_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10478.480 ; gain = 0.000 ; free physical = 391098 ; free virtual = 799370
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10478.480 ; gain = 0.000 ; free physical = 391044 ; free virtual = 799316
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd
close_design
create_bd_design "design_1"
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:rv_pl:1.0 rv_pl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4200_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/rv_pl_0/m_data_axi' at <0x4000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/rv_pl_0/m_data_axi' at <0x4200_0000 [ 8K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/rv_pl_0/m_data_axi' at <0x4120_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rv_pl_0/rst_n

connect_bd_net [get_bd_pins rst_ps7_0_50M/interconnect_aresetn] [get_bd_pins rv_pl_0/rst_n]
delete_bd_objs [get_bd_intf_nets rv_pl_0_m_inst_axi] [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_intf_nets rv_pl_0_m_data_axi] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
validate_bd_design
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
validate_bd_design -force
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
delete_bd_objs [get_bd_intf_nets rv_pl_0_m_data_axi] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets rv_pl_0_m_inst_axi] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_cells axi_smc]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
validate_bd_design
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: SmartConnect design_1_axi_smc_2 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp with file /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/rv_pl.dcp
launch_runs synth_1 -jobs 64
[Fri Feb 20 04:44:23 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
import_files -force -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
validate_bd_design -force
WARNING: [BD 41-2655]  
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: SmartConnect design_1_axi_smc_2 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: Can't find MEP IDENTIFIER for S02_AXI when endpoint properties were found!
save_bd_design
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp with file /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/rv_pl.dcp
launch_runs synth_1 -jobs 64
[Fri Feb 20 04:49:25 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: rv_pl
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11521.035 ; gain = 0.000 ; free physical = 389615 ; free virtual = 797872
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv_pl' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (1#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (3#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
INFO: [Synth 8-6157] synthesizing module 'flopenclr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenclr' (4#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (5#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr' (6#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized0' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized0' (6#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux3' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (7#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (9#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (9#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (10#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Op_Decoder' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Op_Decoder' (11#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-226] default block is never used [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:14]
INFO: [Synth 8-226] default block is never used [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized1' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized2' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized3' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized3' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (13#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (14#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
WARNING: [Synth 8-3848] Net M_sel_result in module/entity rv_pl does not have driver. [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:73]
INFO: [Synth 8-6155] done synthesizing module 'rv_pl' (15#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
WARNING: [Synth 8-3917] design rv_pl has port m_inst_axi_arvalid driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_inst_axi_rready driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_bready driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_rready driven by constant 1
WARNING: [Synth 8-7129] Port funct7[6] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[6] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[5] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[4] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[3] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[2] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[1] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[0] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port W_we_rf in module Datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_arready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_rresp[1] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_rresp[0] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_rvalid in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_awready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_wready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_bresp[1] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_bresp[0] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_bvalid in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_arready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_rresp[1] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_rresp[0] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_rvalid in module rv_pl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11549.633 ; gain = 28.598 ; free physical = 389784 ; free virtual = 798041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11549.633 ; gain = 28.598 ; free physical = 389899 ; free virtual = 798156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11549.633 ; gain = 28.598 ; free physical = 389882 ; free virtual = 798140
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11549.633 ; gain = 0.000 ; free physical = 389941 ; free virtual = 798199
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11701.477 ; gain = 0.000 ; free physical = 389853 ; free virtual = 798110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 11857.547 ; gain = 336.512 ; free physical = 389476 ; free virtual = 797734
48 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 11857.547 ; gain = 336.512 ; free physical = 389476 ; free virtual = 797734
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name rv_pl_v1_0_project -directory /u/halle/dwe/home_at/Desktop/Test/Test.tmp/rv_pl_v1_0_project /u/halle/dwe/home_at/Desktop/Test/Test.srcs/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "sources_1/imports/riscv-single/define.v" from the top-level HDL file.
INFO: [IP_Flow 19-3164] Bus Interface 'm_data_axi': References existing address space 'm_data_axi'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project Test
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project rv_pl_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /u/halle/dwe/home_at/Desktop/Test/Test.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
upgrade_ip [get_ips  design_1_rv_pl_0_0] -log ip_upgrade.log
Upgrading '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_rv_pl_0_0 (rv_pl_v1_0 1.0) from revision 2 to revision 4
WARNING: [IP_Flow 19-7053] Upgrade has added address space 'm_inst_axi'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_rv_pl_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_rv_pl_0_0' has identified issues that may require user intervention. Please review the upgrade log '/u/halle/dwe/home_at/Desktop/Test/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/u/halle/dwe/home_at/Desktop/Test/ip_upgrade.log'.
