# Lecture Notes

| Lecture No. & File |Description  |
|--------------------|------------|
|[Lecture-00 Inroduction.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-00%20Introduction.pdf)| What is VLSI, Evolution of VLSI, Microprocessor, Major domains of VLSI, Skills required, Carrers in VLSI |
|[Lecture-01 Digital Design.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-01%20Digital%20Design.pdf)|Discussion about digital logic design, real life example problems and exercises |
|[Lecture-01A PLDs.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-01A%20%20PLDs.pdf)|Older ways of design, modern ways of design , implementation using PAL,PLA, ROM and introduction to FPGA architecture|
|[Lecture-02 Importance of HDL.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-02%20Importance%20of%20HDL.pdf)|Traditional design, design abstraction, modern digital design flow, importance of HDL , Comparison of HDLs|
|[Lecture-03 Language Essentials ](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-03%20Language%20Essentials.pdf)|Lexical Conventions, Comments, Number Specifications, Data types|
|[Lecture-04 Module Getting Started.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-04%20Module%20Getting%20Started.pdf)|Introduction about module, ports, signals, operators, assign statement and exercises|
|[Lecture-04A Gate Level Modeling](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-04A%20Gate%20Level%20Modeling.pdf)|Gate Level Modeling concepts|
|[Lecture-04B Vectors.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-04B%20Vectors.pdf)|Introduction to Vectors,illustrative examples|
|[Lecture-05 Structural Design.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-05%20Structural%20Design.pdf)|Structural Design concept, Adder example|
|[Lecture-06 Testbenches.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-06%20Testbenches.pdf)|Testbench Concepts,Exercises using case, for, always, self checking testbenches|
|[Lecture-07 Procedural Assignments.pdf](https://github.com/pravinzode/Sept-2025-Verilog_HDL/blob/main/Lecture_Notes/Lecture-07%20Procedural%20Assignments.pdf)|Structured procedures, initial and always blocks, Blocking and Non-Blocking statements, Wait statement, Flow control if-else and case statment |



