

================================================================
== Synthesis Summary Report of 'forward'
================================================================
+ General Information: 
    * Date:           Thu Nov 28 19:42:13 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        forward
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg225-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+--------+----------+-----------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |        |          |           |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP  |    FF    |    LUT    | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+--------+----------+-----------+-----+
    |+ forward                              |     -|  0.30|     2247|  2.247e+04|         -|     2248|     -|        no|  36 (36%)|  5 (7%)|  734 (2%)|  1426 (9%)|    -|
    | + forward_Pipeline_VITIS_LOOP_89_5    |     -|  0.30|        8|     80.000|         -|        8|     -|        no|         -|       -|  78 (~0%)|   177 (1%)|    -|
    |  o VITIS_LOOP_89_5                    |    II|  7.30|        6|     60.000|         3|        3|     2|       yes|         -|       -|         -|          -|    -|
    | o VITIS_LOOP_70_1                     |     -|  7.30|     2235|  2.235e+04|       745|        -|     3|        no|         -|       -|         -|          -|    -|
    |  + forward_Pipeline_VITIS_LOOP_82_4   |     -|  1.76|       12|    120.000|         -|       12|     -|        no|         -|       -|  11 (~0%)|   50 (~0%)|    -|
    |   o VITIS_LOOP_82_4                   |     -|  7.30|       10|    100.000|         2|        1|    10|       yes|         -|       -|         -|          -|    -|
    |  o VITIS_LOOP_73_2                    |     -|  7.30|      730|  7.300e+03|        73|        -|    10|        no|         -|       -|         -|          -|    -|
    |   + forward_Pipeline_VITIS_LOOP_75_3  |     -|  0.97|       67|    670.000|         -|       67|     -|        no|  32 (32%)|  5 (7%)|  522 (1%)|   820 (5%)|    -|
    |    o VITIS_LOOP_75_3                  |    II|  7.30|       65|    650.000|        12|        6|    10|       yes|         -|       -|         -|          -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+--------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 32       |
| input0    | ap_none | in        | 32       |
| input1    | ap_none | in        | 32       |
| input2    | ap_none | in        | 32       |
| input3    | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input0   | in        | float    |
| input1   | in        | float    |
| input2   | in        | float    |
| input3   | in        | float    |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input0   | input0       | port    |
| input1   | input1       | port    |
| input2   | input2       | port    |
| input3   | input3       | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------------+-----------+----------+---------+
| Name                                 | DSP | Pragma | Variable          | Op        | Impl     | Latency |
+--------------------------------------+-----+--------+-------------------+-----------+----------+---------+
| + forward                            | 5   |        |                   |           |          |         |
|   icmp_ln70_fu_272_p2                |     |        | icmp_ln70         | seteq     | auto     | 0       |
|   indvars_iv_next26_fu_278_p2        |     |        | indvars_iv_next26 | add       | fabric   | 0       |
|   sparsemux_7_2_4_1_1_U18            |     |        | tmp               | sparsemux | auto     | 0       |
|   sparsemux_7_2_4_1_1_U19            |     |        | tmp_1             | sparsemux | auto     | 0       |
|   add_ln73_1_fu_324_p2               |     |        | add_ln73_1        | add       | fabric   | 0       |
|   icmp_ln73_fu_330_p2                |     |        | icmp_ln73         | seteq     | auto     | 0       |
|   add_ln73_fu_335_p2                 |     |        | add_ln73          | add       | fabric   | 0       |
|   icmp_ln16_fu_371_p2                |     |        | icmp_ln16         | setne     | auto     | 0       |
|   icmp_ln16_1_fu_377_p2              |     |        | icmp_ln16_1       | seteq     | auto     | 0       |
|   or_ln16_fu_383_p2                  |     |        | or_ln16           | or        | auto     | 0       |
|   fcmp_32ns_32ns_1_2_no_dsp_1_U17    |     |        | tmp_6             | fcmp      | auto     | 1       |
|   and_ln16_fu_389_p2                 |     |        | and_ln16          | and       | auto     | 0       |
|   select_ln16_fu_395_p3              |     |        | select_ln16       | select    | auto_sel | 0       |
|  + forward_Pipeline_VITIS_LOOP_89_5  | 0   |        |                   |           |          |         |
|    icmp_ln89_fu_99_p2                |     |        | icmp_ln89         | seteq     | auto     | 0       |
|    icmp_ln90_fu_165_p2               |     |        | icmp_ln90         | setne     | auto     | 0       |
|    icmp_ln90_1_fu_171_p2             |     |        | icmp_ln90_1       | seteq     | auto     | 0       |
|    or_ln90_fu_189_p2                 |     |        | or_ln90           | or        | auto     | 0       |
|    icmp_ln90_2_fu_177_p2             |     |        | icmp_ln90_2       | setne     | auto     | 0       |
|    icmp_ln90_3_fu_183_p2             |     |        | icmp_ln90_3       | seteq     | auto     | 0       |
|    or_ln90_1_fu_193_p2               |     |        | or_ln90_1         | or        | auto     | 0       |
|    and_ln90_fu_197_p2                |     |        | and_ln90          | and       | auto     | 0       |
|    and_ln90_1_fu_203_p2              |     |        | and_ln90_1        | and       | auto     | 0       |
|    max_index_4_fu_212_p3             |     |        | max_index_4       | select    | auto_sel | 0       |
|    add_ln89_fu_118_p2                |     |        | add_ln89          | add       | fabric   | 0       |
|  + forward_Pipeline_VITIS_LOOP_82_4  | 0   |        |                   |           |          |         |
|    icmp_ln82_fu_79_p2                |     |        | icmp_ln82         | seteq     | auto     | 0       |
|    add_ln82_fu_85_p2                 |     |        | add_ln82          | add       | fabric   | 0       |
|  + forward_Pipeline_VITIS_LOOP_75_3  | 5   |        |                   |           |          |         |
|    icmp_ln75_fu_126_p2               |     |        | icmp_ln75         | seteq     | auto     | 0       |
|    add_ln75_fu_132_p2                |     |        | add_ln75          | add       | fabric   | 0       |
|    add_ln76_fu_147_p2                |     |        | add_ln76          | add       | fabric   | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul               | fmul      | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_2             | fadd      | fulldsp  | 4       |
+--------------------------------------+-----+--------+-------------------+-----------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------------------------+---------------+------+------+------+--------+----------------------+------+---------+------------------+
| Name                                | Usage         | Type | BRAM | URAM | Pragma | Variable             | Impl | Latency | Bitwidth, Depth, |
|                                     |               |      |      |      |        |                      |      |         | Banks            |
+-------------------------------------+---------------+------+------+------+--------+----------------------+------+---------+------------------+
| + forward                           |               |      | 36   | 0    |        |                      |      |         |                  |
|   current_input_U                   | ram_t2p array |      | 2    |      |        | current_input        | auto | 1       | 32, 100, 1       |
|   next_input_U                      | ram_1p array  |      | 1    |      |        | next_input           | auto | 1       | 32, 100, 1       |
|   mlp_layers_biases_0_U             | rom_1p        |      | 1    |      |        | mlp_layers_biases_0  | auto | 1       | 32, 100, 1       |
|  + forward_Pipeline_VITIS_LOOP_75_3 |               |      | 32   | 0    |        |                      |      |         |                  |
|    mlp_layers_weights_0_U           | rom_1p        |      | 32   |      |        | mlp_layers_weights_0 | auto | 1       | 32, 10000, 1     |
+-------------------------------------+---------------+------+------+------+--------+----------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------------+
| Type     | Options | Location                            |
+----------+---------+-------------------------------------+
| pipeline |         | ../utils.c:64 in meansquarederror   |
| pipeline |         | ../utils.c:76 in binarycrossentropy |
+----------+---------+-------------------------------------+


