Analysis & Synthesis report for top
Sun May 29 18:14:56 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|riscvmulti:rvmulti|controller:c|main_state_machine:msm|current
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated
 15. Source assignments for riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated
 16. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopenr:flen1
 17. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux2:m2
 18. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopenr:flen2
 19. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopenr:flen3
 20. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl1
 21. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl2
 22. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl3
 23. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux3:m3_1
 24. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux3:m3_2
 25. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl4
 26. Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux3:m3_3
 27. Parameter Settings for Inferred Entity Instance: riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0
 28. Parameter Settings for Inferred Entity Instance: riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "riscvmulti:rvmulti|mux3:m3_2"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 29 18:14:56 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2435                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; mux2.sv                          ; yes             ; User SystemVerilog HDL File        ; D:/ABC/ABC/lab04/src/part3/mux2.sv                                           ;         ;
; mux3.sv                          ; yes             ; User SystemVerilog HDL File        ; D:/ABC/ABC/lab04/src/part3/mux3.sv                                           ;         ;
; flopenr.sv                       ; yes             ; User SystemVerilog HDL File        ; D:/ABC/ABC/lab04/src/part3/flopenr.sv                                        ;         ;
; top.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/top.sv                                            ;         ;
; riscvtest.txt                    ; yes             ; Auto-Found File                    ; D:/ABC/ABC/lab04/src/part3/riscvtest.txt                                     ;         ;
; controller.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/controller.sv                                     ;         ;
; main_state_machine.sv            ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/main_state_machine.sv                             ;         ;
; alu_decoder.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/alu_decoder.sv                                    ;         ;
; instruction_decoder.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/instruction_decoder.sv                            ;         ;
; flopr.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/flopr.sv                                          ;         ;
; regfile.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/regfile.sv                                        ;         ;
; extend.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/extend.sv                                         ;         ;
; alu.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/ABC/ABC/lab04/src/part3/alu.sv                                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_d2k1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/ABC/ABC/lab04/src/part3/db/altsyncram_d2k1.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1735      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1537      ;
;     -- 7 input functions                    ; 13        ;
;     -- 6 input functions                    ; 953       ;
;     -- 5 input functions                    ; 118       ;
;     -- 4 input functions                    ; 75        ;
;     -- <=3 input functions                  ; 378       ;
;                                             ;           ;
; Dedicated logic registers                   ; 2435      ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2048      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2499      ;
; Total fan-out                               ; 15828     ;
; Average fan-out                             ; 3.80      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                         ; 1537 (0)            ; 2435 (0)                  ; 2048              ; 0          ; 67   ; 0            ; |top                                                                                    ; top                 ; work         ;
;    |mem:mem|                                 ; 990 (990)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |top|mem:mem                                                                            ; mem                 ; work         ;
;    |riscvmulti:rvmulti|                      ; 547 (0)             ; 387 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti                                                                 ; riscvmulti          ; work         ;
;       |alu:al|                               ; 277 (277)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|alu:al                                                          ; alu                 ; work         ;
;       |controller:c|                         ; 40 (11)             ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|controller:c                                                    ; controller          ; work         ;
;          |alu_decoder:ad|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|controller:c|alu_decoder:ad                                     ; alu_decoder         ; work         ;
;          |instruction_decoder:id|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|controller:c|instruction_decoder:id                             ; instruction_decoder ; work         ;
;          |main_state_machine:msm|            ; 20 (20)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|controller:c|main_state_machine:msm                             ; main_state_machine  ; work         ;
;       |flopenr:flen1|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|flopenr:flen1                                                   ; flopenr             ; work         ;
;       |flopenr:flen2|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|flopenr:flen2                                                   ; flopenr             ; work         ;
;       |flopenr:flen3|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|flopenr:flen3                                                   ; flopenr             ; work         ;
;       |flopr:fl1|                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|flopr:fl1                                                       ; flopr               ; work         ;
;       |flopr:fl2|                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|flopr:fl2                                                       ; flopr               ; work         ;
;       |flopr:fl3|                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|flopr:fl3                                                       ; flopr               ; work         ;
;       |flopr:fl4|                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|flopr:fl4                                                       ; flopr               ; work         ;
;       |mux2:m2|                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|mux2:m2                                                         ; mux2                ; work         ;
;       |mux3:m3_1|                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|mux3:m3_1                                                       ; mux3                ; work         ;
;       |mux3:m3_2|                            ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|mux3:m3_2                                                       ; mux3                ; work         ;
;       |mux3:m3_3|                            ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|mux3:m3_3                                                       ; mux3                ; work         ;
;       |regfile:regf|                         ; 71 (71)             ; 152 (152)                 ; 2048              ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|regfile:regf                                                    ; regfile             ; work         ;
;          |altsyncram:rf_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0                                ; altsyncram          ; work         ;
;             |altsyncram_d2k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated ; altsyncram_d2k1     ; work         ;
;          |altsyncram:rf_rtl_1|               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1                                ; altsyncram          ; work         ;
;             |altsyncram_d2k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated ; altsyncram_d2k1     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|riscvmulti:rvmulti|controller:c|main_state_machine:msm|current                                                                                                                       ;
+------------------+-----------------+-------------+---------------+------------------+----------------+----------------+------------------+------------------+---------------+---------------+-------------+
; Name             ; current.MEMREAD ; current.JAL ; current.ALUWB ; current.EXECUTEL ; current.MEMADR ; current.DECODE ; current.EXECUTER ; current.MEMWRITE ; current.FETCH ; current.MEMWB ; current.BEQ ;
+------------------+-----------------+-------------+---------------+------------------+----------------+----------------+------------------+------------------+---------------+---------------+-------------+
; current.FETCH    ; 0               ; 0           ; 0             ; 0                ; 0              ; 0              ; 0                ; 0                ; 0             ; 0             ; 0           ;
; current.EXECUTER ; 0               ; 0           ; 0             ; 0                ; 0              ; 0              ; 1                ; 0                ; 1             ; 0             ; 0           ;
; current.DECODE   ; 0               ; 0           ; 0             ; 0                ; 0              ; 1              ; 0                ; 0                ; 1             ; 0             ; 0           ;
; current.MEMADR   ; 0               ; 0           ; 0             ; 0                ; 1              ; 0              ; 0                ; 0                ; 1             ; 0             ; 0           ;
; current.EXECUTEL ; 0               ; 0           ; 0             ; 1                ; 0              ; 0              ; 0                ; 0                ; 1             ; 0             ; 0           ;
; current.MEMWRITE ; 0               ; 0           ; 0             ; 0                ; 0              ; 0              ; 0                ; 1                ; 1             ; 0             ; 0           ;
; current.ALUWB    ; 0               ; 0           ; 1             ; 0                ; 0              ; 0              ; 0                ; 0                ; 1             ; 0             ; 0           ;
; current.MEMWB    ; 0               ; 0           ; 0             ; 0                ; 0              ; 0              ; 0                ; 0                ; 1             ; 1             ; 0           ;
; current.JAL      ; 0               ; 1           ; 0             ; 0                ; 0              ; 0              ; 0                ; 0                ; 1             ; 0             ; 0           ;
; current.MEMREAD  ; 1               ; 0           ; 0             ; 0                ; 0              ; 0              ; 0                ; 0                ; 1             ; 0             ; 0           ;
; current.BEQ      ; 0               ; 0           ; 0             ; 0                ; 0              ; 0              ; 0                ; 0                ; 1             ; 0             ; 1           ;
+------------------+-----------------+-------------+---------------+------------------+----------------+----------------+------------------+------------------+---------------+---------------+-------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-------------------------------------------------------------------+--------------------+
; Register name                                                     ; Reason for Removal ;
+-------------------------------------------------------------------+--------------------+
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~5  ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~6  ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~7  ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~8  ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~9  ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~10 ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~13 ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~15 ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~16 ; Lost fanout        ;
; riscvmulti:rvmulti|controller:c|main_state_machine:msm|current~17 ; Lost fanout        ;
; Total Number of Removed Registers = 10                            ;                    ;
+-------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2435  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 247   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2220  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                     ;
+-----------------------------------------------------+------------------------------------------+
; Register Name                                       ; RAM Name                                 ;
+-----------------------------------------------------+------------------------------------------+
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[0]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[1]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[2]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[3]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[4]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[5]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[6]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[7]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[8]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[9]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[10] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[11] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[12] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[13] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[14] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[15] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[16] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[17] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[18] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[19] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[20] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[21] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[22] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[23] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[24] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[25] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[26] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[27] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[28] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[29] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[30] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[31] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[32] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[33] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[34] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[35] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[36] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[37] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[38] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[39] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[40] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[41] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_0_bypass[42] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_0 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[0]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[1]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[2]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[3]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[4]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[5]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[6]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[7]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[8]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[9]  ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[10] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[11] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[12] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[13] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[14] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[15] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[16] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[17] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[18] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[19] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[20] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[21] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[22] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[23] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[24] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[25] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[26] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[27] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[28] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[29] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[30] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[31] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[32] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[33] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[34] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[35] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[36] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[37] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[38] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[39] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[40] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[41] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
; riscvmulti:rvmulti|regfile:regf|rf_rtl_1_bypass[42] ; riscvmulti:rvmulti|regfile:regf|rf_rtl_1 ;
+-----------------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|riscvmulti:rvmulti|flopr:fl3|q[7]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|riscvmulti:rvmulti|flopr:fl2|q[29]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|mux3:m3_3|y[23]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|mux3:m3_1|y[0]     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|mux3:m3_2|y[31]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|ShiftLeft0  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|ShiftRight0 ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|ShiftLeft0  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|mux3:m3_2|y[1]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|mux3:m3_2|y[15]    ;
; 13:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|Mux4        ;
; 13:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|Mux19       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|Mux1        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:rvmulti|alu:al|Mux28       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopenr:flen1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux2:m2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopenr:flen2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopenr:flen3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux3:m3_1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux3:m3_2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|flopr:fl4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvmulti:rvmulti|mux3:m3_3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 32                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 32                                                  ;
;     -- NUMWORDS_B                         ; 32                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 32                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 32                                                  ;
;     -- NUMWORDS_B                         ; 32                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "riscvmulti:rvmulti|mux3:m3_2" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; d2[31..3] ; Input ; Info     ; Stuck at GND              ;
; d2[1..0]  ; Input ; Info     ; Stuck at GND              ;
; d2[2]     ; Input ; Info     ; Stuck at VCC              ;
+-----------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2435                        ;
;     CLR               ; 75                          ;
;     CLR SCLR          ; 64                          ;
;     ENA               ; 2112                        ;
;     ENA CLR           ; 108                         ;
;     plain             ; 76                          ;
; arriav_lcell_comb     ; 1537                        ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 1492                        ;
;         1 data inputs ; 192                         ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 118                         ;
;         6 data inputs ; 953                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 20                          ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 5.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun May 29 18:14:39 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: D:/ABC/ABC/lab04/src/part3/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: D:/ABC/ABC/lab04/src/part3/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: D:/ABC/ABC/lab04/src/part3/flopenr.sv Line: 1
Warning (12125): Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: top File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 7
    Info (12023): Found entity 2: mem File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 26
    Info (12023): Found entity 3: riscvmulti File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 47
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "riscvmulti" for hierarchy "riscvmulti:rvmulti" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 15
Warning (12125): Using design file controller.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: controller File: D:/ABC/ABC/lab04/src/part3/controller.sv Line: 1
Info (12128): Elaborating entity "controller" for hierarchy "riscvmulti:rvmulti|controller:c" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 71
Warning (12125): Using design file main_state_machine.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: main_state_machine File: D:/ABC/ABC/lab04/src/part3/main_state_machine.sv Line: 1
Info (12128): Elaborating entity "main_state_machine" for hierarchy "riscvmulti:rvmulti|controller:c|main_state_machine:msm" File: D:/ABC/ABC/lab04/src/part3/controller.sv Line: 28
Warning (12125): Using design file alu_decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alu_decoder File: D:/ABC/ABC/lab04/src/part3/alu_decoder.sv Line: 1
Info (12128): Elaborating entity "alu_decoder" for hierarchy "riscvmulti:rvmulti|controller:c|alu_decoder:ad" File: D:/ABC/ABC/lab04/src/part3/controller.sv Line: 29
Warning (12125): Using design file instruction_decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: instruction_decoder File: D:/ABC/ABC/lab04/src/part3/instruction_decoder.sv Line: 1
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "riscvmulti:rvmulti|controller:c|instruction_decoder:id" File: D:/ABC/ABC/lab04/src/part3/controller.sv Line: 30
Info (12128): Elaborating entity "flopenr" for hierarchy "riscvmulti:rvmulti|flopenr:flen1" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 75
Info (12128): Elaborating entity "mux2" for hierarchy "riscvmulti:rvmulti|mux2:m2" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 76
Warning (12125): Using design file flopr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flopr File: D:/ABC/ABC/lab04/src/part3/flopr.sv Line: 1
Info (12128): Elaborating entity "flopr" for hierarchy "riscvmulti:rvmulti|flopr:fl1" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 79
Warning (12125): Using design file regfile.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: regfile File: D:/ABC/ABC/lab04/src/part3/regfile.sv Line: 1
Info (12128): Elaborating entity "regfile" for hierarchy "riscvmulti:rvmulti|regfile:regf" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 83
Warning (12125): Using design file extend.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: extend File: D:/ABC/ABC/lab04/src/part3/extend.sv Line: 1
Info (12128): Elaborating entity "extend" for hierarchy "riscvmulti:rvmulti|extend:ext" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 84
Info (12128): Elaborating entity "mux3" for hierarchy "riscvmulti:rvmulti|mux3:m3_1" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 87
Warning (12125): Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alu File: D:/ABC/ABC/lab04/src/part3/alu.sv Line: 1
Info (12128): Elaborating entity "alu" for hierarchy "riscvmulti:rvmulti|alu:al" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 89
Info (12128): Elaborating entity "mem" for hierarchy "mem:mem" File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 16
Warning (10850): Verilog HDL warning at top.sv(33): number of words (21) in memory file does not match the number of elements in the address range [0:63] File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 33
Warning (276020): Inferred RAM node "riscvmulti:rvmulti|regfile:regf|rf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "riscvmulti:rvmulti|regfile:regf|rf_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:mem|RAM" is uninferred due to asynchronous read logic File: D:/ABC/ABC/lab04/src/part3/top.sv Line: 30
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/ABC/ABC/lab04/src/part3/db/top.ram0_mem_1c3ed.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscvmulti:rvmulti|regfile:regf|rf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscvmulti:rvmulti|regfile:regf|rf_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0"
Info (12133): Instantiated megafunction "riscvmulti:rvmulti|regfile:regf|altsyncram:rf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf
    Info (12023): Found entity 1: altsyncram_d2k1 File: D:/ABC/ABC/lab04/src/part3/db/altsyncram_d2k1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ABC/ABC/lab04/src/part3/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3833 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 3702 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Sun May 29 18:14:56 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ABC/ABC/lab04/src/part3/output_files/top.map.smsg.


