#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Jun 26 13:59:35 2020
# Process ID: 10230
# Current directory: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1
# Command line: vivado -log multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier.tcl
# Log file: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/multiplier.vds
# Journal file: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source multiplier.tcl -notrace
Command: synth_design -top multiplier -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10317 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1849.246 ; gain = 203.684 ; free physical = 126 ; free virtual = 1778
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:23]
	Parameter row bound to: 6'b000010 
	Parameter col bound to: 6'b000100 
	Parameter WAIT bound to: 8'b00000000 
	Parameter FETCH bound to: 8'b00000001 
	Parameter STORE bound to: 8'b00000010 
	Parameter START bound to: 8'b00000011 
	Parameter RESET bound to: 8'b00000100 
	Parameter IDLE bound to: 8'b00000101 
	Parameter ASSERT bound to: 8'b00000110 
	Parameter DEASSERT bound to: 8'b00000111 
	Parameter CHECK bound to: 8'b00001000 
INFO: [Synth 8-6157] synthesizing module 'Debounce' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/imports/Prac5/Debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (1#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/imports/Prac5/Debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'matrixA' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/matrixA_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matrixA' (2#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/matrixA_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'matrixB' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/matrixB_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matrixB' (3#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/matrixB_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'matrixC' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/matrixC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matrixC' (4#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/matrixC_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (5#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-10230-utnubu/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:151]
WARNING: [Synth 8-6014] Unused sequential element cnt_row_reg was removed.  [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:158]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (6#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1912.965 ; gain = 267.402 ; free physical = 263 ; free virtual = 1863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.934 ; gain = 270.371 ; free physical = 303 ; free virtual = 1905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.934 ; gain = 270.371 ; free physical = 303 ; free virtual = 1905
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1915.934 ; gain = 0.000 ; free physical = 291 ; free virtual = 1893
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'floatmulti'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'floatmulti'
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixA/matrixA/matrixA_in_context.xdc] for cell 'matrix_a'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixA/matrixA/matrixA_in_context.xdc] for cell 'matrix_a'
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixB/matrixB/matrixB_in_context.xdc] for cell 'matrix_b'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixB/matrixB/matrixB_in_context.xdc] for cell 'matrix_b'
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixC/matrixC/matrixC_in_context.xdc] for cell 'matrix_c'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/matrixC/matrixC/matrixC_in_context.xdc] for cell 'matrix_c'
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiplier_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiplier_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.652 ; gain = 0.000 ; free physical = 211 ; free virtual = 1837
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.652 ; gain = 0.000 ; free physical = 211 ; free virtual = 1837
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'floatmulti' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'matrix_a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'matrix_b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'matrix_c' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 268 ; free virtual = 1902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 268 ; free virtual = 1902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for floatmulti. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_c. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 271 ; free virtual = 1904
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'b_vbit_reg' into 'a_vbit_reg' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:131]
INFO: [Synth 8-4471] merging register 'c_vbit_reg' into 'a_vbit_reg' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:133]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multiplier'
INFO: [Synth 8-5546] ROM "c_input" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_input" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_vbit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C_we" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                         00000001 |                         00000100
                   START |                         00000010 |                         00000011
                   FETCH |                         00000100 |                         00000001
                  ASSERT |                         00001000 |                         00000110
                    WAIT |                         00010000 |                         00000000
                   CHECK |                         00100000 |                         00001000
                   STORE |                         01000000 |                         00000010
                DEASSERT |                         10000000 |                         00000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'multiplier'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 261 ; free virtual = 1895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (finish_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 246 ; free virtual = 1885
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 120 ; free virtual = 1743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 142 ; free virtual = 1745
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 142 ; free virtual = 1745
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 144 ; free virtual = 1748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 144 ; free virtual = 1748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 144 ; free virtual = 1748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 144 ; free virtual = 1748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 144 ; free virtual = 1748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 144 ; free virtual = 1748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |matrixA          |         1|
|2     |matrixB          |         1|
|3     |matrixC          |         1|
|4     |floating_point_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |floating_point_0 |     1|
|2     |matrixA          |     1|
|3     |matrixB          |     1|
|4     |matrixC          |     1|
|5     |BUFG             |     1|
|6     |CARRY4           |     6|
|7     |LUT1             |     4|
|8     |LUT2             |     9|
|9     |LUT3             |    10|
|10    |LUT4             |    10|
|11    |LUT5             |    12|
|12    |LUT6             |     9|
|13    |FDRE             |   192|
|14    |FDSE             |     1|
|15    |IBUF             |     2|
|16    |OBUF             |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+---------+------+
|      |Instance          |Module   |Cells |
+------+------------------+---------+------+
|1     |top               |         |   386|
|2     |  change_activate |Debounce |    40|
+------+------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 144 ; free virtual = 1748
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2085.652 ; gain = 270.371 ; free physical = 196 ; free virtual = 1800
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2085.652 ; gain = 440.090 ; free physical = 196 ; free virtual = 1800
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.652 ; gain = 0.000 ; free physical = 186 ; free virtual = 1793
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.652 ; gain = 0.000 ; free physical = 201 ; free virtual = 1813
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2085.652 ; gain = 568.531 ; free physical = 335 ; free virtual = 1947
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.652 ; gain = 0.000 ; free physical = 335 ; free virtual = 1947
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_utilization_synth.rpt -pb multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 14:00:52 2020...
