/*
 * Copyright 2017, 2021 NXP
 * All rights reserved.
 */

#ifndef __CONFIG_H__
#define __CONFIG_H__

#define PCIE_PHY_ADDR           0xa0000000
#define TCML_PHY_ADDR           0x1f800000
#define TCMU_PHY_ADDR           0x20000000

#define NXP_ERRATUM_A010650     1

#define NXP_ERRATUM_A_009410    ( 1 )
#define NXP_ERRATUM_A_009531    ( 1 )

#define ARM_ERRATUM_838869      ( 1 )
#endif /* CONFIG_H */
