
PRO1_Nikodemus_Nilsson_Ohm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008170  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e8  08008300  08008300  00009300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008be8  08008be8  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008be8  08008be8  00009be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bf0  08008bf0  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bf0  08008bf0  00009bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bf4  08008bf4  00009bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008bf8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000076e0  20000064  08008c5c  0000a064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007744  08008c5c  0000a744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020120  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004973  00000000  00000000  0002a1b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac8  00000000  00000000  0002eb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a0  00000000  00000000  000305f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b224  00000000  00000000  00031a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020148  00000000  00000000  0005ccb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101ec5  00000000  00000000  0007cdfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017ecc1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007170  00000000  00000000  0017ed04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  00185e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080082e8 	.word	0x080082e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	080082e8 	.word	0x080082e8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <readMomentaryButton>:

static uint8_t lastBtnLeft = GPIO_PIN_SET;
static uint8_t lastBtnUp   = GPIO_PIN_SET;


void readMomentaryButton(GPIO_TypeDef* Port, uint16_t Pin, uint8_t* lastState, bool* outFlag) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	607a      	str	r2, [r7, #4]
 8000506:	603b      	str	r3, [r7, #0]
 8000508:	460b      	mov	r3, r1
 800050a:	817b      	strh	r3, [r7, #10]
    uint8_t currentState = HAL_GPIO_ReadPin(Port, Pin);
 800050c:	897b      	ldrh	r3, [r7, #10]
 800050e:	4619      	mov	r1, r3
 8000510:	68f8      	ldr	r0, [r7, #12]
 8000512:	f001 fe8f 	bl	8002234 <HAL_GPIO_ReadPin>
 8000516:	4603      	mov	r3, r0
 8000518:	75fb      	strb	r3, [r7, #23]
    *outFlag = false;
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]

    if (*lastState == GPIO_PIN_SET && currentState == GPIO_PIN_RESET) {
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2b01      	cmp	r3, #1
 8000526:	d105      	bne.n	8000534 <readMomentaryButton+0x38>
 8000528:	7dfb      	ldrb	r3, [r7, #23]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d102      	bne.n	8000534 <readMomentaryButton+0x38>
        *outFlag = true;
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	2201      	movs	r2, #1
 8000532:	701a      	strb	r2, [r3, #0]
    }
    *lastState = currentState;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	7dfa      	ldrb	r2, [r7, #23]
 8000538:	701a      	strb	r2, [r3, #0]
}
 800053a:	bf00      	nop
 800053c:	3718      	adds	r7, #24
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <readToggleSwitch>:

void readToggleSwitch(GPIO_TypeDef* Port, uint16_t Pin, bool* outState) {
 8000542:	b580      	push	{r7, lr}
 8000544:	b084      	sub	sp, #16
 8000546:	af00      	add	r7, sp, #0
 8000548:	60f8      	str	r0, [r7, #12]
 800054a:	460b      	mov	r3, r1
 800054c:	607a      	str	r2, [r7, #4]
 800054e:	817b      	strh	r3, [r7, #10]
    if (HAL_GPIO_ReadPin(Port, Pin) == GPIO_PIN_RESET) {
 8000550:	897b      	ldrh	r3, [r7, #10]
 8000552:	4619      	mov	r1, r3
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f001 fe6d 	bl	8002234 <HAL_GPIO_ReadPin>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d103      	bne.n	8000568 <readToggleSwitch+0x26>
        *outState = true;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
    } else {
        *outState = false;
    }
}
 8000566:	e002      	b.n	800056e <readToggleSwitch+0x2c>
        *outState = false;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2200      	movs	r2, #0
 800056c:	701a      	strb	r2, [r3, #0]
}
 800056e:	bf00      	nop
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <readAndSetInputsState>:

// --- MAIN INPUT CONTROLLER ---
void readAndSetInputsState(InputState_t* state) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
    readMomentaryButton(PL1_Switch_GPIO_Port, PL1_Switch_Pin, &lastBtnLeft, &state->Button_Pressed_Left);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4a19      	ldr	r2, [pc, #100]	@ (80005e8 <readAndSetInputsState+0x70>)
 8000584:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000588:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058c:	f7ff ffb6 	bl	80004fc <readMomentaryButton>
    readMomentaryButton(PL2_Switch_GPIO_Port, PL2_Switch_Pin, &lastBtnUp,   &state->Button_Pressed_Up);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	3301      	adds	r3, #1
 8000594:	4a15      	ldr	r2, [pc, #84]	@ (80005ec <readAndSetInputsState+0x74>)
 8000596:	2180      	movs	r1, #128	@ 0x80
 8000598:	4815      	ldr	r0, [pc, #84]	@ (80005f0 <readAndSetInputsState+0x78>)
 800059a:	f7ff ffaf 	bl	80004fc <readMomentaryButton>

    readToggleSwitch(TL1_Car_GPIO_Port, TL1_Car_Pin, &state->Car_Pesent_Left);
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	3302      	adds	r3, #2
 80005a2:	461a      	mov	r2, r3
 80005a4:	2110      	movs	r1, #16
 80005a6:	4813      	ldr	r0, [pc, #76]	@ (80005f4 <readAndSetInputsState+0x7c>)
 80005a8:	f7ff ffcb 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL2_Car_GPIO_Port, TL2_Car_Pin, &state->Car_Pesent_Down);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	3305      	adds	r3, #5
 80005b0:	461a      	mov	r2, r3
 80005b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <readAndSetInputsState+0x78>)
 80005b8:	f7ff ffc3 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL3_Car_GPIO_Port, TL3_Car_Pin, &state->Car_Pesent_Right);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3304      	adds	r3, #4
 80005c0:	461a      	mov	r2, r3
 80005c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005c6:	480a      	ldr	r0, [pc, #40]	@ (80005f0 <readAndSetInputsState+0x78>)
 80005c8:	f7ff ffbb 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL4_Car_GPIO_Port, TL4_Car_Pin, &state->Car_Pesent_Up);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3303      	adds	r3, #3
 80005d0:	461a      	mov	r2, r3
 80005d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005da:	f7ff ffb2 	bl	8000542 <readToggleSwitch>
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000000 	.word	0x20000000
 80005ec:	20000001 	.word	0x20000001
 80005f0:	48000400 	.word	0x48000400
 80005f4:	48000800 	.word	0x48000800

080005f8 <readAndSet>:
#include "stdint.h"
#include "stdbool.h"
#include "main.h"
#include "Model/traffic_state.h"

void readAndSet(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
	LightsState_t* lightsState = Return_LightsState();
 80005fe:	f000 f897 	bl	8000730 <Return_LightsState>
 8000602:	6078      	str	r0, [r7, #4]
	InputState_t* inputState = Return_InputState();
 8000604:	f000 f89e 	bl	8000744 <Return_InputState>
 8000608:	6038      	str	r0, [r7, #0]

	if (inputState->Button_Pressed_Left) {
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d005      	beq.n	800061e <readAndSet+0x26>
		lightsState->Horizontal_Traffic_Light_State.Pdst_State = 0;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	2200      	movs	r2, #0
 8000616:	739a      	strb	r2, [r3, #14]
		lightsState->Horizontal_Traffic_Light_State.toggle = true;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2201      	movs	r2, #1
 800061c:	73da      	strb	r2, [r3, #15]
	}

	if (inputState->Car_Pesent_Left) {
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	789b      	ldrb	r3, [r3, #2]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d009      	beq.n	800063a <readAndSet+0x42>
		if (lightsState->Horizontal_Traffic_Light_State.Delays.pedestrianDelay > 0)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	8a1b      	ldrh	r3, [r3, #16]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d005      	beq.n	800063a <readAndSet+0x42>
			lightsState->Horizontal_Traffic_Light_State.Delays.pedestrianDelay -= 1;
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	8a1b      	ldrh	r3, [r3, #16]
 8000632:	3b01      	subs	r3, #1
 8000634:	b29a      	uxth	r2, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	821a      	strh	r2, [r3, #16]
	}

}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <State_Init>:

LightsState_t lightState;
InputState_t inputState;


void State_Init(void) {
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
	lightState.toggleFrequenzy = 500;
 8000648:	4b37      	ldr	r3, [pc, #220]	@ (8000728 <State_Init+0xe4>)
 800064a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800064e:	801a      	strh	r2, [r3, #0]

	// Standard delay times
	lightState.Standard_Delay_Times.pedestrianDelay = 10000;
 8000650:	4b35      	ldr	r3, [pc, #212]	@ (8000728 <State_Init+0xe4>)
 8000652:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000656:	805a      	strh	r2, [r3, #2]
	lightState.Standard_Delay_Times.walkingDelay = 10000;
 8000658:	4b33      	ldr	r3, [pc, #204]	@ (8000728 <State_Init+0xe4>)
 800065a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800065e:	809a      	strh	r2, [r3, #4]
	lightState.Standard_Delay_Times.greenDelay = 10000;
 8000660:	4b31      	ldr	r3, [pc, #196]	@ (8000728 <State_Init+0xe4>)
 8000662:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000666:	80da      	strh	r2, [r3, #6]
	lightState.Standard_Delay_Times.orangeDelay = 10000;
 8000668:	4b2f      	ldr	r3, [pc, #188]	@ (8000728 <State_Init+0xe4>)
 800066a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800066e:	811a      	strh	r2, [r3, #8]
	lightState.Standard_Delay_Times.redDelay = 10000;
 8000670:	4b2d      	ldr	r3, [pc, #180]	@ (8000728 <State_Init+0xe4>)
 8000672:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000676:	815a      	strh	r2, [r3, #10]

	// Horizontal
	// Lights
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 0;
 8000678:	4b2b      	ldr	r3, [pc, #172]	@ (8000728 <State_Init+0xe4>)
 800067a:	2200      	movs	r2, #0
 800067c:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 0;
 800067e:	4b2a      	ldr	r3, [pc, #168]	@ (8000728 <State_Init+0xe4>)
 8000680:	2200      	movs	r2, #0
 8000682:	735a      	strb	r2, [r3, #13]
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 1;
 8000684:	4b28      	ldr	r3, [pc, #160]	@ (8000728 <State_Init+0xe4>)
 8000686:	2201      	movs	r2, #1
 8000688:	739a      	strb	r2, [r3, #14]
	// Delays
	lightState.Horizontal_Traffic_Light_State.Delays.pedestrianDelay = 10000;
 800068a:	4b27      	ldr	r3, [pc, #156]	@ (8000728 <State_Init+0xe4>)
 800068c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000690:	821a      	strh	r2, [r3, #16]
	lightState.Horizontal_Traffic_Light_State.Delays.walkingDelay = 10000;
 8000692:	4b25      	ldr	r3, [pc, #148]	@ (8000728 <State_Init+0xe4>)
 8000694:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000698:	825a      	strh	r2, [r3, #18]
	lightState.Horizontal_Traffic_Light_State.Delays.greenDelay = 10000;
 800069a:	4b23      	ldr	r3, [pc, #140]	@ (8000728 <State_Init+0xe4>)
 800069c:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006a0:	829a      	strh	r2, [r3, #20]
	lightState.Horizontal_Traffic_Light_State.Delays.orangeDelay = 10000;
 80006a2:	4b21      	ldr	r3, [pc, #132]	@ (8000728 <State_Init+0xe4>)
 80006a4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006a8:	82da      	strh	r2, [r3, #22]
	lightState.Horizontal_Traffic_Light_State.Delays.redDelay = 10000;
 80006aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <State_Init+0xe4>)
 80006ac:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006b0:	831a      	strh	r2, [r3, #24]

	lightState.Horizontal_Traffic_Light_State.toggle = false;
 80006b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000728 <State_Init+0xe4>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	73da      	strb	r2, [r3, #15]

	// Vertical
	// Lights
	lightState.Vertical_Traffic_Light_State.Light_State_LU = 2;
 80006b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <State_Init+0xe4>)
 80006ba:	2202      	movs	r2, #2
 80006bc:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 2;
 80006be:	4b1a      	ldr	r3, [pc, #104]	@ (8000728 <State_Init+0xe4>)
 80006c0:	2202      	movs	r2, #2
 80006c2:	76da      	strb	r2, [r3, #27]
	lightState.Vertical_Traffic_Light_State.Pdst_State = 0;
 80006c4:	4b18      	ldr	r3, [pc, #96]	@ (8000728 <State_Init+0xe4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	771a      	strb	r2, [r3, #28]
	// Delays
	lightState.Vertical_Traffic_Light_State.Delays.pedestrianDelay = 10000;
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <State_Init+0xe4>)
 80006cc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006d0:	83da      	strh	r2, [r3, #30]
	lightState.Vertical_Traffic_Light_State.Delays.walkingDelay = 10000;
 80006d2:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <State_Init+0xe4>)
 80006d4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006d8:	841a      	strh	r2, [r3, #32]
	lightState.Vertical_Traffic_Light_State.Delays.greenDelay = 10000;
 80006da:	4b13      	ldr	r3, [pc, #76]	@ (8000728 <State_Init+0xe4>)
 80006dc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006e0:	845a      	strh	r2, [r3, #34]	@ 0x22
	lightState.Vertical_Traffic_Light_State.Delays.orangeDelay = 10000;
 80006e2:	4b11      	ldr	r3, [pc, #68]	@ (8000728 <State_Init+0xe4>)
 80006e4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006e8:	849a      	strh	r2, [r3, #36]	@ 0x24
	lightState.Vertical_Traffic_Light_State.Delays.redDelay = 10000;
 80006ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000728 <State_Init+0xe4>)
 80006ec:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006f0:	84da      	strh	r2, [r3, #38]	@ 0x26

	lightState.Vertical_Traffic_Light_State.toggle = false;
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <State_Init+0xe4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	775a      	strb	r2, [r3, #29]


	// Inputs
	inputState.Button_Pressed_Left = false;
 80006f8:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <State_Init+0xe8>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	701a      	strb	r2, [r3, #0]
	inputState.Button_Pressed_Up = false;
 80006fe:	4b0b      	ldr	r3, [pc, #44]	@ (800072c <State_Init+0xe8>)
 8000700:	2200      	movs	r2, #0
 8000702:	705a      	strb	r2, [r3, #1]

	inputState.Car_Pesent_Left = false;
 8000704:	4b09      	ldr	r3, [pc, #36]	@ (800072c <State_Init+0xe8>)
 8000706:	2200      	movs	r2, #0
 8000708:	709a      	strb	r2, [r3, #2]
	inputState.Car_Pesent_Up = false;
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <State_Init+0xe8>)
 800070c:	2200      	movs	r2, #0
 800070e:	70da      	strb	r2, [r3, #3]
	inputState.Car_Pesent_Right = false;
 8000710:	4b06      	ldr	r3, [pc, #24]	@ (800072c <State_Init+0xe8>)
 8000712:	2200      	movs	r2, #0
 8000714:	711a      	strb	r2, [r3, #4]
	inputState.Car_Pesent_Down = false;
 8000716:	4b05      	ldr	r3, [pc, #20]	@ (800072c <State_Init+0xe8>)
 8000718:	2200      	movs	r2, #0
 800071a:	715a      	strb	r2, [r3, #5]
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	20000080 	.word	0x20000080
 800072c:	200000a8 	.word	0x200000a8

08000730 <Return_LightsState>:
void Set_LightsState(void) {

}


LightsState_t* Return_LightsState(void) {
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
	return &lightState;
 8000734:	4b02      	ldr	r3, [pc, #8]	@ (8000740 <Return_LightsState+0x10>)
}
 8000736:	4618      	mov	r0, r3
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	20000080 	.word	0x20000080

08000744 <Return_InputState>:

void Set_InputState(void) {

}

InputState_t* Return_InputState(void) {
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
	return &inputState;
 8000748:	4b02      	ldr	r3, [pc, #8]	@ (8000754 <Return_InputState+0x10>)
}
 800074a:	4618      	mov	r0, r3
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	200000a8 	.word	0x200000a8

08000758 <set_delay>:
#include "View/TrafficLight_SPI_Driver.h"

#include "ssd1306.h"
#include "ssd1306_fonts.h"

void set_delay(char text[], uint8_t pos, uint16_t delay, uint16_t standardDelayTime) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b088      	sub	sp, #32
 800075c:	af02      	add	r7, sp, #8
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	4608      	mov	r0, r1
 8000762:	4611      	mov	r1, r2
 8000764:	461a      	mov	r2, r3
 8000766:	4603      	mov	r3, r0
 8000768:	72fb      	strb	r3, [r7, #11]
 800076a:	460b      	mov	r3, r1
 800076c:	813b      	strh	r3, [r7, #8]
 800076e:	4613      	mov	r3, r2
 8000770:	80fb      	strh	r3, [r7, #6]
	if (standardDelayTime == 0) return;
 8000772:	88fb      	ldrh	r3, [r7, #6]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d02f      	beq.n	80007d8 <set_delay+0x80>

	uint8_t scaledRemainingTime = (50 * delay) / standardDelayTime;
 8000778:	893b      	ldrh	r3, [r7, #8]
 800077a:	2232      	movs	r2, #50	@ 0x32
 800077c:	fb03 f202 	mul.w	r2, r3, r2
 8000780:	88fb      	ldrh	r3, [r7, #6]
 8000782:	fb92 f3f3 	sdiv	r3, r2, r3
 8000786:	75fb      	strb	r3, [r7, #23]

	ssd1306_SetCursor(pos, 54);
 8000788:	7afb      	ldrb	r3, [r7, #11]
 800078a:	2136      	movs	r1, #54	@ 0x36
 800078c:	4618      	mov	r0, r3
 800078e:	f001 f927 	bl	80019e0 <ssd1306_SetCursor>
	ssd1306_WriteString(text, Font_7x10, Black);
 8000792:	4b13      	ldr	r3, [pc, #76]	@ (80007e0 <set_delay+0x88>)
 8000794:	2200      	movs	r2, #0
 8000796:	9200      	str	r2, [sp, #0]
 8000798:	cb0e      	ldmia	r3, {r1, r2, r3}
 800079a:	68f8      	ldr	r0, [r7, #12]
 800079c:	f001 f8fa 	bl	8001994 <ssd1306_WriteString>

	ssd1306_DrawRectangle(pos + 3, 1, pos + 10, 51, Black);
 80007a0:	7afb      	ldrb	r3, [r7, #11]
 80007a2:	3303      	adds	r3, #3
 80007a4:	b2d8      	uxtb	r0, r3
 80007a6:	7afb      	ldrb	r3, [r7, #11]
 80007a8:	330a      	adds	r3, #10
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	2300      	movs	r3, #0
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	2333      	movs	r3, #51	@ 0x33
 80007b2:	2101      	movs	r1, #1
 80007b4:	f001 f998 	bl	8001ae8 <ssd1306_DrawRectangle>
	ssd1306_FillRectangle(pos + 3, 51 - scaledRemainingTime, pos + 10, 51, Black);
 80007b8:	7afb      	ldrb	r3, [r7, #11]
 80007ba:	3303      	adds	r3, #3
 80007bc:	b2d8      	uxtb	r0, r3
 80007be:	7dfb      	ldrb	r3, [r7, #23]
 80007c0:	f1c3 0333 	rsb	r3, r3, #51	@ 0x33
 80007c4:	b2d9      	uxtb	r1, r3
 80007c6:	7afb      	ldrb	r3, [r7, #11]
 80007c8:	330a      	adds	r3, #10
 80007ca:	b2da      	uxtb	r2, r3
 80007cc:	2300      	movs	r3, #0
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	2333      	movs	r3, #51	@ 0x33
 80007d2:	f001 f9c0 	bl	8001b56 <ssd1306_FillRectangle>
 80007d6:	e000      	b.n	80007da <set_delay+0x82>
	if (standardDelayTime == 0) return;
 80007d8:	bf00      	nop
}
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	08008bdc 	.word	0x08008bdc

080007e4 <update_OLED>:

void update_OLED(const LightsState_t* state) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(White);
 80007ec:	2001      	movs	r0, #1
 80007ee:	f000 ffab 	bl	8001748 <ssd1306_Fill>

	set_delay("P1", 0, state->Horizontal_Traffic_Light_State.Delays.pedestrianDelay, state->Standard_Delay_Times.pedestrianDelay);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	8a1a      	ldrh	r2, [r3, #16]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	885b      	ldrh	r3, [r3, #2]
 80007fa:	2100      	movs	r1, #0
 80007fc:	4820      	ldr	r0, [pc, #128]	@ (8000880 <update_OLED+0x9c>)
 80007fe:	f7ff ffab 	bl	8000758 <set_delay>
	set_delay("W1", 16, state->Horizontal_Traffic_Light_State.Delays.walkingDelay, state->Standard_Delay_Times.walkingDelay);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	8a5a      	ldrh	r2, [r3, #18]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	889b      	ldrh	r3, [r3, #4]
 800080a:	2110      	movs	r1, #16
 800080c:	481d      	ldr	r0, [pc, #116]	@ (8000884 <update_OLED+0xa0>)
 800080e:	f7ff ffa3 	bl	8000758 <set_delay>

	set_delay("P2", 32, state->Vertical_Traffic_Light_State.Delays.pedestrianDelay, state->Standard_Delay_Times.pedestrianDelay);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	8bda      	ldrh	r2, [r3, #30]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	885b      	ldrh	r3, [r3, #2]
 800081a:	2120      	movs	r1, #32
 800081c:	481a      	ldr	r0, [pc, #104]	@ (8000888 <update_OLED+0xa4>)
 800081e:	f7ff ff9b 	bl	8000758 <set_delay>
	set_delay("W2", 48, state->Vertical_Traffic_Light_State.Delays.walkingDelay, state->Standard_Delay_Times.walkingDelay);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	8c1a      	ldrh	r2, [r3, #32]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	889b      	ldrh	r3, [r3, #4]
 800082a:	2130      	movs	r1, #48	@ 0x30
 800082c:	4817      	ldr	r0, [pc, #92]	@ (800088c <update_OLED+0xa8>)
 800082e:	f7ff ff93 	bl	8000758 <set_delay>

	set_delay("G1", 64, state->Horizontal_Traffic_Light_State.Delays.greenDelay, state->Standard_Delay_Times.greenDelay);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	8a9a      	ldrh	r2, [r3, #20]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	88db      	ldrh	r3, [r3, #6]
 800083a:	2140      	movs	r1, #64	@ 0x40
 800083c:	4814      	ldr	r0, [pc, #80]	@ (8000890 <update_OLED+0xac>)
 800083e:	f7ff ff8b 	bl	8000758 <set_delay>
	set_delay("R1", 80, state->Horizontal_Traffic_Light_State.Delays.redDelay, state->Standard_Delay_Times.redDelay);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	8b1a      	ldrh	r2, [r3, #24]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	895b      	ldrh	r3, [r3, #10]
 800084a:	2150      	movs	r1, #80	@ 0x50
 800084c:	4811      	ldr	r0, [pc, #68]	@ (8000894 <update_OLED+0xb0>)
 800084e:	f7ff ff83 	bl	8000758 <set_delay>

	set_delay("G2", 96, state->Vertical_Traffic_Light_State.Delays.greenDelay, state->Standard_Delay_Times.greenDelay);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	88db      	ldrh	r3, [r3, #6]
 800085a:	2160      	movs	r1, #96	@ 0x60
 800085c:	480e      	ldr	r0, [pc, #56]	@ (8000898 <update_OLED+0xb4>)
 800085e:	f7ff ff7b 	bl	8000758 <set_delay>
	set_delay("R2", 112, state->Vertical_Traffic_Light_State.Delays.redDelay, state->Standard_Delay_Times.redDelay);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	895b      	ldrh	r3, [r3, #10]
 800086a:	2170      	movs	r1, #112	@ 0x70
 800086c:	480b      	ldr	r0, [pc, #44]	@ (800089c <update_OLED+0xb8>)
 800086e:	f7ff ff73 	bl	8000758 <set_delay>

	ssd1306_UpdateScreen();
 8000872:	f000 ff81 	bl	8001778 <ssd1306_UpdateScreen>
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	08008300 	.word	0x08008300
 8000884:	08008304 	.word	0x08008304
 8000888:	08008308 	.word	0x08008308
 800088c:	0800830c 	.word	0x0800830c
 8000890:	08008310 	.word	0x08008310
 8000894:	08008314 	.word	0x08008314
 8000898:	08008318 	.word	0x08008318
 800089c:	0800831c 	.word	0x0800831c

080008a0 <set_Traffic_Light>:
//Led11 = 0x100 000
//Led12 = 0x200 000

bool blueLastState = false;

void set_Traffic_Light(uint8_t* data, uint32_t bit, uint8_t ofst, TrafficLightState* state) {
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	60f8      	str	r0, [r7, #12]
 80008a8:	60b9      	str	r1, [r7, #8]
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	4613      	mov	r3, r2
 80008ae:	71fb      	strb	r3, [r7, #7]
	if (*state == 0) {
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d10b      	bne.n	80008d0 <set_Traffic_Light+0x30>
		*data |= bit >> ofst;
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	781a      	ldrb	r2, [r3, #0]
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	68b9      	ldr	r1, [r7, #8]
 80008c0:	fa21 f303 	lsr.w	r3, r1, r3
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	4313      	orrs	r3, r2
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	701a      	strb	r2, [r3, #0]
	} else if (*state == 1) {
		*data |= (bit << 1) >> ofst;
	} else {
		*data |= (bit << 2) >> ofst;
	}
}
 80008ce:	e01c      	b.n	800090a <set_Traffic_Light+0x6a>
	} else if (*state == 1) {
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d10c      	bne.n	80008f2 <set_Traffic_Light+0x52>
		*data |= (bit << 1) >> ofst;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	781a      	ldrb	r2, [r3, #0]
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	0059      	lsls	r1, r3, #1
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	fa21 f303 	lsr.w	r3, r1, r3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	4313      	orrs	r3, r2
 80008ea:	b2da      	uxtb	r2, r3
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	701a      	strb	r2, [r3, #0]
}
 80008f0:	e00b      	b.n	800090a <set_Traffic_Light+0x6a>
		*data |= (bit << 2) >> ofst;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	781a      	ldrb	r2, [r3, #0]
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	0099      	lsls	r1, r3, #2
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	fa21 f303 	lsr.w	r3, r1, r3
 8000900:	b2db      	uxtb	r3, r3
 8000902:	4313      	orrs	r3, r2
 8000904:	b2da      	uxtb	r2, r3
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	701a      	strb	r2, [r3, #0]
}
 800090a:	bf00      	nop
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <set_Pedestrian_Light>:

void set_Pedestrian_Light(uint8_t* data, uint32_t bit, uint8_t ofst, PedestrianLightState* state) {
 8000916:	b480      	push	{r7}
 8000918:	b085      	sub	sp, #20
 800091a:	af00      	add	r7, sp, #0
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	603b      	str	r3, [r7, #0]
 8000922:	4613      	mov	r3, r2
 8000924:	71fb      	strb	r3, [r7, #7]
	if (*state == 0) {
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10b      	bne.n	8000946 <set_Pedestrian_Light+0x30>
		*data |= bit >> ofst;
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	781a      	ldrb	r2, [r3, #0]
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	68b9      	ldr	r1, [r7, #8]
 8000936:	fa21 f303 	lsr.w	r3, r1, r3
 800093a:	b2db      	uxtb	r3, r3
 800093c:	4313      	orrs	r3, r2
 800093e:	b2da      	uxtb	r2, r3
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	701a      	strb	r2, [r3, #0]
	} else {
		*data |= (bit << 1) >> ofst;
	}
}
 8000944:	e00b      	b.n	800095e <set_Pedestrian_Light+0x48>
		*data |= (bit << 1) >> ofst;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	0059      	lsls	r1, r3, #1
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	fa21 f303 	lsr.w	r3, r1, r3
 8000954:	b2db      	uxtb	r3, r3
 8000956:	4313      	orrs	r3, r2
 8000958:	b2da      	uxtb	r2, r3
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	701a      	strb	r2, [r3, #0]
}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <toggle_Pedestrian_Blue>:

void toggle_Pedestrian_Blue(uint8_t* data, uint32_t bit, uint8_t ofst, bool* state, uint16_t* toggleFrequenzy) {
 800096a:	b580      	push	{r7, lr}
 800096c:	b084      	sub	sp, #16
 800096e:	af00      	add	r7, sp, #0
 8000970:	60f8      	str	r0, [r7, #12]
 8000972:	60b9      	str	r1, [r7, #8]
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	4613      	mov	r3, r2
 8000978:	71fb      	strb	r3, [r7, #7]
	if (*state == true) {
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d015      	beq.n	80009ae <toggle_Pedestrian_Blue+0x44>
		if ((HAL_GetTick() / *toggleFrequenzy) % 2 == 0) {
 8000982:	f001 f99b 	bl	8001cbc <HAL_GetTick>
 8000986:	4602      	mov	r2, r0
 8000988:	69bb      	ldr	r3, [r7, #24]
 800098a:	881b      	ldrh	r3, [r3, #0]
 800098c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	2b00      	cmp	r3, #0
 8000996:	d10a      	bne.n	80009ae <toggle_Pedestrian_Blue+0x44>

			// 2. BITWISE LOGIC
			// Only set the bit if we are in the "ON" phase of the blink
			*data |= (bit >> ofst);
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	781a      	ldrb	r2, [r3, #0]
 800099c:	79fb      	ldrb	r3, [r7, #7]
 800099e:	68b9      	ldr	r1, [r7, #8]
 80009a0:	fa21 f303 	lsr.w	r3, r1, r3
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	4313      	orrs	r3, r2
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80009ae:	bf00      	nop
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <Decode_State>:

spiData Decode_State(LightsState_t* state) {
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b086      	sub	sp, #24
 80009ba:	af02      	add	r7, sp, #8
 80009bc:	6078      	str	r0, [r7, #4]
	spiData temp;

	temp.data[0] = 0;
 80009be:	2300      	movs	r3, #0
 80009c0:	723b      	strb	r3, [r7, #8]
	temp.data[1] = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	727b      	strb	r3, [r7, #9]
	temp.data[2] = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	72bb      	strb	r3, [r7, #10]

	// Horizontal
	set_Traffic_Light(&temp.data[2], 0x1, 0, &state->Horizontal_Traffic_Light_State.Light_State_LU);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	f103 020c 	add.w	r2, r3, #12
 80009d0:	f107 0308 	add.w	r3, r7, #8
 80009d4:	1c98      	adds	r0, r3, #2
 80009d6:	4613      	mov	r3, r2
 80009d8:	2200      	movs	r2, #0
 80009da:	2101      	movs	r1, #1
 80009dc:	f7ff ff60 	bl	80008a0 <set_Traffic_Light>
	set_Traffic_Light(&temp.data[0], 0x10000, 16, &state->Horizontal_Traffic_Light_State.Light_State_RD);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	330d      	adds	r3, #13
 80009e4:	f107 0008 	add.w	r0, r7, #8
 80009e8:	2210      	movs	r2, #16
 80009ea:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80009ee:	f7ff ff57 	bl	80008a0 <set_Traffic_Light>
	set_Pedestrian_Light(&temp.data[2], 0x8, 0, &state->Horizontal_Traffic_Light_State.Pdst_State);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f103 020e 	add.w	r2, r3, #14
 80009f8:	f107 0308 	add.w	r3, r7, #8
 80009fc:	1c98      	adds	r0, r3, #2
 80009fe:	4613      	mov	r3, r2
 8000a00:	2200      	movs	r2, #0
 8000a02:	2108      	movs	r1, #8
 8000a04:	f7ff ff87 	bl	8000916 <set_Pedestrian_Light>

	// Vertical
	set_Traffic_Light(&temp.data[0], 0x80000, 16, &state->Vertical_Traffic_Light_State.Light_State_LU);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	331a      	adds	r3, #26
 8000a0c:	f107 0008 	add.w	r0, r7, #8
 8000a10:	2210      	movs	r2, #16
 8000a12:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8000a16:	f7ff ff43 	bl	80008a0 <set_Traffic_Light>
	set_Traffic_Light(&temp.data[1], 0x100, 8, &state->Vertical_Traffic_Light_State.Light_State_RD);
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	f103 021b 	add.w	r2, r3, #27
 8000a20:	f107 0308 	add.w	r3, r7, #8
 8000a24:	1c58      	adds	r0, r3, #1
 8000a26:	4613      	mov	r3, r2
 8000a28:	2208      	movs	r2, #8
 8000a2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a2e:	f7ff ff37 	bl	80008a0 <set_Traffic_Light>
	set_Pedestrian_Light(&temp.data[1], 0x800, 8, &state->Vertical_Traffic_Light_State.Pdst_State);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	f103 021c 	add.w	r2, r3, #28
 8000a38:	f107 0308 	add.w	r3, r7, #8
 8000a3c:	1c58      	adds	r0, r3, #1
 8000a3e:	4613      	mov	r3, r2
 8000a40:	2208      	movs	r2, #8
 8000a42:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a46:	f7ff ff66 	bl	8000916 <set_Pedestrian_Light>

	toggle_Pedestrian_Blue(&temp.data[2], 0x20, 0, &state->Horizontal_Traffic_Light_State.toggle, &state->toggleFrequenzy);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f103 010f 	add.w	r1, r3, #15
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f107 0208 	add.w	r2, r7, #8
 8000a56:	1c90      	adds	r0, r2, #2
 8000a58:	9300      	str	r3, [sp, #0]
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2120      	movs	r1, #32
 8000a60:	f7ff ff83 	bl	800096a <toggle_Pedestrian_Blue>
	toggle_Pedestrian_Blue(&temp.data[1], 0x2000, 8, &state->Vertical_Traffic_Light_State.toggle, &state->toggleFrequenzy);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f103 011d 	add.w	r1, r3, #29
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f107 0208 	add.w	r2, r7, #8
 8000a70:	1c50      	adds	r0, r2, #1
 8000a72:	9300      	str	r3, [sp, #0]
 8000a74:	460b      	mov	r3, r1
 8000a76:	2208      	movs	r2, #8
 8000a78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a7c:	f7ff ff75 	bl	800096a <toggle_Pedestrian_Blue>

	return temp;
 8000a80:	f107 030c 	add.w	r3, r7, #12
 8000a84:	f107 0208 	add.w	r2, r7, #8
 8000a88:	6812      	ldr	r2, [r2, #0]
 8000a8a:	4611      	mov	r1, r2
 8000a8c:	8019      	strh	r1, [r3, #0]
 8000a8e:	3302      	adds	r3, #2
 8000a90:	0c12      	lsrs	r2, r2, #16
 8000a92:	701a      	strb	r2, [r3, #0]
 8000a94:	2300      	movs	r3, #0
 8000a96:	7b3a      	ldrb	r2, [r7, #12]
 8000a98:	f362 0307 	bfi	r3, r2, #0, #8
 8000a9c:	7b7a      	ldrb	r2, [r7, #13]
 8000a9e:	f362 230f 	bfi	r3, r2, #8, #8
 8000aa2:	7bba      	ldrb	r2, [r7, #14]
 8000aa4:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3710      	adds	r7, #16
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <Set_TrafficLights>:


void Set_TrafficLights(LightsState_t* state) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	spiData spiData;
	spiData = Decode_State(state);
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff ff7c 	bl	80009b6 <Decode_State>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	733a      	strb	r2, [r7, #12]
 8000ac4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000ac8:	737a      	strb	r2, [r7, #13]
 8000aca:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8000ace:	73bb      	strb	r3, [r7, #14]

    // 1. Lower Latch
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ad6:	480a      	ldr	r0, [pc, #40]	@ (8000b00 <Set_TrafficLights+0x50>)
 8000ad8:	f001 fbc4 	bl	8002264 <HAL_GPIO_WritePin>

    // 2. Transmit 3 Bytes
    HAL_SPI_Transmit(&hspi3, spiData.data, 3, 100);
 8000adc:	f107 010c 	add.w	r1, r7, #12
 8000ae0:	2364      	movs	r3, #100	@ 0x64
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	4807      	ldr	r0, [pc, #28]	@ (8000b04 <Set_TrafficLights+0x54>)
 8000ae6:	f002 ffca 	bl	8003a7e <HAL_SPI_Transmit>

    // 3. Raise Latch
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000af0:	4803      	ldr	r0, [pc, #12]	@ (8000b00 <Set_TrafficLights+0x50>)
 8000af2:	f001 fbb7 	bl	8002264 <HAL_GPIO_WritePin>
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	48000400 	.word	0x48000400
 8000b04:	20000130 	.word	0x20000130

08000b08 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  State_Init();
 8000b0c:	f7ff fd9a 	bl	8000644 <State_Init>
  ssd1306_Init();
 8000b10:	f000 fdb0 	bl	8001674 <ssd1306_Init>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  outputMutex = xSemaphoreCreateMutex();
 8000b14:	2001      	movs	r0, #1
 8000b16:	f004 fdf2 	bl	80056fe <xQueueCreateMutex>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	4a18      	ldr	r2, [pc, #96]	@ (8000b80 <MX_FREERTOS_Init+0x78>)
 8000b1e:	6013      	str	r3, [r2, #0]
  inputMutex = xSemaphoreCreateMutex();
 8000b20:	2001      	movs	r0, #1
 8000b22:	f004 fdec 	bl	80056fe <xQueueCreateMutex>
 8000b26:	4603      	mov	r3, r0
 8000b28:	4a16      	ldr	r2, [pc, #88]	@ (8000b84 <MX_FREERTOS_Init+0x7c>)
 8000b2a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of FSM_Task */
  FSM_TaskHandle = osThreadNew(StartFSM_Task, NULL, &FSM_Task_attributes);
 8000b2c:	4a16      	ldr	r2, [pc, #88]	@ (8000b88 <MX_FREERTOS_Init+0x80>)
 8000b2e:	2100      	movs	r1, #0
 8000b30:	4816      	ldr	r0, [pc, #88]	@ (8000b8c <MX_FREERTOS_Init+0x84>)
 8000b32:	f004 faef 	bl	8005114 <osThreadNew>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4a15      	ldr	r2, [pc, #84]	@ (8000b90 <MX_FREERTOS_Init+0x88>)
 8000b3a:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(StartInputTask, NULL, &Input_Task_attributes);
 8000b3c:	4a15      	ldr	r2, [pc, #84]	@ (8000b94 <MX_FREERTOS_Init+0x8c>)
 8000b3e:	2100      	movs	r1, #0
 8000b40:	4815      	ldr	r0, [pc, #84]	@ (8000b98 <MX_FREERTOS_Init+0x90>)
 8000b42:	f004 fae7 	bl	8005114 <osThreadNew>
 8000b46:	4603      	mov	r3, r0
 8000b48:	4a14      	ldr	r2, [pc, #80]	@ (8000b9c <MX_FREERTOS_Init+0x94>)
 8000b4a:	6013      	str	r3, [r2, #0]

  /* creation of Output_Task */
  Output_TaskHandle = osThreadNew(StartOutputTask, NULL, &Output_Task_attributes);
 8000b4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ba0 <MX_FREERTOS_Init+0x98>)
 8000b4e:	2100      	movs	r1, #0
 8000b50:	4814      	ldr	r0, [pc, #80]	@ (8000ba4 <MX_FREERTOS_Init+0x9c>)
 8000b52:	f004 fadf 	bl	8005114 <osThreadNew>
 8000b56:	4603      	mov	r3, r0
 8000b58:	4a13      	ldr	r2, [pc, #76]	@ (8000ba8 <MX_FREERTOS_Init+0xa0>)
 8000b5a:	6013      	str	r3, [r2, #0]

  /* creation of Poti_Task */
  Poti_TaskHandle = osThreadNew(StartPotiTask, NULL, &Poti_Task_attributes);
 8000b5c:	4a13      	ldr	r2, [pc, #76]	@ (8000bac <MX_FREERTOS_Init+0xa4>)
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4813      	ldr	r0, [pc, #76]	@ (8000bb0 <MX_FREERTOS_Init+0xa8>)
 8000b62:	f004 fad7 	bl	8005114 <osThreadNew>
 8000b66:	4603      	mov	r3, r0
 8000b68:	4a12      	ldr	r2, [pc, #72]	@ (8000bb4 <MX_FREERTOS_Init+0xac>)
 8000b6a:	6013      	str	r3, [r2, #0]

  /* creation of OLED_Task */
  OLED_TaskHandle = osThreadNew(StartOLEDTask, NULL, &OLED_Task_attributes);
 8000b6c:	4a12      	ldr	r2, [pc, #72]	@ (8000bb8 <MX_FREERTOS_Init+0xb0>)
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4812      	ldr	r0, [pc, #72]	@ (8000bbc <MX_FREERTOS_Init+0xb4>)
 8000b72:	f004 facf 	bl	8005114 <osThreadNew>
 8000b76:	4603      	mov	r3, r0
 8000b78:	4a11      	ldr	r2, [pc, #68]	@ (8000bc0 <MX_FREERTOS_Init+0xb8>)
 8000b7a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200000b0 	.word	0x200000b0
 8000b84:	200000b4 	.word	0x200000b4
 8000b88:	08008374 	.word	0x08008374
 8000b8c:	08000bc5 	.word	0x08000bc5
 8000b90:	200000b8 	.word	0x200000b8
 8000b94:	08008398 	.word	0x08008398
 8000b98:	08000c01 	.word	0x08000c01
 8000b9c:	200000bc 	.word	0x200000bc
 8000ba0:	080083bc 	.word	0x080083bc
 8000ba4:	08000c69 	.word	0x08000c69
 8000ba8:	200000c0 	.word	0x200000c0
 8000bac:	080083e0 	.word	0x080083e0
 8000bb0:	08000cc9 	.word	0x08000cc9
 8000bb4:	200000c4 	.word	0x200000c4
 8000bb8:	08008404 	.word	0x08008404
 8000bbc:	08000cd9 	.word	0x08000cd9
 8000bc0:	200000c8 	.word	0x200000c8

08000bc4 <StartFSM_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFSM_Task */
void StartFSM_Task(void *argument)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFSM_Task */
  /* Infinite loop */
  for(;;)
  {
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bfc <StartFSM_Task+0x38>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f005 f82d 	bl	8005c34 <xQueueSemaphoreTake>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d108      	bne.n	8000bf2 <StartFSM_Task+0x2e>
	  {
		  readAndSet();
 8000be0:	f7ff fd0a 	bl	80005f8 <readAndSet>
		  xSemaphoreGive(inputMutex);
 8000be4:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <StartFSM_Task+0x38>)
 8000be6:	6818      	ldr	r0, [r3, #0]
 8000be8:	2300      	movs	r3, #0
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	f004 fd9f 	bl	8005730 <xQueueGenericSend>
	  }
	  osDelay(1);
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f004 fb20 	bl	8005238 <osDelay>
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000bf8:	e7e8      	b.n	8000bcc <StartFSM_Task+0x8>
 8000bfa:	bf00      	nop
 8000bfc:	200000b4 	.word	0x200000b4

08000c00 <StartInputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInputTask */
void StartInputTask(void *argument)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInputTask */
	InputState_t* state;

  for(;;)
  {
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000c08:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <StartInputTask+0x60>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c10:	4618      	mov	r0, r3
 8000c12:	f005 f80f 	bl	8005c34 <xQueueSemaphoreTake>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d11d      	bne.n	8000c58 <StartInputTask+0x58>
	  {
		  if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000c1c:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <StartInputTask+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c24:	4618      	mov	r0, r3
 8000c26:	f005 f805 	bl	8005c34 <xQueueSemaphoreTake>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d10c      	bne.n	8000c4a <StartInputTask+0x4a>
		  {
			  state = Return_InputState();
 8000c30:	f7ff fd88 	bl	8000744 <Return_InputState>
 8000c34:	60f8      	str	r0, [r7, #12]
			  readAndSetInputsState(state);
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	f7ff fc9e 	bl	8000578 <readAndSetInputsState>
			  xSemaphoreGive(outputMutex);
 8000c3c:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <StartInputTask+0x64>)
 8000c3e:	6818      	ldr	r0, [r3, #0]
 8000c40:	2300      	movs	r3, #0
 8000c42:	2200      	movs	r2, #0
 8000c44:	2100      	movs	r1, #0
 8000c46:	f004 fd73 	bl	8005730 <xQueueGenericSend>
		  }
		  xSemaphoreGive(inputMutex);
 8000c4a:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <StartInputTask+0x60>)
 8000c4c:	6818      	ldr	r0, [r3, #0]
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2200      	movs	r2, #0
 8000c52:	2100      	movs	r1, #0
 8000c54:	f004 fd6c 	bl	8005730 <xQueueGenericSend>
	  }

	  osDelay(10);
 8000c58:	200a      	movs	r0, #10
 8000c5a:	f004 faed 	bl	8005238 <osDelay>
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000c5e:	e7d3      	b.n	8000c08 <StartInputTask+0x8>
 8000c60:	200000b4 	.word	0x200000b4
 8000c64:	200000b0 	.word	0x200000b0

08000c68 <StartOutputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOutputTask */
void StartOutputTask(void *argument)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOutputTask */
  /* Infinite loop */
	LightsState_t* state;
	HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c7a:	f001 faf3 	bl	8002264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2180      	movs	r1, #128	@ 0x80
 8000c82:	480f      	ldr	r0, [pc, #60]	@ (8000cc0 <StartOutputTask+0x58>)
 8000c84:	f001 faee 	bl	8002264 <HAL_GPIO_WritePin>

	for(;;)
	{
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000c88:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <StartOutputTask+0x5c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c90:	4618      	mov	r0, r3
 8000c92:	f004 ffcf 	bl	8005c34 <xQueueSemaphoreTake>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d10c      	bne.n	8000cb6 <StartOutputTask+0x4e>
		{
			state = Return_LightsState();
 8000c9c:	f7ff fd48 	bl	8000730 <Return_LightsState>
 8000ca0:	60f8      	str	r0, [r7, #12]
			Set_TrafficLights(state);
 8000ca2:	68f8      	ldr	r0, [r7, #12]
 8000ca4:	f7ff ff04 	bl	8000ab0 <Set_TrafficLights>
			xSemaphoreGive(outputMutex);
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <StartOutputTask+0x5c>)
 8000caa:	6818      	ldr	r0, [r3, #0]
 8000cac:	2300      	movs	r3, #0
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	f004 fd3d 	bl	8005730 <xQueueGenericSend>
		}
		osDelay(500);
 8000cb6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000cba:	f004 fabd 	bl	8005238 <osDelay>
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000cbe:	e7e3      	b.n	8000c88 <StartOutputTask+0x20>
 8000cc0:	48000800 	.word	0x48000800
 8000cc4:	200000b0 	.word	0x200000b0

08000cc8 <StartPotiTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPotiTask */
void StartPotiTask(void *argument)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPotiTask */
  /* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	f004 fab1 	bl	8005238 <osDelay>
 8000cd6:	e7fb      	b.n	8000cd0 <StartPotiTask+0x8>

08000cd8 <StartOLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	LightsState_t* state;

	for(;;)
	{
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8000d18 <StartOLEDTask+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f004 ffa3 	bl	8005c34 <xQueueSemaphoreTake>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d10c      	bne.n	8000d0e <StartOLEDTask+0x36>
		{
			state = Return_LightsState();
 8000cf4:	f7ff fd1c 	bl	8000730 <Return_LightsState>
 8000cf8:	60f8      	str	r0, [r7, #12]
			update_OLED(state);
 8000cfa:	68f8      	ldr	r0, [r7, #12]
 8000cfc:	f7ff fd72 	bl	80007e4 <update_OLED>

			xSemaphoreGive(outputMutex);
 8000d00:	4b05      	ldr	r3, [pc, #20]	@ (8000d18 <StartOLEDTask+0x40>)
 8000d02:	6818      	ldr	r0, [r3, #0]
 8000d04:	2300      	movs	r3, #0
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	f004 fd11 	bl	8005730 <xQueueGenericSend>
		}
		osDelay(20);
 8000d0e:	2014      	movs	r0, #20
 8000d10:	f004 fa92 	bl	8005238 <osDelay>
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000d14:	e7e4      	b.n	8000ce0 <StartOLEDTask+0x8>
 8000d16:	bf00      	nop
 8000d18:	200000b0 	.word	0x200000b0

08000d1c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB1   ------> ADCx_IN16
*/
void MX_GPIO_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	@ 0x28
 8000d20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	60da      	str	r2, [r3, #12]
 8000d30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d32:	4b7f      	ldr	r3, [pc, #508]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	4a7e      	ldr	r2, [pc, #504]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d38:	f043 0304 	orr.w	r3, r3, #4
 8000d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d3e:	4b7c      	ldr	r3, [pc, #496]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	f003 0304 	and.w	r3, r3, #4
 8000d46:	613b      	str	r3, [r7, #16]
 8000d48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d4a:	4b79      	ldr	r3, [pc, #484]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4e:	4a78      	ldr	r2, [pc, #480]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d56:	4b76      	ldr	r3, [pc, #472]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d62:	4b73      	ldr	r3, [pc, #460]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d66:	4a72      	ldr	r2, [pc, #456]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d6e:	4b70      	ldr	r3, [pc, #448]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7a:	4b6d      	ldr	r3, [pc, #436]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7e:	4a6c      	ldr	r2, [pc, #432]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d80:	f043 0302 	orr.w	r3, r3, #2
 8000d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d86:	4b6a      	ldr	r3, [pc, #424]	@ (8000f30 <MX_GPIO_Init+0x214>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	f003 0302 	and.w	r3, r3, #2
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2120      	movs	r1, #32
 8000d96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9a:	f001 fa63 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	f249 0104 	movw	r1, #36868	@ 0x9004
 8000da4:	4863      	ldr	r0, [pc, #396]	@ (8000f34 <MX_GPIO_Init+0x218>)
 8000da6:	f001 fa5d 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SR_Enable_Pin|Disp_CS_Pin, GPIO_PIN_SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	f44f 6108 	mov.w	r1, #2176	@ 0x880
 8000db0:	4861      	ldr	r0, [pc, #388]	@ (8000f38 <MX_GPIO_Init+0x21c>)
 8000db2:	f001 fa57 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Data_Instr_GPIO_Port, Disp_Data_Instr_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dbc:	485e      	ldr	r0, [pc, #376]	@ (8000f38 <MX_GPIO_Init+0x21c>)
 8000dbe:	f001 fa51 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dcc:	f001 fa4a 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Reset_GPIO_Port, Disp_Reset_Pin, GPIO_PIN_SET);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	2140      	movs	r1, #64	@ 0x40
 8000dd4:	4857      	ldr	r0, [pc, #348]	@ (8000f34 <MX_GPIO_Init+0x218>)
 8000dd6:	f001 fa45 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000de0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	4619      	mov	r1, r3
 8000df0:	4851      	ldr	r0, [pc, #324]	@ (8000f38 <MX_GPIO_Init+0x21c>)
 8000df2:	f001 f875 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SR_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SR_Reset_Pin;
 8000df6:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	2300      	movs	r3, #0
 8000e06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e12:	f001 f865 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8000e16:	2310      	movs	r3, #16
 8000e18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4619      	mov	r1, r3
 8000e28:	4843      	ldr	r0, [pc, #268]	@ (8000f38 <MX_GPIO_Init+0x21c>)
 8000e2a:	f001 f859 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Poti_Pin */
  GPIO_InitStruct.Pin = Poti_Pin;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e32:	230b      	movs	r3, #11
 8000e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	4619      	mov	r1, r3
 8000e40:	483c      	ldr	r0, [pc, #240]	@ (8000f34 <MX_GPIO_Init+0x218>)
 8000e42:	f001 f84d 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 8000e46:	f248 0344 	movw	r3, #32836	@ 0x8044
 8000e4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4835      	ldr	r0, [pc, #212]	@ (8000f34 <MX_GPIO_Init+0x218>)
 8000e60:	f001 f83e 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_STCP_Pin */
  GPIO_InitStruct.Pin = SR_STCP_Pin;
 8000e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e72:	2302      	movs	r3, #2
 8000e74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_STCP_GPIO_Port, &GPIO_InitStruct);
 8000e76:	f107 0314 	add.w	r3, r7, #20
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	482d      	ldr	r0, [pc, #180]	@ (8000f34 <MX_GPIO_Init+0x218>)
 8000e7e:	f001 f82f 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 8000e82:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4827      	ldr	r0, [pc, #156]	@ (8000f34 <MX_GPIO_Init+0x218>)
 8000e98:	f001 f822 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Enable_Pin */
  GPIO_InitStruct.Pin = SR_Enable_Pin;
 8000e9c:	2380      	movs	r3, #128	@ 0x80
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Enable_GPIO_Port, &GPIO_InitStruct);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4821      	ldr	r0, [pc, #132]	@ (8000f38 <MX_GPIO_Init+0x21c>)
 8000eb4:	f001 f814 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Disp_Data_Instr_Pin Disp_CS_Pin */
  GPIO_InitStruct.Pin = Disp_Data_Instr_Pin|Disp_CS_Pin;
 8000eb8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8000ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4819      	ldr	r0, [pc, #100]	@ (8000f38 <MX_GPIO_Init+0x21c>)
 8000ed2:	f001 f805 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 8000ed6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eee:	f000 fff7 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 8000ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ef6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4619      	mov	r1, r3
 8000f06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f0a:	f000 ffe9 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 8000f0e:	2380      	movs	r3, #128	@ 0x80
 8000f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <MX_GPIO_Init+0x218>)
 8000f22:	f000 ffdd 	bl	8001ee0 <HAL_GPIO_Init>

}
 8000f26:	bf00      	nop
 8000f28:	3728      	adds	r7, #40	@ 0x28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40021000 	.word	0x40021000
 8000f34:	48000400 	.word	0x48000400
 8000f38:	48000800 	.word	0x48000800

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f40:	f000 fe88 	bl	8001c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f44:	f000 f810 	bl	8000f68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f48:	f7ff fee8 	bl	8000d1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f4c:	f000 fa70 	bl	8001430 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000f50:	f000 f874 	bl	800103c <MX_SPI2_Init>
  MX_SPI3_Init();
 8000f54:	f000 f8b0 	bl	80010b8 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000f58:	f004 f892 	bl	8005080 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000f5c:	f7ff fdd4 	bl	8000b08 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f60:	f004 f8b2 	bl	80050c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <main+0x28>

08000f68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b096      	sub	sp, #88	@ 0x58
 8000f6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	2244      	movs	r2, #68	@ 0x44
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f007 f8c6 	bl	8008108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f8a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f8e:	f001 f98f 	bl	80022b0 <HAL_PWREx_ControlVoltageScaling>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f98:	f000 f84a 	bl	8001030 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fa4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa6:	2310      	movs	r3, #16
 8000fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000faa:	2302      	movs	r3, #2
 8000fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fb6:	230a      	movs	r3, #10
 8000fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000fba:	2307      	movs	r3, #7
 8000fbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f001 f9c6 	bl	800235c <HAL_RCC_OscConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000fd6:	f000 f82b 	bl	8001030 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fda:	230f      	movs	r3, #15
 8000fdc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fee:	463b      	mov	r3, r7
 8000ff0:	2104      	movs	r1, #4
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f001 fd8e 	bl	8002b14 <HAL_RCC_ClockConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ffe:	f000 f817 	bl	8001030 <Error_Handler>
  }
}
 8001002:	bf00      	nop
 8001004:	3758      	adds	r7, #88	@ 0x58
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a04      	ldr	r2, [pc, #16]	@ (800102c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d101      	bne.n	8001022 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800101e:	f000 fe39 	bl	8001c94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40012c00 	.word	0x40012c00

08001030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001034:	b672      	cpsid	i
}
 8001036:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <Error_Handler+0x8>

0800103c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001040:	4b1b      	ldr	r3, [pc, #108]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001042:	4a1c      	ldr	r2, [pc, #112]	@ (80010b4 <MX_SPI2_Init+0x78>)
 8001044:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001046:	4b1a      	ldr	r3, [pc, #104]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001048:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800104c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800104e:	4b18      	ldr	r3, [pc, #96]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001054:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001056:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800105a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800105c:	4b14      	ldr	r3, [pc, #80]	@ (80010b0 <MX_SPI2_Init+0x74>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001062:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001064:	2200      	movs	r2, #0
 8001066:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_SPI2_Init+0x74>)
 800106a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800106e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001070:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001072:	2228      	movs	r2, #40	@ 0x28
 8001074:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001076:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001078:	2200      	movs	r2, #0
 800107a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800107c:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <MX_SPI2_Init+0x74>)
 800107e:	2200      	movs	r2, #0
 8001080:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001082:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001084:	2200      	movs	r2, #0
 8001086:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001088:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <MX_SPI2_Init+0x74>)
 800108a:	2207      	movs	r2, #7
 800108c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800108e:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001090:	2200      	movs	r2, #0
 8001092:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <MX_SPI2_Init+0x74>)
 8001096:	2208      	movs	r2, #8
 8001098:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800109a:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <MX_SPI2_Init+0x74>)
 800109c:	f002 fc4c 	bl	8003938 <HAL_SPI_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80010a6:	f7ff ffc3 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	200000cc 	.word	0x200000cc
 80010b4:	40003800 	.word	0x40003800

080010b8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80010bc:	4b1b      	ldr	r3, [pc, #108]	@ (800112c <MX_SPI3_Init+0x74>)
 80010be:	4a1c      	ldr	r2, [pc, #112]	@ (8001130 <MX_SPI3_Init+0x78>)
 80010c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80010c2:	4b1a      	ldr	r3, [pc, #104]	@ (800112c <MX_SPI3_Init+0x74>)
 80010c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010ca:	4b18      	ldr	r3, [pc, #96]	@ (800112c <MX_SPI3_Init+0x74>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80010d0:	4b16      	ldr	r3, [pc, #88]	@ (800112c <MX_SPI3_Init+0x74>)
 80010d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80010d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010d8:	4b14      	ldr	r3, [pc, #80]	@ (800112c <MX_SPI3_Init+0x74>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010de:	4b13      	ldr	r3, [pc, #76]	@ (800112c <MX_SPI3_Init+0x74>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_SPI3_Init+0x74>)
 80010e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <MX_SPI3_Init+0x74>)
 80010ee:	2220      	movs	r2, #32
 80010f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <MX_SPI3_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <MX_SPI3_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	@ (800112c <MX_SPI3_Init+0x74>)
 8001100:	2200      	movs	r2, #0
 8001102:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001104:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MX_SPI3_Init+0x74>)
 8001106:	2207      	movs	r2, #7
 8001108:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <MX_SPI3_Init+0x74>)
 800110c:	2200      	movs	r2, #0
 800110e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_SPI3_Init+0x74>)
 8001112:	2208      	movs	r2, #8
 8001114:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001116:	4805      	ldr	r0, [pc, #20]	@ (800112c <MX_SPI3_Init+0x74>)
 8001118:	f002 fc0e 	bl	8003938 <HAL_SPI_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001122:	f7ff ff85 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000130 	.word	0x20000130
 8001130:	40003c00 	.word	0x40003c00

08001134 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08e      	sub	sp, #56	@ 0x38
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a4b      	ldr	r2, [pc, #300]	@ (8001280 <HAL_SPI_MspInit+0x14c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d145      	bne.n	80011e2 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001156:	4b4b      	ldr	r3, [pc, #300]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115a:	4a4a      	ldr	r2, [pc, #296]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 800115c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001160:	6593      	str	r3, [r2, #88]	@ 0x58
 8001162:	4b48      	ldr	r3, [pc, #288]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800116a:	623b      	str	r3, [r7, #32]
 800116c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800116e:	4b45      	ldr	r3, [pc, #276]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	4a44      	ldr	r2, [pc, #272]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800117a:	4b42      	ldr	r3, [pc, #264]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	f003 0304 	and.w	r3, r3, #4
 8001182:	61fb      	str	r3, [r7, #28]
 8001184:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001186:	4b3f      	ldr	r3, [pc, #252]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	4a3e      	ldr	r2, [pc, #248]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 800118c:	f043 0302 	orr.w	r3, r3, #2
 8001190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001192:	4b3c      	ldr	r3, [pc, #240]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	61bb      	str	r3, [r7, #24]
 800119c:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = Disp_MOSI_Pin;
 800119e:	2308      	movs	r3, #8
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011aa:	2303      	movs	r3, #3
 80011ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011ae:	2305      	movs	r3, #5
 80011b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_MOSI_GPIO_Port, &GPIO_InitStruct);
 80011b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b6:	4619      	mov	r1, r3
 80011b8:	4833      	ldr	r0, [pc, #204]	@ (8001288 <HAL_SPI_MspInit+0x154>)
 80011ba:	f000 fe91 	bl	8001ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Disp_SCLK_Pin;
 80011be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011cc:	2303      	movs	r3, #3
 80011ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011d0:	2305      	movs	r3, #5
 80011d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_SCLK_GPIO_Port, &GPIO_InitStruct);
 80011d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d8:	4619      	mov	r1, r3
 80011da:	482c      	ldr	r0, [pc, #176]	@ (800128c <HAL_SPI_MspInit+0x158>)
 80011dc:	f000 fe80 	bl	8001ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80011e0:	e049      	b.n	8001276 <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a2a      	ldr	r2, [pc, #168]	@ (8001290 <HAL_SPI_MspInit+0x15c>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d144      	bne.n	8001276 <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80011ec:	4b25      	ldr	r3, [pc, #148]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 80011ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f0:	4a24      	ldr	r2, [pc, #144]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 80011f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80011f8:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 80011fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001204:	4b1f      	ldr	r3, [pc, #124]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001208:	4a1e      	ldr	r2, [pc, #120]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 800120a:	f043 0304 	orr.w	r3, r3, #4
 800120e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001210:	4b1c      	ldr	r3, [pc, #112]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001212:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	613b      	str	r3, [r7, #16]
 800121a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 800121e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001220:	4a18      	ldr	r2, [pc, #96]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 8001222:	f043 0302 	orr.w	r3, r3, #2
 8001226:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001228:	4b16      	ldr	r3, [pc, #88]	@ (8001284 <HAL_SPI_MspInit+0x150>)
 800122a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 8001234:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001238:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123a:	2302      	movs	r3, #2
 800123c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001242:	2303      	movs	r3, #3
 8001244:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001246:	2306      	movs	r3, #6
 8001248:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 800124a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124e:	4619      	mov	r1, r3
 8001250:	480d      	ldr	r0, [pc, #52]	@ (8001288 <HAL_SPI_MspInit+0x154>)
 8001252:	f000 fe45 	bl	8001ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 8001256:	2320      	movs	r3, #32
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001266:	2306      	movs	r3, #6
 8001268:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 800126a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126e:	4619      	mov	r1, r3
 8001270:	4806      	ldr	r0, [pc, #24]	@ (800128c <HAL_SPI_MspInit+0x158>)
 8001272:	f000 fe35 	bl	8001ee0 <HAL_GPIO_Init>
}
 8001276:	bf00      	nop
 8001278:	3738      	adds	r7, #56	@ 0x38
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40003800 	.word	0x40003800
 8001284:	40021000 	.word	0x40021000
 8001288:	48000800 	.word	0x48000800
 800128c:	48000400 	.word	0x48000400
 8001290:	40003c00 	.word	0x40003c00

08001294 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <HAL_MspInit+0x4c>)
 800129c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800129e:	4a10      	ldr	r2, [pc, #64]	@ (80012e0 <HAL_MspInit+0x4c>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <HAL_MspInit+0x4c>)
 80012a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b2:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <HAL_MspInit+0x4c>)
 80012b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <HAL_MspInit+0x4c>)
 80012b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <HAL_MspInit+0x4c>)
 80012c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	210f      	movs	r1, #15
 80012ce:	f06f 0001 	mvn.w	r0, #1
 80012d2:	f000 fddb 	bl	8001e8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40021000 	.word	0x40021000

080012e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08c      	sub	sp, #48	@ 0x30
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80012f2:	4b2e      	ldr	r3, [pc, #184]	@ (80013ac <HAL_InitTick+0xc8>)
 80012f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f6:	4a2d      	ldr	r2, [pc, #180]	@ (80013ac <HAL_InitTick+0xc8>)
 80012f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80012fe:	4b2b      	ldr	r3, [pc, #172]	@ (80013ac <HAL_InitTick+0xc8>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001302:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800130a:	f107 020c 	add.w	r2, r7, #12
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	4611      	mov	r1, r2
 8001314:	4618      	mov	r0, r3
 8001316:	f001 fdc1 	bl	8002e9c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800131a:	f001 fda9 	bl	8002e70 <HAL_RCC_GetPCLK2Freq>
 800131e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001322:	4a23      	ldr	r2, [pc, #140]	@ (80013b0 <HAL_InitTick+0xcc>)
 8001324:	fba2 2303 	umull	r2, r3, r2, r3
 8001328:	0c9b      	lsrs	r3, r3, #18
 800132a:	3b01      	subs	r3, #1
 800132c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800132e:	4b21      	ldr	r3, [pc, #132]	@ (80013b4 <HAL_InitTick+0xd0>)
 8001330:	4a21      	ldr	r2, [pc, #132]	@ (80013b8 <HAL_InitTick+0xd4>)
 8001332:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001334:	4b1f      	ldr	r3, [pc, #124]	@ (80013b4 <HAL_InitTick+0xd0>)
 8001336:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800133a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800133c:	4a1d      	ldr	r2, [pc, #116]	@ (80013b4 <HAL_InitTick+0xd0>)
 800133e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001340:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001342:	4b1c      	ldr	r3, [pc, #112]	@ (80013b4 <HAL_InitTick+0xd0>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001348:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <HAL_InitTick+0xd0>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800134e:	4b19      	ldr	r3, [pc, #100]	@ (80013b4 <HAL_InitTick+0xd0>)
 8001350:	2200      	movs	r2, #0
 8001352:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001354:	4817      	ldr	r0, [pc, #92]	@ (80013b4 <HAL_InitTick+0xd0>)
 8001356:	f002 fe6d 	bl	8004034 <HAL_TIM_Base_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001360:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001364:	2b00      	cmp	r3, #0
 8001366:	d11b      	bne.n	80013a0 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001368:	4812      	ldr	r0, [pc, #72]	@ (80013b4 <HAL_InitTick+0xd0>)
 800136a:	f002 fec5 	bl	80040f8 <HAL_TIM_Base_Start_IT>
 800136e:	4603      	mov	r3, r0
 8001370:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001374:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001378:	2b00      	cmp	r3, #0
 800137a:	d111      	bne.n	80013a0 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800137c:	2019      	movs	r0, #25
 800137e:	f000 fda1 	bl	8001ec4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b0f      	cmp	r3, #15
 8001386:	d808      	bhi.n	800139a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001388:	2200      	movs	r2, #0
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	2019      	movs	r0, #25
 800138e:	f000 fd7d 	bl	8001e8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001392:	4a0a      	ldr	r2, [pc, #40]	@ (80013bc <HAL_InitTick+0xd8>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6013      	str	r3, [r2, #0]
 8001398:	e002      	b.n	80013a0 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80013a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3730      	adds	r7, #48	@ 0x30
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40021000 	.word	0x40021000
 80013b0:	431bde83 	.word	0x431bde83
 80013b4:	20000194 	.word	0x20000194
 80013b8:	40012c00 	.word	0x40012c00
 80013bc:	20000008 	.word	0x20000008

080013c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <NMI_Handler+0x4>

080013c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <HardFault_Handler+0x4>

080013d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <MemManage_Handler+0x4>

080013d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <BusFault_Handler+0x4>

080013e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <UsageFault_Handler+0x4>

080013e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
	...

080013f8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013fc:	4802      	ldr	r0, [pc, #8]	@ (8001408 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80013fe:	f002 feeb 	bl	80041d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000194 	.word	0x20000194

0800140c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001410:	4b06      	ldr	r3, [pc, #24]	@ (800142c <SystemInit+0x20>)
 8001412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001416:	4a05      	ldr	r2, [pc, #20]	@ (800142c <SystemInit+0x20>)
 8001418:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800141c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001434:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001436:	4a15      	ldr	r2, [pc, #84]	@ (800148c <MX_USART2_UART_Init+0x5c>)
 8001438:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800143a:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800143c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001440:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001456:	220c      	movs	r2, #12
 8001458:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800145c:	2200      	movs	r2, #0
 800145e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001462:	2200      	movs	r2, #0
 8001464:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001466:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800146e:	2200      	movs	r2, #0
 8001470:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001472:	4805      	ldr	r0, [pc, #20]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001474:	f003 f89e 	bl	80045b4 <HAL_UART_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800147e:	f7ff fdd7 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200001e0 	.word	0x200001e0
 800148c:	40004400 	.word	0x40004400

08001490 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b0ac      	sub	sp, #176	@ 0xb0
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	2288      	movs	r2, #136	@ 0x88
 80014ae:	2100      	movs	r1, #0
 80014b0:	4618      	mov	r0, r3
 80014b2:	f006 fe29 	bl	8008108 <memset>
  if(uartHandle->Instance==USART2)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a21      	ldr	r2, [pc, #132]	@ (8001540 <HAL_UART_MspInit+0xb0>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d13b      	bne.n	8001538 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014c8:	f107 0314 	add.w	r3, r7, #20
 80014cc:	4618      	mov	r0, r3
 80014ce:	f001 fd77 	bl	8002fc0 <HAL_RCCEx_PeriphCLKConfig>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014d8:	f7ff fdaa 	bl	8001030 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014dc:	4b19      	ldr	r3, [pc, #100]	@ (8001544 <HAL_UART_MspInit+0xb4>)
 80014de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e0:	4a18      	ldr	r2, [pc, #96]	@ (8001544 <HAL_UART_MspInit+0xb4>)
 80014e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80014e8:	4b16      	ldr	r3, [pc, #88]	@ (8001544 <HAL_UART_MspInit+0xb4>)
 80014ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f4:	4b13      	ldr	r3, [pc, #76]	@ (8001544 <HAL_UART_MspInit+0xb4>)
 80014f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f8:	4a12      	ldr	r2, [pc, #72]	@ (8001544 <HAL_UART_MspInit+0xb4>)
 80014fa:	f043 0301 	orr.w	r3, r3, #1
 80014fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <HAL_UART_MspInit+0xb4>)
 8001502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001504:	f003 0301 	and.w	r3, r3, #1
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800150c:	230c      	movs	r3, #12
 800150e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001512:	2302      	movs	r3, #2
 8001514:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151e:	2303      	movs	r3, #3
 8001520:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001524:	2307      	movs	r3, #7
 8001526:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800152a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800152e:	4619      	mov	r1, r3
 8001530:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001534:	f000 fcd4 	bl	8001ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001538:	bf00      	nop
 800153a:	37b0      	adds	r7, #176	@ 0xb0
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40004400 	.word	0x40004400
 8001544:	40021000 	.word	0x40021000

08001548 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001548:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001580 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800154c:	f7ff ff5e 	bl	800140c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001550:	480c      	ldr	r0, [pc, #48]	@ (8001584 <LoopForever+0x6>)
  ldr r1, =_edata
 8001552:	490d      	ldr	r1, [pc, #52]	@ (8001588 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001554:	4a0d      	ldr	r2, [pc, #52]	@ (800158c <LoopForever+0xe>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001558:	e002      	b.n	8001560 <LoopCopyDataInit>

0800155a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800155c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800155e:	3304      	adds	r3, #4

08001560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001564:	d3f9      	bcc.n	800155a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001568:	4c0a      	ldr	r4, [pc, #40]	@ (8001594 <LoopForever+0x16>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800156c:	e001      	b.n	8001572 <LoopFillZerobss>

0800156e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800156e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001570:	3204      	adds	r2, #4

08001572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001574:	d3fb      	bcc.n	800156e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001576:	f006 fe2d 	bl	80081d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800157a:	f7ff fcdf 	bl	8000f3c <main>

0800157e <LoopForever>:

LoopForever:
    b LoopForever
 800157e:	e7fe      	b.n	800157e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001580:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001584:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001588:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 800158c:	08008bf8 	.word	0x08008bf8
  ldr r2, =_sbss
 8001590:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001594:	20007744 	.word	0x20007744

08001598 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001598:	e7fe      	b.n	8001598 <ADC1_2_IRQHandler>
	...

0800159c <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 80015a0:	2201      	movs	r2, #1
 80015a2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015a6:	480a      	ldr	r0, [pc, #40]	@ (80015d0 <ssd1306_Reset+0x34>)
 80015a8:	f000 fe5c 	bl	8002264 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2140      	movs	r1, #64	@ 0x40
 80015b0:	4808      	ldr	r0, [pc, #32]	@ (80015d4 <ssd1306_Reset+0x38>)
 80015b2:	f000 fe57 	bl	8002264 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80015b6:	200a      	movs	r0, #10
 80015b8:	f000 fb8c 	bl	8001cd4 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 80015bc:	2201      	movs	r2, #1
 80015be:	2140      	movs	r1, #64	@ 0x40
 80015c0:	4804      	ldr	r0, [pc, #16]	@ (80015d4 <ssd1306_Reset+0x38>)
 80015c2:	f000 fe4f 	bl	8002264 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80015c6:	200a      	movs	r0, #10
 80015c8:	f000 fb84 	bl	8001cd4 <HAL_Delay>
}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	48000800 	.word	0x48000800
 80015d4:	48000400 	.word	0x48000400

080015d8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80015e2:	2200      	movs	r2, #0
 80015e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015e8:	480c      	ldr	r0, [pc, #48]	@ (800161c <ssd1306_WriteCommand+0x44>)
 80015ea:	f000 fe3b 	bl	8002264 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f4:	4809      	ldr	r0, [pc, #36]	@ (800161c <ssd1306_WriteCommand+0x44>)
 80015f6:	f000 fe35 	bl	8002264 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80015fa:	1df9      	adds	r1, r7, #7
 80015fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001600:	2201      	movs	r2, #1
 8001602:	4807      	ldr	r0, [pc, #28]	@ (8001620 <ssd1306_WriteCommand+0x48>)
 8001604:	f002 fa3b 	bl	8003a7e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001608:	2201      	movs	r2, #1
 800160a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800160e:	4803      	ldr	r0, [pc, #12]	@ (800161c <ssd1306_WriteCommand+0x44>)
 8001610:	f000 fe28 	bl	8002264 <HAL_GPIO_WritePin>
}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	48000800 	.word	0x48000800
 8001620:	200000cc 	.word	0x200000cc

08001624 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800162e:	2200      	movs	r2, #0
 8001630:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001634:	480d      	ldr	r0, [pc, #52]	@ (800166c <ssd1306_WriteData+0x48>)
 8001636:	f000 fe15 	bl	8002264 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 800163a:	2201      	movs	r2, #1
 800163c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001640:	480a      	ldr	r0, [pc, #40]	@ (800166c <ssd1306_WriteData+0x48>)
 8001642:	f000 fe0f 	bl	8002264 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	b29a      	uxth	r2, r3
 800164a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	4807      	ldr	r0, [pc, #28]	@ (8001670 <ssd1306_WriteData+0x4c>)
 8001652:	f002 fa14 	bl	8003a7e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001656:	2201      	movs	r2, #1
 8001658:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800165c:	4803      	ldr	r0, [pc, #12]	@ (800166c <ssd1306_WriteData+0x48>)
 800165e:	f000 fe01 	bl	8002264 <HAL_GPIO_WritePin>
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	48000800 	.word	0x48000800
 8001670:	200000cc 	.word	0x200000cc

08001674 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001678:	f7ff ff90 	bl	800159c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800167c:	2064      	movs	r0, #100	@ 0x64
 800167e:	f000 fb29 	bl	8001cd4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001682:	2000      	movs	r0, #0
 8001684:	f000 fac8 	bl	8001c18 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001688:	2020      	movs	r0, #32
 800168a:	f7ff ffa5 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800168e:	2000      	movs	r0, #0
 8001690:	f7ff ffa2 	bl	80015d8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001694:	20b0      	movs	r0, #176	@ 0xb0
 8001696:	f7ff ff9f 	bl	80015d8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800169a:	20c8      	movs	r0, #200	@ 0xc8
 800169c:	f7ff ff9c 	bl	80015d8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80016a0:	2000      	movs	r0, #0
 80016a2:	f7ff ff99 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80016a6:	2010      	movs	r0, #16
 80016a8:	f7ff ff96 	bl	80015d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80016ac:	2040      	movs	r0, #64	@ 0x40
 80016ae:	f7ff ff93 	bl	80015d8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80016b2:	20ff      	movs	r0, #255	@ 0xff
 80016b4:	f000 fa9d 	bl	8001bf2 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80016b8:	20a1      	movs	r0, #161	@ 0xa1
 80016ba:	f7ff ff8d 	bl	80015d8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80016be:	20a6      	movs	r0, #166	@ 0xa6
 80016c0:	f7ff ff8a 	bl	80015d8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80016c4:	20a8      	movs	r0, #168	@ 0xa8
 80016c6:	f7ff ff87 	bl	80015d8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80016ca:	203f      	movs	r0, #63	@ 0x3f
 80016cc:	f7ff ff84 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80016d0:	20a4      	movs	r0, #164	@ 0xa4
 80016d2:	f7ff ff81 	bl	80015d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80016d6:	20d3      	movs	r0, #211	@ 0xd3
 80016d8:	f7ff ff7e 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80016dc:	2000      	movs	r0, #0
 80016de:	f7ff ff7b 	bl	80015d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80016e2:	20d5      	movs	r0, #213	@ 0xd5
 80016e4:	f7ff ff78 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80016e8:	20f0      	movs	r0, #240	@ 0xf0
 80016ea:	f7ff ff75 	bl	80015d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80016ee:	20d9      	movs	r0, #217	@ 0xd9
 80016f0:	f7ff ff72 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80016f4:	2022      	movs	r0, #34	@ 0x22
 80016f6:	f7ff ff6f 	bl	80015d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80016fa:	20da      	movs	r0, #218	@ 0xda
 80016fc:	f7ff ff6c 	bl	80015d8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001700:	2012      	movs	r0, #18
 8001702:	f7ff ff69 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001706:	20db      	movs	r0, #219	@ 0xdb
 8001708:	f7ff ff66 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800170c:	2020      	movs	r0, #32
 800170e:	f7ff ff63 	bl	80015d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001712:	208d      	movs	r0, #141	@ 0x8d
 8001714:	f7ff ff60 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001718:	2014      	movs	r0, #20
 800171a:	f7ff ff5d 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800171e:	2001      	movs	r0, #1
 8001720:	f000 fa7a 	bl	8001c18 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001724:	2000      	movs	r0, #0
 8001726:	f000 f80f 	bl	8001748 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800172a:	f000 f825 	bl	8001778 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800172e:	4b05      	ldr	r3, [pc, #20]	@ (8001744 <ssd1306_Init+0xd0>)
 8001730:	2200      	movs	r2, #0
 8001732:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001734:	4b03      	ldr	r3, [pc, #12]	@ (8001744 <ssd1306_Init+0xd0>)
 8001736:	2200      	movs	r2, #0
 8001738:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800173a:	4b02      	ldr	r3, [pc, #8]	@ (8001744 <ssd1306_Init+0xd0>)
 800173c:	2201      	movs	r2, #1
 800173e:	711a      	strb	r2, [r3, #4]
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000668 	.word	0x20000668

08001748 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <ssd1306_Fill+0x14>
 8001758:	2300      	movs	r3, #0
 800175a:	e000      	b.n	800175e <ssd1306_Fill+0x16>
 800175c:	23ff      	movs	r3, #255	@ 0xff
 800175e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001762:	4619      	mov	r1, r3
 8001764:	4803      	ldr	r0, [pc, #12]	@ (8001774 <ssd1306_Fill+0x2c>)
 8001766:	f006 fccf 	bl	8008108 <memset>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000268 	.word	0x20000268

08001778 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800177e:	2300      	movs	r3, #0
 8001780:	71fb      	strb	r3, [r7, #7]
 8001782:	e016      	b.n	80017b2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	3b50      	subs	r3, #80	@ 0x50
 8001788:	b2db      	uxtb	r3, r3
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff24 	bl	80015d8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001790:	2000      	movs	r0, #0
 8001792:	f7ff ff21 	bl	80015d8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001796:	2010      	movs	r0, #16
 8001798:	f7ff ff1e 	bl	80015d8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800179c:	79fb      	ldrb	r3, [r7, #7]
 800179e:	01db      	lsls	r3, r3, #7
 80017a0:	4a08      	ldr	r2, [pc, #32]	@ (80017c4 <ssd1306_UpdateScreen+0x4c>)
 80017a2:	4413      	add	r3, r2
 80017a4:	2180      	movs	r1, #128	@ 0x80
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff ff3c 	bl	8001624 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017ac:	79fb      	ldrb	r3, [r7, #7]
 80017ae:	3301      	adds	r3, #1
 80017b0:	71fb      	strb	r3, [r7, #7]
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	2b07      	cmp	r3, #7
 80017b6:	d9e5      	bls.n	8001784 <ssd1306_UpdateScreen+0xc>
    }
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000268 	.word	0x20000268

080017c8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
 80017d2:	460b      	mov	r3, r1
 80017d4:	71bb      	strb	r3, [r7, #6]
 80017d6:	4613      	mov	r3, r2
 80017d8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	db3d      	blt.n	800185e <ssd1306_DrawPixel+0x96>
 80017e2:	79bb      	ldrb	r3, [r7, #6]
 80017e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80017e6:	d83a      	bhi.n	800185e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80017e8:	797b      	ldrb	r3, [r7, #5]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d11a      	bne.n	8001824 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80017ee:	79fa      	ldrb	r2, [r7, #7]
 80017f0:	79bb      	ldrb	r3, [r7, #6]
 80017f2:	08db      	lsrs	r3, r3, #3
 80017f4:	b2d8      	uxtb	r0, r3
 80017f6:	4603      	mov	r3, r0
 80017f8:	01db      	lsls	r3, r3, #7
 80017fa:	4413      	add	r3, r2
 80017fc:	4a1b      	ldr	r2, [pc, #108]	@ (800186c <ssd1306_DrawPixel+0xa4>)
 80017fe:	5cd3      	ldrb	r3, [r2, r3]
 8001800:	b25a      	sxtb	r2, r3
 8001802:	79bb      	ldrb	r3, [r7, #6]
 8001804:	f003 0307 	and.w	r3, r3, #7
 8001808:	2101      	movs	r1, #1
 800180a:	fa01 f303 	lsl.w	r3, r1, r3
 800180e:	b25b      	sxtb	r3, r3
 8001810:	4313      	orrs	r3, r2
 8001812:	b259      	sxtb	r1, r3
 8001814:	79fa      	ldrb	r2, [r7, #7]
 8001816:	4603      	mov	r3, r0
 8001818:	01db      	lsls	r3, r3, #7
 800181a:	4413      	add	r3, r2
 800181c:	b2c9      	uxtb	r1, r1
 800181e:	4a13      	ldr	r2, [pc, #76]	@ (800186c <ssd1306_DrawPixel+0xa4>)
 8001820:	54d1      	strb	r1, [r2, r3]
 8001822:	e01d      	b.n	8001860 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001824:	79fa      	ldrb	r2, [r7, #7]
 8001826:	79bb      	ldrb	r3, [r7, #6]
 8001828:	08db      	lsrs	r3, r3, #3
 800182a:	b2d8      	uxtb	r0, r3
 800182c:	4603      	mov	r3, r0
 800182e:	01db      	lsls	r3, r3, #7
 8001830:	4413      	add	r3, r2
 8001832:	4a0e      	ldr	r2, [pc, #56]	@ (800186c <ssd1306_DrawPixel+0xa4>)
 8001834:	5cd3      	ldrb	r3, [r2, r3]
 8001836:	b25a      	sxtb	r2, r3
 8001838:	79bb      	ldrb	r3, [r7, #6]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	2101      	movs	r1, #1
 8001840:	fa01 f303 	lsl.w	r3, r1, r3
 8001844:	b25b      	sxtb	r3, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	b25b      	sxtb	r3, r3
 800184a:	4013      	ands	r3, r2
 800184c:	b259      	sxtb	r1, r3
 800184e:	79fa      	ldrb	r2, [r7, #7]
 8001850:	4603      	mov	r3, r0
 8001852:	01db      	lsls	r3, r3, #7
 8001854:	4413      	add	r3, r2
 8001856:	b2c9      	uxtb	r1, r1
 8001858:	4a04      	ldr	r2, [pc, #16]	@ (800186c <ssd1306_DrawPixel+0xa4>)
 800185a:	54d1      	strb	r1, [r2, r3]
 800185c:	e000      	b.n	8001860 <ssd1306_DrawPixel+0x98>
        return;
 800185e:	bf00      	nop
    }
}
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000268 	.word	0x20000268

08001870 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b089      	sub	sp, #36	@ 0x24
 8001874:	af00      	add	r7, sp, #0
 8001876:	4604      	mov	r4, r0
 8001878:	4638      	mov	r0, r7
 800187a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800187e:	4623      	mov	r3, r4
 8001880:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	2b1f      	cmp	r3, #31
 8001886:	d902      	bls.n	800188e <ssd1306_WriteChar+0x1e>
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	2b7e      	cmp	r3, #126	@ 0x7e
 800188c:	d901      	bls.n	8001892 <ssd1306_WriteChar+0x22>
        return 0;
 800188e:	2300      	movs	r3, #0
 8001890:	e079      	b.n	8001986 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d005      	beq.n	80018a4 <ssd1306_WriteChar+0x34>
 8001898:	68ba      	ldr	r2, [r7, #8]
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	3b20      	subs	r3, #32
 800189e:	4413      	add	r3, r2
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	e000      	b.n	80018a6 <ssd1306_WriteChar+0x36>
 80018a4:	783b      	ldrb	r3, [r7, #0]
 80018a6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018a8:	4b39      	ldr	r3, [pc, #228]	@ (8001990 <ssd1306_WriteChar+0x120>)
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	7dfb      	ldrb	r3, [r7, #23]
 80018b0:	4413      	add	r3, r2
 80018b2:	2b80      	cmp	r3, #128	@ 0x80
 80018b4:	dc06      	bgt.n	80018c4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80018b6:	4b36      	ldr	r3, [pc, #216]	@ (8001990 <ssd1306_WriteChar+0x120>)
 80018b8:	885b      	ldrh	r3, [r3, #2]
 80018ba:	461a      	mov	r2, r3
 80018bc:	787b      	ldrb	r3, [r7, #1]
 80018be:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018c0:	2b40      	cmp	r3, #64	@ 0x40
 80018c2:	dd01      	ble.n	80018c8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	e05e      	b.n	8001986 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
 80018cc:	e04d      	b.n	800196a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	7bfb      	ldrb	r3, [r7, #15]
 80018d2:	3b20      	subs	r3, #32
 80018d4:	7879      	ldrb	r1, [r7, #1]
 80018d6:	fb01 f303 	mul.w	r3, r1, r3
 80018da:	4619      	mov	r1, r3
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	440b      	add	r3, r1
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	4413      	add	r3, r2
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	e036      	b.n	800195c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d013      	beq.n	8001926 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80018fe:	4b24      	ldr	r3, [pc, #144]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	b2da      	uxtb	r2, r3
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	b2db      	uxtb	r3, r3
 8001908:	4413      	add	r3, r2
 800190a:	b2d8      	uxtb	r0, r3
 800190c:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <ssd1306_WriteChar+0x120>)
 800190e:	885b      	ldrh	r3, [r3, #2]
 8001910:	b2da      	uxtb	r2, r3
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	b2db      	uxtb	r3, r3
 8001916:	4413      	add	r3, r2
 8001918:	b2db      	uxtb	r3, r3
 800191a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800191e:	4619      	mov	r1, r3
 8001920:	f7ff ff52 	bl	80017c8 <ssd1306_DrawPixel>
 8001924:	e017      	b.n	8001956 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001926:	4b1a      	ldr	r3, [pc, #104]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	4413      	add	r3, r2
 8001932:	b2d8      	uxtb	r0, r3
 8001934:	4b16      	ldr	r3, [pc, #88]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001936:	885b      	ldrh	r3, [r3, #2]
 8001938:	b2da      	uxtb	r2, r3
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4413      	add	r3, r2
 8001940:	b2d9      	uxtb	r1, r3
 8001942:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001946:	2b00      	cmp	r3, #0
 8001948:	bf0c      	ite	eq
 800194a:	2301      	moveq	r3, #1
 800194c:	2300      	movne	r3, #0
 800194e:	b2db      	uxtb	r3, r3
 8001950:	461a      	mov	r2, r3
 8001952:	f7ff ff39 	bl	80017c8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	3301      	adds	r3, #1
 800195a:	61bb      	str	r3, [r7, #24]
 800195c:	7dfb      	ldrb	r3, [r7, #23]
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	429a      	cmp	r2, r3
 8001962:	d3c4      	bcc.n	80018ee <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	3301      	adds	r3, #1
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	787b      	ldrb	r3, [r7, #1]
 800196c:	461a      	mov	r2, r3
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	4293      	cmp	r3, r2
 8001972:	d3ac      	bcc.n	80018ce <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001974:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001976:	881a      	ldrh	r2, [r3, #0]
 8001978:	7dfb      	ldrb	r3, [r7, #23]
 800197a:	b29b      	uxth	r3, r3
 800197c:	4413      	add	r3, r2
 800197e:	b29a      	uxth	r2, r3
 8001980:	4b03      	ldr	r3, [pc, #12]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001982:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001984:	7bfb      	ldrb	r3, [r7, #15]
}
 8001986:	4618      	mov	r0, r3
 8001988:	3724      	adds	r7, #36	@ 0x24
 800198a:	46bd      	mov	sp, r7
 800198c:	bd90      	pop	{r4, r7, pc}
 800198e:	bf00      	nop
 8001990:	20000668 	.word	0x20000668

08001994 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af02      	add	r7, sp, #8
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	4638      	mov	r0, r7
 800199e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80019a2:	e013      	b.n	80019cc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	7818      	ldrb	r0, [r3, #0]
 80019a8:	7e3b      	ldrb	r3, [r7, #24]
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	463b      	mov	r3, r7
 80019ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b0:	f7ff ff5e 	bl	8001870 <ssd1306_WriteChar>
 80019b4:	4603      	mov	r3, r0
 80019b6:	461a      	mov	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d002      	beq.n	80019c6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	e008      	b.n	80019d8 <ssd1306_WriteString+0x44>
        }
        str++;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3301      	adds	r3, #1
 80019ca:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1e7      	bne.n	80019a4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	781b      	ldrb	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	460a      	mov	r2, r1
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	4613      	mov	r3, r2
 80019ee:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <ssd1306_SetCursor+0x2c>)
 80019f6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80019f8:	79bb      	ldrb	r3, [r7, #6]
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	4b03      	ldr	r3, [pc, #12]	@ (8001a0c <ssd1306_SetCursor+0x2c>)
 80019fe:	805a      	strh	r2, [r3, #2]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	20000668 	.word	0x20000668

08001a10 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001a10:	b590      	push	{r4, r7, lr}
 8001a12:	b089      	sub	sp, #36	@ 0x24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4604      	mov	r4, r0
 8001a18:	4608      	mov	r0, r1
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4623      	mov	r3, r4
 8001a20:	71fb      	strb	r3, [r7, #7]
 8001a22:	4603      	mov	r3, r0
 8001a24:	71bb      	strb	r3, [r7, #6]
 8001a26:	460b      	mov	r3, r1
 8001a28:	717b      	strb	r3, [r7, #5]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001a2e:	797a      	ldrb	r2, [r7, #5]
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	bfb8      	it	lt
 8001a38:	425b      	neglt	r3, r3
 8001a3a:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001a3c:	793a      	ldrb	r2, [r7, #4]
 8001a3e:	79bb      	ldrb	r3, [r7, #6]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	bfb8      	it	lt
 8001a46:	425b      	neglt	r3, r3
 8001a48:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001a4a:	79fa      	ldrb	r2, [r7, #7]
 8001a4c:	797b      	ldrb	r3, [r7, #5]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d201      	bcs.n	8001a56 <ssd1306_Line+0x46>
 8001a52:	2301      	movs	r3, #1
 8001a54:	e001      	b.n	8001a5a <ssd1306_Line+0x4a>
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a5a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001a5c:	79ba      	ldrb	r2, [r7, #6]
 8001a5e:	793b      	ldrb	r3, [r7, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d201      	bcs.n	8001a68 <ssd1306_Line+0x58>
 8001a64:	2301      	movs	r3, #1
 8001a66:	e001      	b.n	8001a6c <ssd1306_Line+0x5c>
 8001a68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a6c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001a76:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a7a:	7939      	ldrb	r1, [r7, #4]
 8001a7c:	797b      	ldrb	r3, [r7, #5]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fea2 	bl	80017c8 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001a84:	e024      	b.n	8001ad0 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001a86:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a8a:	79b9      	ldrb	r1, [r7, #6]
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fe9a 	bl	80017c8 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	425b      	negs	r3, r3
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	dd08      	ble.n	8001ab6 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001aa4:	69fa      	ldr	r2, [r7, #28]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	da08      	bge.n	8001ad0 <ssd1306_Line+0xc0>
            error += deltaX;
 8001abe:	69fa      	ldr	r2, [r7, #28]
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	79bb      	ldrb	r3, [r7, #6]
 8001acc:	4413      	add	r3, r2
 8001ace:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001ad0:	79fa      	ldrb	r2, [r7, #7]
 8001ad2:	797b      	ldrb	r3, [r7, #5]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d1d6      	bne.n	8001a86 <ssd1306_Line+0x76>
 8001ad8:	79ba      	ldrb	r2, [r7, #6]
 8001ada:	793b      	ldrb	r3, [r7, #4]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d1d2      	bne.n	8001a86 <ssd1306_Line+0x76>
        }
    }
    return;
 8001ae0:	bf00      	nop
}
 8001ae2:	3724      	adds	r7, #36	@ 0x24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd90      	pop	{r4, r7, pc}

08001ae8 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af02      	add	r7, sp, #8
 8001aee:	4604      	mov	r4, r0
 8001af0:	4608      	mov	r0, r1
 8001af2:	4611      	mov	r1, r2
 8001af4:	461a      	mov	r2, r3
 8001af6:	4623      	mov	r3, r4
 8001af8:	71fb      	strb	r3, [r7, #7]
 8001afa:	4603      	mov	r3, r0
 8001afc:	71bb      	strb	r3, [r7, #6]
 8001afe:	460b      	mov	r3, r1
 8001b00:	717b      	strb	r3, [r7, #5]
 8001b02:	4613      	mov	r3, r2
 8001b04:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001b06:	79bc      	ldrb	r4, [r7, #6]
 8001b08:	797a      	ldrb	r2, [r7, #5]
 8001b0a:	79b9      	ldrb	r1, [r7, #6]
 8001b0c:	79f8      	ldrb	r0, [r7, #7]
 8001b0e:	7e3b      	ldrb	r3, [r7, #24]
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	4623      	mov	r3, r4
 8001b14:	f7ff ff7c 	bl	8001a10 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001b18:	793c      	ldrb	r4, [r7, #4]
 8001b1a:	797a      	ldrb	r2, [r7, #5]
 8001b1c:	79b9      	ldrb	r1, [r7, #6]
 8001b1e:	7978      	ldrb	r0, [r7, #5]
 8001b20:	7e3b      	ldrb	r3, [r7, #24]
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	4623      	mov	r3, r4
 8001b26:	f7ff ff73 	bl	8001a10 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001b2a:	793c      	ldrb	r4, [r7, #4]
 8001b2c:	79fa      	ldrb	r2, [r7, #7]
 8001b2e:	7939      	ldrb	r1, [r7, #4]
 8001b30:	7978      	ldrb	r0, [r7, #5]
 8001b32:	7e3b      	ldrb	r3, [r7, #24]
 8001b34:	9300      	str	r3, [sp, #0]
 8001b36:	4623      	mov	r3, r4
 8001b38:	f7ff ff6a 	bl	8001a10 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001b3c:	79bc      	ldrb	r4, [r7, #6]
 8001b3e:	79fa      	ldrb	r2, [r7, #7]
 8001b40:	7939      	ldrb	r1, [r7, #4]
 8001b42:	79f8      	ldrb	r0, [r7, #7]
 8001b44:	7e3b      	ldrb	r3, [r7, #24]
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	4623      	mov	r3, r4
 8001b4a:	f7ff ff61 	bl	8001a10 <ssd1306_Line>

    return;
 8001b4e:	bf00      	nop
}
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd90      	pop	{r4, r7, pc}

08001b56 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001b56:	b590      	push	{r4, r7, lr}
 8001b58:	b085      	sub	sp, #20
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	4604      	mov	r4, r0
 8001b5e:	4608      	mov	r0, r1
 8001b60:	4611      	mov	r1, r2
 8001b62:	461a      	mov	r2, r3
 8001b64:	4623      	mov	r3, r4
 8001b66:	71fb      	strb	r3, [r7, #7]
 8001b68:	4603      	mov	r3, r0
 8001b6a:	71bb      	strb	r3, [r7, #6]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	717b      	strb	r3, [r7, #5]
 8001b70:	4613      	mov	r3, r2
 8001b72:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001b74:	79fa      	ldrb	r2, [r7, #7]
 8001b76:	797b      	ldrb	r3, [r7, #5]
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	bf28      	it	cs
 8001b7c:	4613      	movcs	r3, r2
 8001b7e:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001b80:	797a      	ldrb	r2, [r7, #5]
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	4293      	cmp	r3, r2
 8001b86:	bf38      	it	cc
 8001b88:	4613      	movcc	r3, r2
 8001b8a:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001b8c:	79ba      	ldrb	r2, [r7, #6]
 8001b8e:	793b      	ldrb	r3, [r7, #4]
 8001b90:	4293      	cmp	r3, r2
 8001b92:	bf28      	it	cs
 8001b94:	4613      	movcs	r3, r2
 8001b96:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001b98:	793a      	ldrb	r2, [r7, #4]
 8001b9a:	79bb      	ldrb	r3, [r7, #6]
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	bf38      	it	cc
 8001ba0:	4613      	movcc	r3, r2
 8001ba2:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001ba4:	7afb      	ldrb	r3, [r7, #11]
 8001ba6:	73fb      	strb	r3, [r7, #15]
 8001ba8:	e017      	b.n	8001bda <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001baa:	7b7b      	ldrb	r3, [r7, #13]
 8001bac:	73bb      	strb	r3, [r7, #14]
 8001bae:	e009      	b.n	8001bc4 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001bb0:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bb4:	7bf9      	ldrb	r1, [r7, #15]
 8001bb6:	7bbb      	ldrb	r3, [r7, #14]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fe05 	bl	80017c8 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001bbe:	7bbb      	ldrb	r3, [r7, #14]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	73bb      	strb	r3, [r7, #14]
 8001bc4:	7bba      	ldrb	r2, [r7, #14]
 8001bc6:	7b3b      	ldrb	r3, [r7, #12]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d803      	bhi.n	8001bd4 <ssd1306_FillRectangle+0x7e>
 8001bcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	daed      	bge.n	8001bb0 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	73fb      	strb	r3, [r7, #15]
 8001bda:	7bfa      	ldrb	r2, [r7, #15]
 8001bdc:	7abb      	ldrb	r3, [r7, #10]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d803      	bhi.n	8001bea <ssd1306_FillRectangle+0x94>
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001be6:	d9e0      	bls.n	8001baa <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
}
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd90      	pop	{r4, r7, pc}

08001bf2 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b084      	sub	sp, #16
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001bfc:	2381      	movs	r3, #129	@ 0x81
 8001bfe:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fce8 	bl	80015d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fce4 	bl	80015d8 <ssd1306_WriteCommand>
}
 8001c10:	bf00      	nop
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d005      	beq.n	8001c34 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001c28:	23af      	movs	r3, #175	@ 0xaf
 8001c2a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <ssd1306_SetDisplayOn+0x38>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	715a      	strb	r2, [r3, #5]
 8001c32:	e004      	b.n	8001c3e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001c34:	23ae      	movs	r3, #174	@ 0xae
 8001c36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <ssd1306_SetDisplayOn+0x38>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff fcc9 	bl	80015d8 <ssd1306_WriteCommand>
}
 8001c46:	bf00      	nop
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000668 	.word	0x20000668

08001c54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <HAL_Init+0x3c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a0b      	ldr	r2, [pc, #44]	@ (8001c90 <HAL_Init+0x3c>)
 8001c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c68:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c6a:	2003      	movs	r0, #3
 8001c6c:	f000 f903 	bl	8001e76 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c70:	200f      	movs	r0, #15
 8001c72:	f7ff fb37 	bl	80012e4 <HAL_InitTick>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d002      	beq.n	8001c82 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	71fb      	strb	r3, [r7, #7]
 8001c80:	e001      	b.n	8001c86 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c82:	f7ff fb07 	bl	8001294 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c86:	79fb      	ldrb	r3, [r7, #7]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40022000 	.word	0x40022000

08001c94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <HAL_IncTick+0x20>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <HAL_IncTick+0x24>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	4a04      	ldr	r2, [pc, #16]	@ (8001cb8 <HAL_IncTick+0x24>)
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	2000000c 	.word	0x2000000c
 8001cb8:	20000670 	.word	0x20000670

08001cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	@ (8001cd0 <HAL_GetTick+0x14>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	20000670 	.word	0x20000670

08001cd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cdc:	f7ff ffee 	bl	8001cbc <HAL_GetTick>
 8001ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cec:	d005      	beq.n	8001cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cee:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <HAL_Delay+0x44>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cfa:	bf00      	nop
 8001cfc:	f7ff ffde 	bl	8001cbc <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d8f7      	bhi.n	8001cfc <HAL_Delay+0x28>
  {
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	2000000c 	.word	0x2000000c

08001d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <__NVIC_SetPriorityGrouping+0x44>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d38:	4013      	ands	r3, r2
 8001d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d4e:	4a04      	ldr	r2, [pc, #16]	@ (8001d60 <__NVIC_SetPriorityGrouping+0x44>)
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	60d3      	str	r3, [r2, #12]
}
 8001d54:	bf00      	nop
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d68:	4b04      	ldr	r3, [pc, #16]	@ (8001d7c <__NVIC_GetPriorityGrouping+0x18>)
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	0a1b      	lsrs	r3, r3, #8
 8001d6e:	f003 0307 	and.w	r3, r3, #7
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	e000ed00 	.word	0xe000ed00

08001d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	db0b      	blt.n	8001daa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	f003 021f 	and.w	r2, r3, #31
 8001d98:	4907      	ldr	r1, [pc, #28]	@ (8001db8 <__NVIC_EnableIRQ+0x38>)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	095b      	lsrs	r3, r3, #5
 8001da0:	2001      	movs	r0, #1
 8001da2:	fa00 f202 	lsl.w	r2, r0, r2
 8001da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001daa:	bf00      	nop
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000e100 	.word	0xe000e100

08001dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	6039      	str	r1, [r7, #0]
 8001dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	db0a      	blt.n	8001de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	490c      	ldr	r1, [pc, #48]	@ (8001e08 <__NVIC_SetPriority+0x4c>)
 8001dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dda:	0112      	lsls	r2, r2, #4
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	440b      	add	r3, r1
 8001de0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001de4:	e00a      	b.n	8001dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	4908      	ldr	r1, [pc, #32]	@ (8001e0c <__NVIC_SetPriority+0x50>)
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	3b04      	subs	r3, #4
 8001df4:	0112      	lsls	r2, r2, #4
 8001df6:	b2d2      	uxtb	r2, r2
 8001df8:	440b      	add	r3, r1
 8001dfa:	761a      	strb	r2, [r3, #24]
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	e000e100 	.word	0xe000e100
 8001e0c:	e000ed00 	.word	0xe000ed00

08001e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b089      	sub	sp, #36	@ 0x24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	f1c3 0307 	rsb	r3, r3, #7
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	bf28      	it	cs
 8001e2e:	2304      	movcs	r3, #4
 8001e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	3304      	adds	r3, #4
 8001e36:	2b06      	cmp	r3, #6
 8001e38:	d902      	bls.n	8001e40 <NVIC_EncodePriority+0x30>
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3b03      	subs	r3, #3
 8001e3e:	e000      	b.n	8001e42 <NVIC_EncodePriority+0x32>
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	43da      	mvns	r2, r3
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	401a      	ands	r2, r3
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e62:	43d9      	mvns	r1, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e68:	4313      	orrs	r3, r2
         );
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3724      	adds	r7, #36	@ 0x24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff ff4c 	bl	8001d1c <__NVIC_SetPriorityGrouping>
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
 8001e98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e9e:	f7ff ff61 	bl	8001d64 <__NVIC_GetPriorityGrouping>
 8001ea2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	68b9      	ldr	r1, [r7, #8]
 8001ea8:	6978      	ldr	r0, [r7, #20]
 8001eaa:	f7ff ffb1 	bl	8001e10 <NVIC_EncodePriority>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eb4:	4611      	mov	r1, r2
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff ff80 	bl	8001dbc <__NVIC_SetPriority>
}
 8001ebc:	bf00      	nop
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff ff54 	bl	8001d80 <__NVIC_EnableIRQ>
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b087      	sub	sp, #28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eee:	e17f      	b.n	80021f0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8001efc:	4013      	ands	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 8171 	beq.w	80021ea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f003 0303 	and.w	r3, r3, #3
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d005      	beq.n	8001f20 <HAL_GPIO_Init+0x40>
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 0303 	and.w	r3, r3, #3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d130      	bne.n	8001f82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4013      	ands	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f56:	2201      	movs	r2, #1
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	091b      	lsrs	r3, r3, #4
 8001f6c:	f003 0201 	and.w	r2, r3, #1
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b03      	cmp	r3, #3
 8001f8c:	d118      	bne.n	8001fc0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001f94:	2201      	movs	r2, #1
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	08db      	lsrs	r3, r3, #3
 8001faa:	f003 0201 	and.w	r2, r3, #1
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 0303 	and.w	r3, r3, #3
 8001fc8:	2b03      	cmp	r3, #3
 8001fca:	d017      	beq.n	8001ffc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	2203      	movs	r2, #3
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 0303 	and.w	r3, r3, #3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d123      	bne.n	8002050 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	08da      	lsrs	r2, r3, #3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3208      	adds	r2, #8
 8002010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002014:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	220f      	movs	r2, #15
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	4013      	ands	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	4313      	orrs	r3, r2
 8002040:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	08da      	lsrs	r2, r3, #3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	3208      	adds	r2, #8
 800204a:	6939      	ldr	r1, [r7, #16]
 800204c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	2203      	movs	r2, #3
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0203 	and.w	r2, r3, #3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 80ac 	beq.w	80021ea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002092:	4b5f      	ldr	r3, [pc, #380]	@ (8002210 <HAL_GPIO_Init+0x330>)
 8002094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002096:	4a5e      	ldr	r2, [pc, #376]	@ (8002210 <HAL_GPIO_Init+0x330>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6613      	str	r3, [r2, #96]	@ 0x60
 800209e:	4b5c      	ldr	r3, [pc, #368]	@ (8002210 <HAL_GPIO_Init+0x330>)
 80020a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020aa:	4a5a      	ldr	r2, [pc, #360]	@ (8002214 <HAL_GPIO_Init+0x334>)
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	3302      	adds	r3, #2
 80020b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	220f      	movs	r2, #15
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	4013      	ands	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020d4:	d025      	beq.n	8002122 <HAL_GPIO_Init+0x242>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002218 <HAL_GPIO_Init+0x338>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d01f      	beq.n	800211e <HAL_GPIO_Init+0x23e>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a4e      	ldr	r2, [pc, #312]	@ (800221c <HAL_GPIO_Init+0x33c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d019      	beq.n	800211a <HAL_GPIO_Init+0x23a>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002220 <HAL_GPIO_Init+0x340>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d013      	beq.n	8002116 <HAL_GPIO_Init+0x236>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002224 <HAL_GPIO_Init+0x344>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d00d      	beq.n	8002112 <HAL_GPIO_Init+0x232>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002228 <HAL_GPIO_Init+0x348>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d007      	beq.n	800210e <HAL_GPIO_Init+0x22e>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a4a      	ldr	r2, [pc, #296]	@ (800222c <HAL_GPIO_Init+0x34c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d101      	bne.n	800210a <HAL_GPIO_Init+0x22a>
 8002106:	2306      	movs	r3, #6
 8002108:	e00c      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800210a:	2307      	movs	r3, #7
 800210c:	e00a      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800210e:	2305      	movs	r3, #5
 8002110:	e008      	b.n	8002124 <HAL_GPIO_Init+0x244>
 8002112:	2304      	movs	r3, #4
 8002114:	e006      	b.n	8002124 <HAL_GPIO_Init+0x244>
 8002116:	2303      	movs	r3, #3
 8002118:	e004      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800211a:	2302      	movs	r3, #2
 800211c:	e002      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <HAL_GPIO_Init+0x244>
 8002122:	2300      	movs	r3, #0
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	f002 0203 	and.w	r2, r2, #3
 800212a:	0092      	lsls	r2, r2, #2
 800212c:	4093      	lsls	r3, r2
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002134:	4937      	ldr	r1, [pc, #220]	@ (8002214 <HAL_GPIO_Init+0x334>)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	089b      	lsrs	r3, r3, #2
 800213a:	3302      	adds	r3, #2
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002142:	4b3b      	ldr	r3, [pc, #236]	@ (8002230 <HAL_GPIO_Init+0x350>)
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	43db      	mvns	r3, r3
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	4013      	ands	r3, r2
 8002150:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d003      	beq.n	8002166 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002166:	4a32      	ldr	r2, [pc, #200]	@ (8002230 <HAL_GPIO_Init+0x350>)
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800216c:	4b30      	ldr	r3, [pc, #192]	@ (8002230 <HAL_GPIO_Init+0x350>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002190:	4a27      	ldr	r2, [pc, #156]	@ (8002230 <HAL_GPIO_Init+0x350>)
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002196:	4b26      	ldr	r3, [pc, #152]	@ (8002230 <HAL_GPIO_Init+0x350>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	43db      	mvns	r3, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002230 <HAL_GPIO_Init+0x350>)
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80021c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002230 <HAL_GPIO_Init+0x350>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021e4:	4a12      	ldr	r2, [pc, #72]	@ (8002230 <HAL_GPIO_Init+0x350>)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	3301      	adds	r3, #1
 80021ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa22 f303 	lsr.w	r3, r2, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f47f ae78 	bne.w	8001ef0 <HAL_GPIO_Init+0x10>
  }
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	371c      	adds	r7, #28
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	40021000 	.word	0x40021000
 8002214:	40010000 	.word	0x40010000
 8002218:	48000400 	.word	0x48000400
 800221c:	48000800 	.word	0x48000800
 8002220:	48000c00 	.word	0x48000c00
 8002224:	48001000 	.word	0x48001000
 8002228:	48001400 	.word	0x48001400
 800222c:	48001800 	.word	0x48001800
 8002230:	40010400 	.word	0x40010400

08002234 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	887b      	ldrh	r3, [r7, #2]
 8002246:	4013      	ands	r3, r2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d002      	beq.n	8002252 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800224c:	2301      	movs	r3, #1
 800224e:	73fb      	strb	r3, [r7, #15]
 8002250:	e001      	b.n	8002256 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002252:	2300      	movs	r3, #0
 8002254:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002256:	7bfb      	ldrb	r3, [r7, #15]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]
 8002270:	4613      	mov	r3, r2
 8002272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002274:	787b      	ldrb	r3, [r7, #1]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800227a:	887a      	ldrh	r2, [r7, #2]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002280:	e002      	b.n	8002288 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002282:	887a      	ldrh	r2, [r7, #2]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002298:	4b04      	ldr	r3, [pc, #16]	@ (80022ac <HAL_PWREx_GetVoltageRange+0x18>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	40007000 	.word	0x40007000

080022b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022be:	d130      	bne.n	8002322 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80022c0:	4b23      	ldr	r3, [pc, #140]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022cc:	d038      	beq.n	8002340 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022ce:	4b20      	ldr	r3, [pc, #128]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022de:	4b1d      	ldr	r3, [pc, #116]	@ (8002354 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2232      	movs	r2, #50	@ 0x32
 80022e4:	fb02 f303 	mul.w	r3, r2, r3
 80022e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	0c9b      	lsrs	r3, r3, #18
 80022f0:	3301      	adds	r3, #1
 80022f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022f4:	e002      	b.n	80022fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022fc:	4b14      	ldr	r3, [pc, #80]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002304:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002308:	d102      	bne.n	8002310 <HAL_PWREx_ControlVoltageScaling+0x60>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1f2      	bne.n	80022f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002310:	4b0f      	ldr	r3, [pc, #60]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002312:	695b      	ldr	r3, [r3, #20]
 8002314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002318:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800231c:	d110      	bne.n	8002340 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e00f      	b.n	8002342 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002322:	4b0b      	ldr	r3, [pc, #44]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800232a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800232e:	d007      	beq.n	8002340 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002330:	4b07      	ldr	r3, [pc, #28]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002338:	4a05      	ldr	r2, [pc, #20]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800233a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800233e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	40007000 	.word	0x40007000
 8002354:	20000004 	.word	0x20000004
 8002358:	431bde83 	.word	0x431bde83

0800235c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e3ca      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800236e:	4b97      	ldr	r3, [pc, #604]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 030c 	and.w	r3, r3, #12
 8002376:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002378:	4b94      	ldr	r3, [pc, #592]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0310 	and.w	r3, r3, #16
 800238a:	2b00      	cmp	r3, #0
 800238c:	f000 80e4 	beq.w	8002558 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d007      	beq.n	80023a6 <HAL_RCC_OscConfig+0x4a>
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	2b0c      	cmp	r3, #12
 800239a:	f040 808b 	bne.w	80024b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	f040 8087 	bne.w	80024b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023a6:	4b89      	ldr	r3, [pc, #548]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <HAL_RCC_OscConfig+0x62>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e3a2      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1a      	ldr	r2, [r3, #32]
 80023c2:	4b82      	ldr	r3, [pc, #520]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0308 	and.w	r3, r3, #8
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d004      	beq.n	80023d8 <HAL_RCC_OscConfig+0x7c>
 80023ce:	4b7f      	ldr	r3, [pc, #508]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023d6:	e005      	b.n	80023e4 <HAL_RCC_OscConfig+0x88>
 80023d8:	4b7c      	ldr	r3, [pc, #496]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80023da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023de:	091b      	lsrs	r3, r3, #4
 80023e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d223      	bcs.n	8002430 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f000 fd87 	bl	8002f00 <RCC_SetFlashLatencyFromMSIRange>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e383      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023fc:	4b73      	ldr	r3, [pc, #460]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a72      	ldr	r2, [pc, #456]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002402:	f043 0308 	orr.w	r3, r3, #8
 8002406:	6013      	str	r3, [r2, #0]
 8002408:	4b70      	ldr	r3, [pc, #448]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	496d      	ldr	r1, [pc, #436]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002416:	4313      	orrs	r3, r2
 8002418:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800241a:	4b6c      	ldr	r3, [pc, #432]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	021b      	lsls	r3, r3, #8
 8002428:	4968      	ldr	r1, [pc, #416]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800242a:	4313      	orrs	r3, r2
 800242c:	604b      	str	r3, [r1, #4]
 800242e:	e025      	b.n	800247c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002430:	4b66      	ldr	r3, [pc, #408]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a65      	ldr	r2, [pc, #404]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002436:	f043 0308 	orr.w	r3, r3, #8
 800243a:	6013      	str	r3, [r2, #0]
 800243c:	4b63      	ldr	r3, [pc, #396]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	4960      	ldr	r1, [pc, #384]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800244a:	4313      	orrs	r3, r2
 800244c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800244e:	4b5f      	ldr	r3, [pc, #380]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	495b      	ldr	r1, [pc, #364]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800245e:	4313      	orrs	r3, r2
 8002460:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d109      	bne.n	800247c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	4618      	mov	r0, r3
 800246e:	f000 fd47 	bl	8002f00 <RCC_SetFlashLatencyFromMSIRange>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e343      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800247c:	f000 fc4a 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8002480:	4602      	mov	r2, r0
 8002482:	4b52      	ldr	r3, [pc, #328]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	091b      	lsrs	r3, r3, #4
 8002488:	f003 030f 	and.w	r3, r3, #15
 800248c:	4950      	ldr	r1, [pc, #320]	@ (80025d0 <HAL_RCC_OscConfig+0x274>)
 800248e:	5ccb      	ldrb	r3, [r1, r3]
 8002490:	f003 031f 	and.w	r3, r3, #31
 8002494:	fa22 f303 	lsr.w	r3, r2, r3
 8002498:	4a4e      	ldr	r2, [pc, #312]	@ (80025d4 <HAL_RCC_OscConfig+0x278>)
 800249a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800249c:	4b4e      	ldr	r3, [pc, #312]	@ (80025d8 <HAL_RCC_OscConfig+0x27c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7fe ff1f 	bl	80012e4 <HAL_InitTick>
 80024a6:	4603      	mov	r3, r0
 80024a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d052      	beq.n	8002556 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
 80024b2:	e327      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d032      	beq.n	8002522 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024bc:	4b43      	ldr	r3, [pc, #268]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a42      	ldr	r2, [pc, #264]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80024c2:	f043 0301 	orr.w	r3, r3, #1
 80024c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024c8:	f7ff fbf8 	bl	8001cbc <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024d0:	f7ff fbf4 	bl	8001cbc <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e310      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024e2:	4b3a      	ldr	r3, [pc, #232]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f0      	beq.n	80024d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024ee:	4b37      	ldr	r3, [pc, #220]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a36      	ldr	r2, [pc, #216]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80024f4:	f043 0308 	orr.w	r3, r3, #8
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b34      	ldr	r3, [pc, #208]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	4931      	ldr	r1, [pc, #196]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002508:	4313      	orrs	r3, r2
 800250a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800250c:	4b2f      	ldr	r3, [pc, #188]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	021b      	lsls	r3, r3, #8
 800251a:	492c      	ldr	r1, [pc, #176]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
 8002520:	e01a      	b.n	8002558 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002522:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a29      	ldr	r2, [pc, #164]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002528:	f023 0301 	bic.w	r3, r3, #1
 800252c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800252e:	f7ff fbc5 	bl	8001cbc <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002536:	f7ff fbc1 	bl	8001cbc <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e2dd      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002548:	4b20      	ldr	r3, [pc, #128]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f0      	bne.n	8002536 <HAL_RCC_OscConfig+0x1da>
 8002554:	e000      	b.n	8002558 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002556:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d074      	beq.n	800264e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	2b08      	cmp	r3, #8
 8002568:	d005      	beq.n	8002576 <HAL_RCC_OscConfig+0x21a>
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	2b0c      	cmp	r3, #12
 800256e:	d10e      	bne.n	800258e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	2b03      	cmp	r3, #3
 8002574:	d10b      	bne.n	800258e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002576:	4b15      	ldr	r3, [pc, #84]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d064      	beq.n	800264c <HAL_RCC_OscConfig+0x2f0>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d160      	bne.n	800264c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e2ba      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002596:	d106      	bne.n	80025a6 <HAL_RCC_OscConfig+0x24a>
 8002598:	4b0c      	ldr	r3, [pc, #48]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a0b      	ldr	r2, [pc, #44]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 800259e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	e026      	b.n	80025f4 <HAL_RCC_OscConfig+0x298>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025ae:	d115      	bne.n	80025dc <HAL_RCC_OscConfig+0x280>
 80025b0:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a05      	ldr	r2, [pc, #20]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80025b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ba:	6013      	str	r3, [r2, #0]
 80025bc:	4b03      	ldr	r3, [pc, #12]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a02      	ldr	r2, [pc, #8]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80025c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c6:	6013      	str	r3, [r2, #0]
 80025c8:	e014      	b.n	80025f4 <HAL_RCC_OscConfig+0x298>
 80025ca:	bf00      	nop
 80025cc:	40021000 	.word	0x40021000
 80025d0:	08008428 	.word	0x08008428
 80025d4:	20000004 	.word	0x20000004
 80025d8:	20000008 	.word	0x20000008
 80025dc:	4ba0      	ldr	r3, [pc, #640]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a9f      	ldr	r2, [pc, #636]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80025e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e6:	6013      	str	r3, [r2, #0]
 80025e8:	4b9d      	ldr	r3, [pc, #628]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a9c      	ldr	r2, [pc, #624]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80025ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d013      	beq.n	8002624 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fc:	f7ff fb5e 	bl	8001cbc <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002604:	f7ff fb5a 	bl	8001cbc <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b64      	cmp	r3, #100	@ 0x64
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e276      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002616:	4b92      	ldr	r3, [pc, #584]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0f0      	beq.n	8002604 <HAL_RCC_OscConfig+0x2a8>
 8002622:	e014      	b.n	800264e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002624:	f7ff fb4a 	bl	8001cbc <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800262c:	f7ff fb46 	bl	8001cbc <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b64      	cmp	r3, #100	@ 0x64
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e262      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800263e:	4b88      	ldr	r3, [pc, #544]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f0      	bne.n	800262c <HAL_RCC_OscConfig+0x2d0>
 800264a:	e000      	b.n	800264e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800264c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d060      	beq.n	800271c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	2b04      	cmp	r3, #4
 800265e:	d005      	beq.n	800266c <HAL_RCC_OscConfig+0x310>
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2b0c      	cmp	r3, #12
 8002664:	d119      	bne.n	800269a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d116      	bne.n	800269a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800266c:	4b7c      	ldr	r3, [pc, #496]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <HAL_RCC_OscConfig+0x328>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e23f      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002684:	4b76      	ldr	r3, [pc, #472]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	061b      	lsls	r3, r3, #24
 8002692:	4973      	ldr	r1, [pc, #460]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002694:	4313      	orrs	r3, r2
 8002696:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002698:	e040      	b.n	800271c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d023      	beq.n	80026ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a2:	4b6f      	ldr	r3, [pc, #444]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a6e      	ldr	r2, [pc, #440]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80026a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ae:	f7ff fb05 	bl	8001cbc <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b6:	f7ff fb01 	bl	8001cbc <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e21d      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026c8:	4b65      	ldr	r3, [pc, #404]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f0      	beq.n	80026b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d4:	4b62      	ldr	r3, [pc, #392]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	061b      	lsls	r3, r3, #24
 80026e2:	495f      	ldr	r1, [pc, #380]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	604b      	str	r3, [r1, #4]
 80026e8:	e018      	b.n	800271c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80026f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f6:	f7ff fae1 	bl	8001cbc <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026fe:	f7ff fadd 	bl	8001cbc <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e1f9      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002710:	4b53      	ldr	r3, [pc, #332]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1f0      	bne.n	80026fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0308 	and.w	r3, r3, #8
 8002724:	2b00      	cmp	r3, #0
 8002726:	d03c      	beq.n	80027a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d01c      	beq.n	800276a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002730:	4b4b      	ldr	r3, [pc, #300]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002732:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002736:	4a4a      	ldr	r2, [pc, #296]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7ff fabc 	bl	8001cbc <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002748:	f7ff fab8 	bl	8001cbc <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e1d4      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800275a:	4b41      	ldr	r3, [pc, #260]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 800275c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0ef      	beq.n	8002748 <HAL_RCC_OscConfig+0x3ec>
 8002768:	e01b      	b.n	80027a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800276a:	4b3d      	ldr	r3, [pc, #244]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 800276c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002770:	4a3b      	ldr	r2, [pc, #236]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002772:	f023 0301 	bic.w	r3, r3, #1
 8002776:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277a:	f7ff fa9f 	bl	8001cbc <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002782:	f7ff fa9b 	bl	8001cbc <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e1b7      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002794:	4b32      	ldr	r3, [pc, #200]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1ef      	bne.n	8002782 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 80a6 	beq.w	80028fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b0:	2300      	movs	r3, #0
 80027b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80027b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d10d      	bne.n	80027dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c0:	4b27      	ldr	r3, [pc, #156]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80027c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c4:	4a26      	ldr	r2, [pc, #152]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80027c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80027cc:	4b24      	ldr	r3, [pc, #144]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 80027ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d4:	60bb      	str	r3, [r7, #8]
 80027d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027d8:	2301      	movs	r3, #1
 80027da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027dc:	4b21      	ldr	r3, [pc, #132]	@ (8002864 <HAL_RCC_OscConfig+0x508>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d118      	bne.n	800281a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002864 <HAL_RCC_OscConfig+0x508>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002864 <HAL_RCC_OscConfig+0x508>)
 80027ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f4:	f7ff fa62 	bl	8001cbc <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027fc:	f7ff fa5e 	bl	8001cbc <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e17a      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800280e:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <HAL_RCC_OscConfig+0x508>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0f0      	beq.n	80027fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d108      	bne.n	8002834 <HAL_RCC_OscConfig+0x4d8>
 8002822:	4b0f      	ldr	r3, [pc, #60]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002828:	4a0d      	ldr	r2, [pc, #52]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 800282a:	f043 0301 	orr.w	r3, r3, #1
 800282e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002832:	e029      	b.n	8002888 <HAL_RCC_OscConfig+0x52c>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	2b05      	cmp	r3, #5
 800283a:	d115      	bne.n	8002868 <HAL_RCC_OscConfig+0x50c>
 800283c:	4b08      	ldr	r3, [pc, #32]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002842:	4a07      	ldr	r2, [pc, #28]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800284c:	4b04      	ldr	r3, [pc, #16]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 800284e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002852:	4a03      	ldr	r2, [pc, #12]	@ (8002860 <HAL_RCC_OscConfig+0x504>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800285c:	e014      	b.n	8002888 <HAL_RCC_OscConfig+0x52c>
 800285e:	bf00      	nop
 8002860:	40021000 	.word	0x40021000
 8002864:	40007000 	.word	0x40007000
 8002868:	4b9c      	ldr	r3, [pc, #624]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 800286a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286e:	4a9b      	ldr	r2, [pc, #620]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002870:	f023 0301 	bic.w	r3, r3, #1
 8002874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002878:	4b98      	ldr	r3, [pc, #608]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 800287a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287e:	4a97      	ldr	r2, [pc, #604]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002880:	f023 0304 	bic.w	r3, r3, #4
 8002884:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d016      	beq.n	80028be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002890:	f7ff fa14 	bl	8001cbc <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002896:	e00a      	b.n	80028ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002898:	f7ff fa10 	bl	8001cbc <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e12a      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ae:	4b8b      	ldr	r3, [pc, #556]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80028b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0ed      	beq.n	8002898 <HAL_RCC_OscConfig+0x53c>
 80028bc:	e015      	b.n	80028ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028be:	f7ff f9fd 	bl	8001cbc <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028c4:	e00a      	b.n	80028dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c6:	f7ff f9f9 	bl	8001cbc <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e113      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028dc:	4b7f      	ldr	r3, [pc, #508]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80028de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1ed      	bne.n	80028c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028ea:	7ffb      	ldrb	r3, [r7, #31]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d105      	bne.n	80028fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028f0:	4b7a      	ldr	r3, [pc, #488]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80028f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f4:	4a79      	ldr	r2, [pc, #484]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80028f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028fa:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 80fe 	beq.w	8002b02 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290a:	2b02      	cmp	r3, #2
 800290c:	f040 80d0 	bne.w	8002ab0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002910:	4b72      	ldr	r3, [pc, #456]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f003 0203 	and.w	r2, r3, #3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002920:	429a      	cmp	r2, r3
 8002922:	d130      	bne.n	8002986 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	3b01      	subs	r3, #1
 8002930:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002932:	429a      	cmp	r2, r3
 8002934:	d127      	bne.n	8002986 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002940:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002942:	429a      	cmp	r2, r3
 8002944:	d11f      	bne.n	8002986 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002950:	2a07      	cmp	r2, #7
 8002952:	bf14      	ite	ne
 8002954:	2201      	movne	r2, #1
 8002956:	2200      	moveq	r2, #0
 8002958:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800295a:	4293      	cmp	r3, r2
 800295c:	d113      	bne.n	8002986 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002968:	085b      	lsrs	r3, r3, #1
 800296a:	3b01      	subs	r3, #1
 800296c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800296e:	429a      	cmp	r2, r3
 8002970:	d109      	bne.n	8002986 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	085b      	lsrs	r3, r3, #1
 800297e:	3b01      	subs	r3, #1
 8002980:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002982:	429a      	cmp	r2, r3
 8002984:	d06e      	beq.n	8002a64 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	2b0c      	cmp	r3, #12
 800298a:	d069      	beq.n	8002a60 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800298c:	4b53      	ldr	r3, [pc, #332]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d105      	bne.n	80029a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002998:	4b50      	ldr	r3, [pc, #320]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e0ad      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029a8:	4b4c      	ldr	r3, [pc, #304]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a4b      	ldr	r2, [pc, #300]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80029ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029b4:	f7ff f982 	bl	8001cbc <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029bc:	f7ff f97e 	bl	8001cbc <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e09a      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029ce:	4b43      	ldr	r3, [pc, #268]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029da:	4b40      	ldr	r3, [pc, #256]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	4b40      	ldr	r3, [pc, #256]	@ (8002ae0 <HAL_RCC_OscConfig+0x784>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029ea:	3a01      	subs	r2, #1
 80029ec:	0112      	lsls	r2, r2, #4
 80029ee:	4311      	orrs	r1, r2
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029f4:	0212      	lsls	r2, r2, #8
 80029f6:	4311      	orrs	r1, r2
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029fc:	0852      	lsrs	r2, r2, #1
 80029fe:	3a01      	subs	r2, #1
 8002a00:	0552      	lsls	r2, r2, #21
 8002a02:	4311      	orrs	r1, r2
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a08:	0852      	lsrs	r2, r2, #1
 8002a0a:	3a01      	subs	r2, #1
 8002a0c:	0652      	lsls	r2, r2, #25
 8002a0e:	4311      	orrs	r1, r2
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a14:	0912      	lsrs	r2, r2, #4
 8002a16:	0452      	lsls	r2, r2, #17
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	4930      	ldr	r1, [pc, #192]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a20:	4b2e      	ldr	r3, [pc, #184]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a2d      	ldr	r2, [pc, #180]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a2a      	ldr	r2, [pc, #168]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a38:	f7ff f940 	bl	8001cbc <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a40:	f7ff f93c 	bl	8001cbc <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e058      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a52:	4b22      	ldr	r3, [pc, #136]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a5e:	e050      	b.n	8002b02 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e04f      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a64:	4b1d      	ldr	r3, [pc, #116]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d148      	bne.n	8002b02 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a70:	4b1a      	ldr	r3, [pc, #104]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a19      	ldr	r2, [pc, #100]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a7c:	4b17      	ldr	r3, [pc, #92]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	4a16      	ldr	r2, [pc, #88]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002a82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a88:	f7ff f918 	bl	8001cbc <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8e:	e008      	b.n	8002aa2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a90:	f7ff f914 	bl	8001cbc <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e030      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d0f0      	beq.n	8002a90 <HAL_RCC_OscConfig+0x734>
 8002aae:	e028      	b.n	8002b02 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	2b0c      	cmp	r3, #12
 8002ab4:	d023      	beq.n	8002afe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab6:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a08      	ldr	r2, [pc, #32]	@ (8002adc <HAL_RCC_OscConfig+0x780>)
 8002abc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ac0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac2:	f7ff f8fb 	bl	8001cbc <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac8:	e00c      	b.n	8002ae4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aca:	f7ff f8f7 	bl	8001cbc <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d905      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e013      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ae4:	4b09      	ldr	r3, [pc, #36]	@ (8002b0c <HAL_RCC_OscConfig+0x7b0>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1ec      	bne.n	8002aca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002af0:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <HAL_RCC_OscConfig+0x7b0>)
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	4905      	ldr	r1, [pc, #20]	@ (8002b0c <HAL_RCC_OscConfig+0x7b0>)
 8002af6:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <HAL_RCC_OscConfig+0x7b4>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	60cb      	str	r3, [r1, #12]
 8002afc:	e001      	b.n	8002b02 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e000      	b.n	8002b04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3720      	adds	r7, #32
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	feeefffc 	.word	0xfeeefffc

08002b14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0e7      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b28:	4b75      	ldr	r3, [pc, #468]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0307 	and.w	r3, r3, #7
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d910      	bls.n	8002b58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b72      	ldr	r3, [pc, #456]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 0207 	bic.w	r2, r3, #7
 8002b3e:	4970      	ldr	r1, [pc, #448]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b6e      	ldr	r3, [pc, #440]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e0cf      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d010      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	4b66      	ldr	r3, [pc, #408]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d908      	bls.n	8002b86 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b74:	4b63      	ldr	r3, [pc, #396]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	4960      	ldr	r1, [pc, #384]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d04c      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	2b03      	cmp	r3, #3
 8002b98:	d107      	bne.n	8002baa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b9a:	4b5a      	ldr	r3, [pc, #360]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d121      	bne.n	8002bea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e0a6      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d107      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bb2:	4b54      	ldr	r3, [pc, #336]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d115      	bne.n	8002bea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e09a      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bca:	4b4e      	ldr	r3, [pc, #312]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d109      	bne.n	8002bea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e08e      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bda:	4b4a      	ldr	r3, [pc, #296]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e086      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bea:	4b46      	ldr	r3, [pc, #280]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f023 0203 	bic.w	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4943      	ldr	r1, [pc, #268]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bfc:	f7ff f85e 	bl	8001cbc <HAL_GetTick>
 8002c00:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c02:	e00a      	b.n	8002c1a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c04:	f7ff f85a 	bl	8001cbc <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e06e      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 020c 	and.w	r2, r3, #12
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d1eb      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d010      	beq.n	8002c5a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	4b31      	ldr	r3, [pc, #196]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d208      	bcs.n	8002c5a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c48:	4b2e      	ldr	r3, [pc, #184]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	492b      	ldr	r1, [pc, #172]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c5a:	4b29      	ldr	r3, [pc, #164]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0307 	and.w	r3, r3, #7
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d210      	bcs.n	8002c8a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c68:	4b25      	ldr	r3, [pc, #148]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f023 0207 	bic.w	r2, r3, #7
 8002c70:	4923      	ldr	r1, [pc, #140]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c78:	4b21      	ldr	r3, [pc, #132]	@ (8002d00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d001      	beq.n	8002c8a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e036      	b.n	8002cf8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d008      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c96:	4b1b      	ldr	r3, [pc, #108]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	4918      	ldr	r1, [pc, #96]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d009      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cb4:	4b13      	ldr	r3, [pc, #76]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	4910      	ldr	r1, [pc, #64]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cc8:	f000 f824 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	4b0d      	ldr	r3, [pc, #52]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	091b      	lsrs	r3, r3, #4
 8002cd4:	f003 030f 	and.w	r3, r3, #15
 8002cd8:	490b      	ldr	r1, [pc, #44]	@ (8002d08 <HAL_RCC_ClockConfig+0x1f4>)
 8002cda:	5ccb      	ldrb	r3, [r1, r3]
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce4:	4a09      	ldr	r2, [pc, #36]	@ (8002d0c <HAL_RCC_ClockConfig+0x1f8>)
 8002ce6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ce8:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <HAL_RCC_ClockConfig+0x1fc>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fe faf9 	bl	80012e4 <HAL_InitTick>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cf6:	7afb      	ldrb	r3, [r7, #11]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40022000 	.word	0x40022000
 8002d04:	40021000 	.word	0x40021000
 8002d08:	08008428 	.word	0x08008428
 8002d0c:	20000004 	.word	0x20000004
 8002d10:	20000008 	.word	0x20000008

08002d14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b089      	sub	sp, #36	@ 0x24
 8002d18:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	61fb      	str	r3, [r7, #28]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d22:	4b3e      	ldr	r3, [pc, #248]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 030c 	and.w	r3, r3, #12
 8002d2a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d005      	beq.n	8002d48 <HAL_RCC_GetSysClockFreq+0x34>
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	2b0c      	cmp	r3, #12
 8002d40:	d121      	bne.n	8002d86 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d11e      	bne.n	8002d86 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d48:	4b34      	ldr	r3, [pc, #208]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0308 	and.w	r3, r3, #8
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d107      	bne.n	8002d64 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d54:	4b31      	ldr	r3, [pc, #196]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d5a:	0a1b      	lsrs	r3, r3, #8
 8002d5c:	f003 030f 	and.w	r3, r3, #15
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	e005      	b.n	8002d70 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d64:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	091b      	lsrs	r3, r3, #4
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d70:	4a2b      	ldr	r2, [pc, #172]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d78:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d10d      	bne.n	8002d9c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d84:	e00a      	b.n	8002d9c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d102      	bne.n	8002d92 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d8c:	4b25      	ldr	r3, [pc, #148]	@ (8002e24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d8e:	61bb      	str	r3, [r7, #24]
 8002d90:	e004      	b.n	8002d9c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	2b08      	cmp	r3, #8
 8002d96:	d101      	bne.n	8002d9c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d98:	4b23      	ldr	r3, [pc, #140]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d9a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	2b0c      	cmp	r3, #12
 8002da0:	d134      	bne.n	8002e0c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002da2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d003      	beq.n	8002dba <HAL_RCC_GetSysClockFreq+0xa6>
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b03      	cmp	r3, #3
 8002db6:	d003      	beq.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xac>
 8002db8:	e005      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002dba:	4b1a      	ldr	r3, [pc, #104]	@ (8002e24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002dbc:	617b      	str	r3, [r7, #20]
      break;
 8002dbe:	e005      	b.n	8002dcc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002dc0:	4b19      	ldr	r3, [pc, #100]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002dc2:	617b      	str	r3, [r7, #20]
      break;
 8002dc4:	e002      	b.n	8002dcc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	617b      	str	r3, [r7, #20]
      break;
 8002dca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dcc:	4b13      	ldr	r3, [pc, #76]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	091b      	lsrs	r3, r3, #4
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dda:	4b10      	ldr	r3, [pc, #64]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	0a1b      	lsrs	r3, r3, #8
 8002de0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	fb03 f202 	mul.w	r2, r3, r2
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002df2:	4b0a      	ldr	r3, [pc, #40]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	0e5b      	lsrs	r3, r3, #25
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e0c:	69bb      	ldr	r3, [r7, #24]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3724      	adds	r7, #36	@ 0x24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	08008440 	.word	0x08008440
 8002e24:	00f42400 	.word	0x00f42400
 8002e28:	007a1200 	.word	0x007a1200

08002e2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e30:	4b03      	ldr	r3, [pc, #12]	@ (8002e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e32:	681b      	ldr	r3, [r3, #0]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	20000004 	.word	0x20000004

08002e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e48:	f7ff fff0 	bl	8002e2c <HAL_RCC_GetHCLKFreq>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	4904      	ldr	r1, [pc, #16]	@ (8002e6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e5a:	5ccb      	ldrb	r3, [r1, r3]
 8002e5c:	f003 031f 	and.w	r3, r3, #31
 8002e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	08008438 	.word	0x08008438

08002e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e74:	f7ff ffda 	bl	8002e2c <HAL_RCC_GetHCLKFreq>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	4b06      	ldr	r3, [pc, #24]	@ (8002e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	0adb      	lsrs	r3, r3, #11
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	4904      	ldr	r1, [pc, #16]	@ (8002e98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e86:	5ccb      	ldrb	r3, [r1, r3]
 8002e88:	f003 031f 	and.w	r3, r3, #31
 8002e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	40021000 	.word	0x40021000
 8002e98:	08008438 	.word	0x08008438

08002e9c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	220f      	movs	r2, #15
 8002eaa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002eac:	4b12      	ldr	r3, [pc, #72]	@ (8002ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 0203 	and.w	r2, r3, #3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002ed0:	4b09      	ldr	r3, [pc, #36]	@ (8002ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	08db      	lsrs	r3, r3, #3
 8002ed6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002ede:	4b07      	ldr	r3, [pc, #28]	@ (8002efc <HAL_RCC_GetClockConfig+0x60>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0207 	and.w	r2, r3, #7
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	601a      	str	r2, [r3, #0]
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	40022000 	.word	0x40022000

08002f00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f08:	2300      	movs	r3, #0
 8002f0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8002fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002f18:	f7ff f9bc 	bl	8002294 <HAL_PWREx_GetVoltageRange>
 8002f1c:	6178      	str	r0, [r7, #20]
 8002f1e:	e014      	b.n	8002f4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f20:	4b25      	ldr	r3, [pc, #148]	@ (8002fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f24:	4a24      	ldr	r2, [pc, #144]	@ (8002fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f2c:	4b22      	ldr	r3, [pc, #136]	@ (8002fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f38:	f7ff f9ac 	bl	8002294 <HAL_PWREx_GetVoltageRange>
 8002f3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f42:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f48:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f50:	d10b      	bne.n	8002f6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b80      	cmp	r3, #128	@ 0x80
 8002f56:	d919      	bls.n	8002f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f5c:	d902      	bls.n	8002f64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f5e:	2302      	movs	r3, #2
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	e013      	b.n	8002f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f64:	2301      	movs	r3, #1
 8002f66:	613b      	str	r3, [r7, #16]
 8002f68:	e010      	b.n	8002f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b80      	cmp	r3, #128	@ 0x80
 8002f6e:	d902      	bls.n	8002f76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f70:	2303      	movs	r3, #3
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	e00a      	b.n	8002f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b80      	cmp	r3, #128	@ 0x80
 8002f7a:	d102      	bne.n	8002f82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	613b      	str	r3, [r7, #16]
 8002f80:	e004      	b.n	8002f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b70      	cmp	r3, #112	@ 0x70
 8002f86:	d101      	bne.n	8002f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f88:	2301      	movs	r3, #1
 8002f8a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f023 0207 	bic.w	r2, r3, #7
 8002f94:	4909      	ldr	r1, [pc, #36]	@ (8002fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f9c:	4b07      	ldr	r3, [pc, #28]	@ (8002fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d001      	beq.n	8002fae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	40022000 	.word	0x40022000

08002fc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fc8:	2300      	movs	r3, #0
 8002fca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fcc:	2300      	movs	r3, #0
 8002fce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d041      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fe0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fe4:	d02a      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002fe6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fea:	d824      	bhi.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ff0:	d008      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ff2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ff6:	d81e      	bhi.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002ffc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003000:	d010      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003002:	e018      	b.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003004:	4b86      	ldr	r3, [pc, #536]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	4a85      	ldr	r2, [pc, #532]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800300e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003010:	e015      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	3304      	adds	r3, #4
 8003016:	2100      	movs	r1, #0
 8003018:	4618      	mov	r0, r3
 800301a:	f000 fabb 	bl	8003594 <RCCEx_PLLSAI1_Config>
 800301e:	4603      	mov	r3, r0
 8003020:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003022:	e00c      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3320      	adds	r3, #32
 8003028:	2100      	movs	r1, #0
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fba6 	bl	800377c <RCCEx_PLLSAI2_Config>
 8003030:	4603      	mov	r3, r0
 8003032:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003034:	e003      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	74fb      	strb	r3, [r7, #19]
      break;
 800303a:	e000      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800303c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800303e:	7cfb      	ldrb	r3, [r7, #19]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10b      	bne.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003044:	4b76      	ldr	r3, [pc, #472]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003052:	4973      	ldr	r1, [pc, #460]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003054:	4313      	orrs	r3, r2
 8003056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800305a:	e001      	b.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800305c:	7cfb      	ldrb	r3, [r7, #19]
 800305e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d041      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003070:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003074:	d02a      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003076:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800307a:	d824      	bhi.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800307c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003080:	d008      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003082:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003086:	d81e      	bhi.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00a      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800308c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003090:	d010      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003092:	e018      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003094:	4b62      	ldr	r3, [pc, #392]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	4a61      	ldr	r2, [pc, #388]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800309a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800309e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030a0:	e015      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3304      	adds	r3, #4
 80030a6:	2100      	movs	r1, #0
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fa73 	bl	8003594 <RCCEx_PLLSAI1_Config>
 80030ae:	4603      	mov	r3, r0
 80030b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030b2:	e00c      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	3320      	adds	r3, #32
 80030b8:	2100      	movs	r1, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 fb5e 	bl	800377c <RCCEx_PLLSAI2_Config>
 80030c0:	4603      	mov	r3, r0
 80030c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030c4:	e003      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	74fb      	strb	r3, [r7, #19]
      break;
 80030ca:	e000      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80030cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030ce:	7cfb      	ldrb	r3, [r7, #19]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10b      	bne.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030d4:	4b52      	ldr	r3, [pc, #328]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030e2:	494f      	ldr	r1, [pc, #316]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80030ea:	e001      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ec:	7cfb      	ldrb	r3, [r7, #19]
 80030ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f000 80a0 	beq.w	800323e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030fe:	2300      	movs	r3, #0
 8003100:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003102:	4b47      	ldr	r3, [pc, #284]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800310e:	2301      	movs	r3, #1
 8003110:	e000      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003112:	2300      	movs	r3, #0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00d      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003118:	4b41      	ldr	r3, [pc, #260]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800311a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311c:	4a40      	ldr	r2, [pc, #256]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800311e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003122:	6593      	str	r3, [r2, #88]	@ 0x58
 8003124:	4b3e      	ldr	r3, [pc, #248]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003130:	2301      	movs	r3, #1
 8003132:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003134:	4b3b      	ldr	r3, [pc, #236]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a3a      	ldr	r2, [pc, #232]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800313a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800313e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003140:	f7fe fdbc 	bl	8001cbc <HAL_GetTick>
 8003144:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003146:	e009      	b.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003148:	f7fe fdb8 	bl	8001cbc <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d902      	bls.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	74fb      	strb	r3, [r7, #19]
        break;
 800315a:	e005      	b.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800315c:	4b31      	ldr	r3, [pc, #196]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0ef      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003168:	7cfb      	ldrb	r3, [r7, #19]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d15c      	bne.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800316e:	4b2c      	ldr	r3, [pc, #176]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003174:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003178:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d01f      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	429a      	cmp	r2, r3
 800318a:	d019      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800318c:	4b24      	ldr	r3, [pc, #144]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003196:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003198:	4b21      	ldr	r3, [pc, #132]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800319a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319e:	4a20      	ldr	r2, [pc, #128]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031b8:	4a19      	ldr	r2, [pc, #100]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d016      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ca:	f7fe fd77 	bl	8001cbc <HAL_GetTick>
 80031ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031d0:	e00b      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d2:	f7fe fd73 	bl	8001cbc <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d902      	bls.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	74fb      	strb	r3, [r7, #19]
            break;
 80031e8:	e006      	b.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0ec      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80031f8:	7cfb      	ldrb	r3, [r7, #19]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10c      	bne.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031fe:	4b08      	ldr	r3, [pc, #32]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003204:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800320e:	4904      	ldr	r1, [pc, #16]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003210:	4313      	orrs	r3, r2
 8003212:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003216:	e009      	b.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003218:	7cfb      	ldrb	r3, [r7, #19]
 800321a:	74bb      	strb	r3, [r7, #18]
 800321c:	e006      	b.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800321e:	bf00      	nop
 8003220:	40021000 	.word	0x40021000
 8003224:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003228:	7cfb      	ldrb	r3, [r7, #19]
 800322a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800322c:	7c7b      	ldrb	r3, [r7, #17]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d105      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003232:	4b9e      	ldr	r3, [pc, #632]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003236:	4a9d      	ldr	r2, [pc, #628]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003238:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800323c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800324a:	4b98      	ldr	r3, [pc, #608]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003250:	f023 0203 	bic.w	r2, r3, #3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003258:	4994      	ldr	r1, [pc, #592]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325a:	4313      	orrs	r3, r2
 800325c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00a      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800326c:	4b8f      	ldr	r3, [pc, #572]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003272:	f023 020c 	bic.w	r2, r3, #12
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800327a:	498c      	ldr	r1, [pc, #560]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327c:	4313      	orrs	r3, r2
 800327e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0304 	and.w	r3, r3, #4
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800328e:	4b87      	ldr	r3, [pc, #540]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003294:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	4983      	ldr	r1, [pc, #524]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00a      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032b0:	4b7e      	ldr	r3, [pc, #504]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032be:	497b      	ldr	r1, [pc, #492]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0310 	and.w	r3, r3, #16
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032d2:	4b76      	ldr	r3, [pc, #472]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e0:	4972      	ldr	r1, [pc, #456]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0320 	and.w	r3, r3, #32
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00a      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032f4:	4b6d      	ldr	r3, [pc, #436]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003302:	496a      	ldr	r1, [pc, #424]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00a      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003316:	4b65      	ldr	r3, [pc, #404]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003324:	4961      	ldr	r1, [pc, #388]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003326:	4313      	orrs	r3, r2
 8003328:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00a      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003338:	4b5c      	ldr	r3, [pc, #368]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003346:	4959      	ldr	r1, [pc, #356]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800335a:	4b54      	ldr	r3, [pc, #336]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800335c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003360:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003368:	4950      	ldr	r1, [pc, #320]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800336a:	4313      	orrs	r3, r2
 800336c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00a      	beq.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800337c:	4b4b      	ldr	r3, [pc, #300]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800337e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003382:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800338a:	4948      	ldr	r1, [pc, #288]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800339e:	4b43      	ldr	r3, [pc, #268]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ac:	493f      	ldr	r1, [pc, #252]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d028      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033c0:	4b3a      	ldr	r3, [pc, #232]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033ce:	4937      	ldr	r1, [pc, #220]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033de:	d106      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033e0:	4b32      	ldr	r3, [pc, #200]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	4a31      	ldr	r2, [pc, #196]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033ea:	60d3      	str	r3, [r2, #12]
 80033ec:	e011      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033f6:	d10c      	bne.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3304      	adds	r3, #4
 80033fc:	2101      	movs	r1, #1
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 f8c8 	bl	8003594 <RCCEx_PLLSAI1_Config>
 8003404:	4603      	mov	r3, r0
 8003406:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003408:	7cfb      	ldrb	r3, [r7, #19]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800340e:	7cfb      	ldrb	r3, [r7, #19]
 8003410:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d028      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800341e:	4b23      	ldr	r3, [pc, #140]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003424:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342c:	491f      	ldr	r1, [pc, #124]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800342e:	4313      	orrs	r3, r2
 8003430:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003438:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800343c:	d106      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800343e:	4b1b      	ldr	r3, [pc, #108]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	4a1a      	ldr	r2, [pc, #104]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003444:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003448:	60d3      	str	r3, [r2, #12]
 800344a:	e011      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003450:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003454:	d10c      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3304      	adds	r3, #4
 800345a:	2101      	movs	r1, #1
 800345c:	4618      	mov	r0, r3
 800345e:	f000 f899 	bl	8003594 <RCCEx_PLLSAI1_Config>
 8003462:	4603      	mov	r3, r0
 8003464:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003466:	7cfb      	ldrb	r3, [r7, #19]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800346c:	7cfb      	ldrb	r3, [r7, #19]
 800346e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d02b      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800347c:	4b0b      	ldr	r3, [pc, #44]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800347e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003482:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800348a:	4908      	ldr	r1, [pc, #32]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800348c:	4313      	orrs	r3, r2
 800348e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003496:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800349a:	d109      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800349c:	4b03      	ldr	r3, [pc, #12]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	4a02      	ldr	r2, [pc, #8]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034a6:	60d3      	str	r3, [r2, #12]
 80034a8:	e014      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	3304      	adds	r3, #4
 80034be:	2101      	movs	r1, #1
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 f867 	bl	8003594 <RCCEx_PLLSAI1_Config>
 80034c6:	4603      	mov	r3, r0
 80034c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034ca:	7cfb      	ldrb	r3, [r7, #19]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80034d0:	7cfb      	ldrb	r3, [r7, #19]
 80034d2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d02f      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034ee:	4928      	ldr	r1, [pc, #160]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034fe:	d10d      	bne.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3304      	adds	r3, #4
 8003504:	2102      	movs	r1, #2
 8003506:	4618      	mov	r0, r3
 8003508:	f000 f844 	bl	8003594 <RCCEx_PLLSAI1_Config>
 800350c:	4603      	mov	r3, r0
 800350e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003510:	7cfb      	ldrb	r3, [r7, #19]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d014      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003516:	7cfb      	ldrb	r3, [r7, #19]
 8003518:	74bb      	strb	r3, [r7, #18]
 800351a:	e011      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003520:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003524:	d10c      	bne.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	3320      	adds	r3, #32
 800352a:	2102      	movs	r1, #2
 800352c:	4618      	mov	r0, r3
 800352e:	f000 f925 	bl	800377c <RCCEx_PLLSAI2_Config>
 8003532:	4603      	mov	r3, r0
 8003534:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003536:	7cfb      	ldrb	r3, [r7, #19]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800353c:	7cfb      	ldrb	r3, [r7, #19]
 800353e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800354c:	4b10      	ldr	r3, [pc, #64]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003552:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800355a:	490d      	ldr	r1, [pc, #52]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00b      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800356e:	4b08      	ldr	r3, [pc, #32]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003574:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800357e:	4904      	ldr	r1, [pc, #16]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003580:	4313      	orrs	r3, r2
 8003582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003586:	7cbb      	ldrb	r3, [r7, #18]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	40021000 	.word	0x40021000

08003594 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035a2:	4b75      	ldr	r3, [pc, #468]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d018      	beq.n	80035e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80035ae:	4b72      	ldr	r3, [pc, #456]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f003 0203 	and.w	r2, r3, #3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d10d      	bne.n	80035da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
       ||
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80035c6:	4b6c      	ldr	r3, [pc, #432]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	091b      	lsrs	r3, r3, #4
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	1c5a      	adds	r2, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
       ||
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d047      	beq.n	800366a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	73fb      	strb	r3, [r7, #15]
 80035de:	e044      	b.n	800366a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2b03      	cmp	r3, #3
 80035e6:	d018      	beq.n	800361a <RCCEx_PLLSAI1_Config+0x86>
 80035e8:	2b03      	cmp	r3, #3
 80035ea:	d825      	bhi.n	8003638 <RCCEx_PLLSAI1_Config+0xa4>
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d002      	beq.n	80035f6 <RCCEx_PLLSAI1_Config+0x62>
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d009      	beq.n	8003608 <RCCEx_PLLSAI1_Config+0x74>
 80035f4:	e020      	b.n	8003638 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035f6:	4b60      	ldr	r3, [pc, #384]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d11d      	bne.n	800363e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003606:	e01a      	b.n	800363e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003608:	4b5b      	ldr	r3, [pc, #364]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003610:	2b00      	cmp	r3, #0
 8003612:	d116      	bne.n	8003642 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003618:	e013      	b.n	8003642 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800361a:	4b57      	ldr	r3, [pc, #348]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d10f      	bne.n	8003646 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003626:	4b54      	ldr	r3, [pc, #336]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d109      	bne.n	8003646 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003636:	e006      	b.n	8003646 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	73fb      	strb	r3, [r7, #15]
      break;
 800363c:	e004      	b.n	8003648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800363e:	bf00      	nop
 8003640:	e002      	b.n	8003648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003642:	bf00      	nop
 8003644:	e000      	b.n	8003648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003646:	bf00      	nop
    }

    if(status == HAL_OK)
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10d      	bne.n	800366a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800364e:	4b4a      	ldr	r3, [pc, #296]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6819      	ldr	r1, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	3b01      	subs	r3, #1
 8003660:	011b      	lsls	r3, r3, #4
 8003662:	430b      	orrs	r3, r1
 8003664:	4944      	ldr	r1, [pc, #272]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003666:	4313      	orrs	r3, r2
 8003668:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800366a:	7bfb      	ldrb	r3, [r7, #15]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d17d      	bne.n	800376c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003670:	4b41      	ldr	r3, [pc, #260]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a40      	ldr	r2, [pc, #256]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003676:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800367a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800367c:	f7fe fb1e 	bl	8001cbc <HAL_GetTick>
 8003680:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003682:	e009      	b.n	8003698 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003684:	f7fe fb1a 	bl	8001cbc <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d902      	bls.n	8003698 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	73fb      	strb	r3, [r7, #15]
        break;
 8003696:	e005      	b.n	80036a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003698:	4b37      	ldr	r3, [pc, #220]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1ef      	bne.n	8003684 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d160      	bne.n	800376c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d111      	bne.n	80036d4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036b0:	4b31      	ldr	r3, [pc, #196]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80036b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	6892      	ldr	r2, [r2, #8]
 80036c0:	0211      	lsls	r1, r2, #8
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	68d2      	ldr	r2, [r2, #12]
 80036c6:	0912      	lsrs	r2, r2, #4
 80036c8:	0452      	lsls	r2, r2, #17
 80036ca:	430a      	orrs	r2, r1
 80036cc:	492a      	ldr	r1, [pc, #168]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	610b      	str	r3, [r1, #16]
 80036d2:	e027      	b.n	8003724 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d112      	bne.n	8003700 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036da:	4b27      	ldr	r3, [pc, #156]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80036e2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6892      	ldr	r2, [r2, #8]
 80036ea:	0211      	lsls	r1, r2, #8
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6912      	ldr	r2, [r2, #16]
 80036f0:	0852      	lsrs	r2, r2, #1
 80036f2:	3a01      	subs	r2, #1
 80036f4:	0552      	lsls	r2, r2, #21
 80036f6:	430a      	orrs	r2, r1
 80036f8:	491f      	ldr	r1, [pc, #124]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	610b      	str	r3, [r1, #16]
 80036fe:	e011      	b.n	8003724 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003700:	4b1d      	ldr	r3, [pc, #116]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003708:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6892      	ldr	r2, [r2, #8]
 8003710:	0211      	lsls	r1, r2, #8
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6952      	ldr	r2, [r2, #20]
 8003716:	0852      	lsrs	r2, r2, #1
 8003718:	3a01      	subs	r2, #1
 800371a:	0652      	lsls	r2, r2, #25
 800371c:	430a      	orrs	r2, r1
 800371e:	4916      	ldr	r1, [pc, #88]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003720:	4313      	orrs	r3, r2
 8003722:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003724:	4b14      	ldr	r3, [pc, #80]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a13      	ldr	r2, [pc, #76]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800372a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800372e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003730:	f7fe fac4 	bl	8001cbc <HAL_GetTick>
 8003734:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003736:	e009      	b.n	800374c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003738:	f7fe fac0 	bl	8001cbc <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d902      	bls.n	800374c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	73fb      	strb	r3, [r7, #15]
          break;
 800374a:	e005      	b.n	8003758 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800374c:	4b0a      	ldr	r3, [pc, #40]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ef      	beq.n	8003738 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d106      	bne.n	800376c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800375e:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003760:	691a      	ldr	r2, [r3, #16]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	4904      	ldr	r1, [pc, #16]	@ (8003778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003768:	4313      	orrs	r3, r2
 800376a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800376c:	7bfb      	ldrb	r3, [r7, #15]
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000

0800377c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003786:	2300      	movs	r3, #0
 8003788:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800378a:	4b6a      	ldr	r3, [pc, #424]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d018      	beq.n	80037c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003796:	4b67      	ldr	r3, [pc, #412]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f003 0203 	and.w	r2, r3, #3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d10d      	bne.n	80037c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
       ||
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d009      	beq.n	80037c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80037ae:	4b61      	ldr	r3, [pc, #388]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	091b      	lsrs	r3, r3, #4
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	1c5a      	adds	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
       ||
 80037be:	429a      	cmp	r2, r3
 80037c0:	d047      	beq.n	8003852 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	73fb      	strb	r3, [r7, #15]
 80037c6:	e044      	b.n	8003852 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d018      	beq.n	8003802 <RCCEx_PLLSAI2_Config+0x86>
 80037d0:	2b03      	cmp	r3, #3
 80037d2:	d825      	bhi.n	8003820 <RCCEx_PLLSAI2_Config+0xa4>
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d002      	beq.n	80037de <RCCEx_PLLSAI2_Config+0x62>
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d009      	beq.n	80037f0 <RCCEx_PLLSAI2_Config+0x74>
 80037dc:	e020      	b.n	8003820 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037de:	4b55      	ldr	r3, [pc, #340]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d11d      	bne.n	8003826 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037ee:	e01a      	b.n	8003826 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037f0:	4b50      	ldr	r3, [pc, #320]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d116      	bne.n	800382a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003800:	e013      	b.n	800382a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003802:	4b4c      	ldr	r3, [pc, #304]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10f      	bne.n	800382e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800380e:	4b49      	ldr	r3, [pc, #292]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d109      	bne.n	800382e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800381e:	e006      	b.n	800382e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
      break;
 8003824:	e004      	b.n	8003830 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003826:	bf00      	nop
 8003828:	e002      	b.n	8003830 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800382a:	bf00      	nop
 800382c:	e000      	b.n	8003830 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800382e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10d      	bne.n	8003852 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003836:	4b3f      	ldr	r3, [pc, #252]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6819      	ldr	r1, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	3b01      	subs	r3, #1
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	430b      	orrs	r3, r1
 800384c:	4939      	ldr	r1, [pc, #228]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800384e:	4313      	orrs	r3, r2
 8003850:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003852:	7bfb      	ldrb	r3, [r7, #15]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d167      	bne.n	8003928 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003858:	4b36      	ldr	r3, [pc, #216]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a35      	ldr	r2, [pc, #212]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800385e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003862:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003864:	f7fe fa2a 	bl	8001cbc <HAL_GetTick>
 8003868:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800386a:	e009      	b.n	8003880 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800386c:	f7fe fa26 	bl	8001cbc <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d902      	bls.n	8003880 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	73fb      	strb	r3, [r7, #15]
        break;
 800387e:	e005      	b.n	800388c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003880:	4b2c      	ldr	r3, [pc, #176]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1ef      	bne.n	800386c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800388c:	7bfb      	ldrb	r3, [r7, #15]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d14a      	bne.n	8003928 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d111      	bne.n	80038bc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003898:	4b26      	ldr	r3, [pc, #152]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80038a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6892      	ldr	r2, [r2, #8]
 80038a8:	0211      	lsls	r1, r2, #8
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	68d2      	ldr	r2, [r2, #12]
 80038ae:	0912      	lsrs	r2, r2, #4
 80038b0:	0452      	lsls	r2, r2, #17
 80038b2:	430a      	orrs	r2, r1
 80038b4:	491f      	ldr	r1, [pc, #124]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	614b      	str	r3, [r1, #20]
 80038ba:	e011      	b.n	80038e0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80038c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6892      	ldr	r2, [r2, #8]
 80038cc:	0211      	lsls	r1, r2, #8
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6912      	ldr	r2, [r2, #16]
 80038d2:	0852      	lsrs	r2, r2, #1
 80038d4:	3a01      	subs	r2, #1
 80038d6:	0652      	lsls	r2, r2, #25
 80038d8:	430a      	orrs	r2, r1
 80038da:	4916      	ldr	r1, [pc, #88]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80038e0:	4b14      	ldr	r3, [pc, #80]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a13      	ldr	r2, [pc, #76]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ec:	f7fe f9e6 	bl	8001cbc <HAL_GetTick>
 80038f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038f2:	e009      	b.n	8003908 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038f4:	f7fe f9e2 	bl	8001cbc <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d902      	bls.n	8003908 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	73fb      	strb	r3, [r7, #15]
          break;
 8003906:	e005      	b.n	8003914 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003908:	4b0a      	ldr	r3, [pc, #40]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0ef      	beq.n	80038f4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800391a:	4b06      	ldr	r3, [pc, #24]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800391c:	695a      	ldr	r2, [r3, #20]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	4904      	ldr	r1, [pc, #16]	@ (8003934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003924:	4313      	orrs	r3, r2
 8003926:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003928:	7bfb      	ldrb	r3, [r7, #15]
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	40021000 	.word	0x40021000

08003938 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e095      	b.n	8003a76 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394e:	2b00      	cmp	r3, #0
 8003950:	d108      	bne.n	8003964 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800395a:	d009      	beq.n	8003970 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	61da      	str	r2, [r3, #28]
 8003962:	e005      	b.n	8003970 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d106      	bne.n	8003990 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7fd fbd2 	bl	8001134 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2202      	movs	r2, #2
 8003994:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039a6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039b0:	d902      	bls.n	80039b8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60fb      	str	r3, [r7, #12]
 80039b6:	e002      	b.n	80039be <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80039b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039bc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80039c6:	d007      	beq.n	80039d8 <HAL_SPI_Init+0xa0>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039d0:	d002      	beq.n	80039d8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039e8:	431a      	orrs	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	431a      	orrs	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1a:	ea42 0103 	orr.w	r1, r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a22:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	0c1b      	lsrs	r3, r3, #16
 8003a34:	f003 0204 	and.w	r2, r3, #4
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	431a      	orrs	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a54:	ea42 0103 	orr.w	r1, r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b088      	sub	sp, #32
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	60f8      	str	r0, [r7, #12]
 8003a86:	60b9      	str	r1, [r7, #8]
 8003a88:	603b      	str	r3, [r7, #0]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a8e:	f7fe f915 	bl	8001cbc <HAL_GetTick>
 8003a92:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a94:	88fb      	ldrh	r3, [r7, #6]
 8003a96:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d001      	beq.n	8003aa8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	e15c      	b.n	8003d62 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d002      	beq.n	8003ab4 <HAL_SPI_Transmit+0x36>
 8003aae:	88fb      	ldrh	r3, [r7, #6]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e154      	b.n	8003d62 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d101      	bne.n	8003ac6 <HAL_SPI_Transmit+0x48>
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	e14d      	b.n	8003d62 <HAL_SPI_Transmit+0x2e4>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2203      	movs	r2, #3
 8003ad2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	88fa      	ldrh	r2, [r7, #6]
 8003ae6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	88fa      	ldrh	r2, [r7, #6]
 8003aec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b18:	d10f      	bne.n	8003b3a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b38:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b44:	2b40      	cmp	r3, #64	@ 0x40
 8003b46:	d007      	beq.n	8003b58 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b60:	d952      	bls.n	8003c08 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <HAL_SPI_Transmit+0xf2>
 8003b6a:	8b7b      	ldrh	r3, [r7, #26]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d145      	bne.n	8003bfc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b74:	881a      	ldrh	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b80:	1c9a      	adds	r2, r3, #2
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b94:	e032      	b.n	8003bfc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d112      	bne.n	8003bca <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba8:	881a      	ldrh	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb4:	1c9a      	adds	r2, r3, #2
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bc8:	e018      	b.n	8003bfc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bca:	f7fe f877 	bl	8001cbc <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d803      	bhi.n	8003be2 <HAL_SPI_Transmit+0x164>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003be0:	d102      	bne.n	8003be8 <HAL_SPI_Transmit+0x16a>
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d109      	bne.n	8003bfc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e0b2      	b.n	8003d62 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1c7      	bne.n	8003b96 <HAL_SPI_Transmit+0x118>
 8003c06:	e083      	b.n	8003d10 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d002      	beq.n	8003c16 <HAL_SPI_Transmit+0x198>
 8003c10:	8b7b      	ldrh	r3, [r7, #26]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d177      	bne.n	8003d06 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d912      	bls.n	8003c46 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c24:	881a      	ldrh	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c30:	1c9a      	adds	r2, r3, #2
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b02      	subs	r3, #2
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c44:	e05f      	b.n	8003d06 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	330c      	adds	r3, #12
 8003c50:	7812      	ldrb	r2, [r2, #0]
 8003c52:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	3b01      	subs	r3, #1
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003c6c:	e04b      	b.n	8003d06 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d12b      	bne.n	8003cd4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d912      	bls.n	8003cac <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8a:	881a      	ldrh	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c96:	1c9a      	adds	r2, r3, #2
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	3b02      	subs	r3, #2
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003caa:	e02c      	b.n	8003d06 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	330c      	adds	r3, #12
 8003cb6:	7812      	ldrb	r2, [r2, #0]
 8003cb8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cbe:	1c5a      	adds	r2, r3, #1
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cd2:	e018      	b.n	8003d06 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cd4:	f7fd fff2 	bl	8001cbc <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d803      	bhi.n	8003cec <HAL_SPI_Transmit+0x26e>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cea:	d102      	bne.n	8003cf2 <HAL_SPI_Transmit+0x274>
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d109      	bne.n	8003d06 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e02d      	b.n	8003d62 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1ae      	bne.n	8003c6e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d10:	69fa      	ldr	r2, [r7, #28]
 8003d12:	6839      	ldr	r1, [r7, #0]
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 f947 	bl	8003fa8 <SPI_EndRxTxTransaction>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d002      	beq.n	8003d26 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2220      	movs	r2, #32
 8003d24:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10a      	bne.n	8003d44 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d2e:	2300      	movs	r3, #0
 8003d30:	617b      	str	r3, [r7, #20]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	617b      	str	r3, [r7, #20]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e000      	b.n	8003d62 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003d60:	2300      	movs	r3, #0
  }
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3720      	adds	r7, #32
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
	...

08003d6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	603b      	str	r3, [r7, #0]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d7c:	f7fd ff9e 	bl	8001cbc <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d84:	1a9b      	subs	r3, r3, r2
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	4413      	add	r3, r2
 8003d8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d8c:	f7fd ff96 	bl	8001cbc <HAL_GetTick>
 8003d90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d92:	4b39      	ldr	r3, [pc, #228]	@ (8003e78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	015b      	lsls	r3, r3, #5
 8003d98:	0d1b      	lsrs	r3, r3, #20
 8003d9a:	69fa      	ldr	r2, [r7, #28]
 8003d9c:	fb02 f303 	mul.w	r3, r2, r3
 8003da0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003da2:	e055      	b.n	8003e50 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003daa:	d051      	beq.n	8003e50 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dac:	f7fd ff86 	bl	8001cbc <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	69fa      	ldr	r2, [r7, #28]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d902      	bls.n	8003dc2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d13d      	bne.n	8003e3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003dd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dda:	d111      	bne.n	8003e00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003de4:	d004      	beq.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dee:	d107      	bne.n	8003e00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e08:	d10f      	bne.n	8003e2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e18:	601a      	str	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e018      	b.n	8003e70 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d102      	bne.n	8003e4a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	e002      	b.n	8003e50 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	bf0c      	ite	eq
 8003e60:	2301      	moveq	r3, #1
 8003e62:	2300      	movne	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	461a      	mov	r2, r3
 8003e68:	79fb      	ldrb	r3, [r7, #7]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d19a      	bne.n	8003da4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3720      	adds	r7, #32
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	20000004 	.word	0x20000004

08003e7c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b08a      	sub	sp, #40	@ 0x28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
 8003e88:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e8e:	f7fd ff15 	bl	8001cbc <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e96:	1a9b      	subs	r3, r3, r2
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003e9e:	f7fd ff0d 	bl	8001cbc <HAL_GetTick>
 8003ea2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	330c      	adds	r3, #12
 8003eaa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003eac:	4b3d      	ldr	r3, [pc, #244]	@ (8003fa4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	00da      	lsls	r2, r3, #3
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	0d1b      	lsrs	r3, r3, #20
 8003ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ebe:	fb02 f303 	mul.w	r3, r2, r3
 8003ec2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ec4:	e061      	b.n	8003f8a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ecc:	d107      	bne.n	8003ede <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d104      	bne.n	8003ede <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003edc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ee4:	d051      	beq.n	8003f8a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ee6:	f7fd fee9 	bl	8001cbc <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d902      	bls.n	8003efc <SPI_WaitFifoStateUntilTimeout+0x80>
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d13d      	bne.n	8003f78 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f0a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f14:	d111      	bne.n	8003f3a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f1e:	d004      	beq.n	8003f2a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f28:	d107      	bne.n	8003f3a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f38:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f42:	d10f      	bne.n	8003f64 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f62:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e011      	b.n	8003f9c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d102      	bne.n	8003f84 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f82:	e002      	b.n	8003f8a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689a      	ldr	r2, [r3, #8]
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	4013      	ands	r3, r2
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d195      	bne.n	8003ec6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3728      	adds	r7, #40	@ 0x28
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	20000004 	.word	0x20000004

08003fa8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af02      	add	r7, sp, #8
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	9300      	str	r3, [sp, #0]
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f7ff ff5b 	bl	8003e7c <SPI_WaitFifoStateUntilTimeout>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d007      	beq.n	8003fdc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd0:	f043 0220 	orr.w	r2, r3, #32
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e027      	b.n	800402c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	9300      	str	r3, [sp, #0]
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	2180      	movs	r1, #128	@ 0x80
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f7ff fec0 	bl	8003d6c <SPI_WaitFlagStateUntilTimeout>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d007      	beq.n	8004002 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ff6:	f043 0220 	orr.w	r2, r3, #32
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e014      	b.n	800402c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	2200      	movs	r2, #0
 800400a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f7ff ff34 	bl	8003e7c <SPI_WaitFifoStateUntilTimeout>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d007      	beq.n	800402a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800401e:	f043 0220 	orr.w	r2, r3, #32
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e000      	b.n	800402c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e049      	b.n	80040da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f841 	bl	80040e2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3304      	adds	r3, #4
 8004070:	4619      	mov	r1, r3
 8004072:	4610      	mov	r0, r2
 8004074:	f000 f9e0 	bl	8004438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b083      	sub	sp, #12
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
	...

080040f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b01      	cmp	r3, #1
 800410a:	d001      	beq.n	8004110 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e04f      	b.n	80041b0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0201 	orr.w	r2, r2, #1
 8004126:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a23      	ldr	r2, [pc, #140]	@ (80041bc <HAL_TIM_Base_Start_IT+0xc4>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d01d      	beq.n	800416e <HAL_TIM_Base_Start_IT+0x76>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800413a:	d018      	beq.n	800416e <HAL_TIM_Base_Start_IT+0x76>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a1f      	ldr	r2, [pc, #124]	@ (80041c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d013      	beq.n	800416e <HAL_TIM_Base_Start_IT+0x76>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a1e      	ldr	r2, [pc, #120]	@ (80041c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d00e      	beq.n	800416e <HAL_TIM_Base_Start_IT+0x76>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a1c      	ldr	r2, [pc, #112]	@ (80041c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d009      	beq.n	800416e <HAL_TIM_Base_Start_IT+0x76>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a1b      	ldr	r2, [pc, #108]	@ (80041cc <HAL_TIM_Base_Start_IT+0xd4>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d004      	beq.n	800416e <HAL_TIM_Base_Start_IT+0x76>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a19      	ldr	r2, [pc, #100]	@ (80041d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d115      	bne.n	800419a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	4b17      	ldr	r3, [pc, #92]	@ (80041d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004176:	4013      	ands	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2b06      	cmp	r3, #6
 800417e:	d015      	beq.n	80041ac <HAL_TIM_Base_Start_IT+0xb4>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004186:	d011      	beq.n	80041ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0201 	orr.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004198:	e008      	b.n	80041ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f042 0201 	orr.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	e000      	b.n	80041ae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3714      	adds	r7, #20
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	40012c00 	.word	0x40012c00
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800
 80041c8:	40000c00 	.word	0x40000c00
 80041cc:	40013400 	.word	0x40013400
 80041d0:	40014000 	.word	0x40014000
 80041d4:	00010007 	.word	0x00010007

080041d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d020      	beq.n	800423c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d01b      	beq.n	800423c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f06f 0202 	mvn.w	r2, #2
 800420c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f8e9 	bl	80043fa <HAL_TIM_IC_CaptureCallback>
 8004228:	e005      	b.n	8004236 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f8db 	bl	80043e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f8ec 	bl	800440e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 0304 	and.w	r3, r3, #4
 8004242:	2b00      	cmp	r3, #0
 8004244:	d020      	beq.n	8004288 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b00      	cmp	r3, #0
 800424e:	d01b      	beq.n	8004288 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f06f 0204 	mvn.w	r2, #4
 8004258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2202      	movs	r2, #2
 800425e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800426a:	2b00      	cmp	r3, #0
 800426c:	d003      	beq.n	8004276 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f8c3 	bl	80043fa <HAL_TIM_IC_CaptureCallback>
 8004274:	e005      	b.n	8004282 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f8b5 	bl	80043e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f8c6 	bl	800440e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f003 0308 	and.w	r3, r3, #8
 800428e:	2b00      	cmp	r3, #0
 8004290:	d020      	beq.n	80042d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f003 0308 	and.w	r3, r3, #8
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01b      	beq.n	80042d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0208 	mvn.w	r2, #8
 80042a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2204      	movs	r2, #4
 80042aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f89d 	bl	80043fa <HAL_TIM_IC_CaptureCallback>
 80042c0:	e005      	b.n	80042ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f88f 	bl	80043e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 f8a0 	bl	800440e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f003 0310 	and.w	r3, r3, #16
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d020      	beq.n	8004320 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f003 0310 	and.w	r3, r3, #16
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d01b      	beq.n	8004320 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f06f 0210 	mvn.w	r2, #16
 80042f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2208      	movs	r2, #8
 80042f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004302:	2b00      	cmp	r3, #0
 8004304:	d003      	beq.n	800430e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 f877 	bl	80043fa <HAL_TIM_IC_CaptureCallback>
 800430c:	e005      	b.n	800431a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f869 	bl	80043e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 f87a 	bl	800440e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00c      	beq.n	8004344 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	2b00      	cmp	r3, #0
 8004332:	d007      	beq.n	8004344 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f06f 0201 	mvn.w	r2, #1
 800433c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7fc fe64 	bl	800100c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434a:	2b00      	cmp	r3, #0
 800434c:	d104      	bne.n	8004358 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00c      	beq.n	8004372 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800435e:	2b00      	cmp	r3, #0
 8004360:	d007      	beq.n	8004372 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800436a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f90d 	bl	800458c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00c      	beq.n	8004396 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004382:	2b00      	cmp	r3, #0
 8004384:	d007      	beq.n	8004396 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800438e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f905 	bl	80045a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00c      	beq.n	80043ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d007      	beq.n	80043ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f834 	bl	8004422 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	f003 0320 	and.w	r3, r3, #32
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00c      	beq.n	80043de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f003 0320 	and.w	r3, r3, #32
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d007      	beq.n	80043de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f06f 0220 	mvn.w	r2, #32
 80043d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f8cd 	bl	8004578 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043de:	bf00      	nop
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043ee:	bf00      	nop
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
	...

08004438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a43      	ldr	r2, [pc, #268]	@ (8004558 <TIM_Base_SetConfig+0x120>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d013      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004456:	d00f      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a40      	ldr	r2, [pc, #256]	@ (800455c <TIM_Base_SetConfig+0x124>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00b      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a3f      	ldr	r2, [pc, #252]	@ (8004560 <TIM_Base_SetConfig+0x128>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d007      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a3e      	ldr	r2, [pc, #248]	@ (8004564 <TIM_Base_SetConfig+0x12c>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d003      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a3d      	ldr	r2, [pc, #244]	@ (8004568 <TIM_Base_SetConfig+0x130>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d108      	bne.n	800448a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800447e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	4313      	orrs	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a32      	ldr	r2, [pc, #200]	@ (8004558 <TIM_Base_SetConfig+0x120>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d01f      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004498:	d01b      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a2f      	ldr	r2, [pc, #188]	@ (800455c <TIM_Base_SetConfig+0x124>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d017      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004560 <TIM_Base_SetConfig+0x128>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d013      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a2d      	ldr	r2, [pc, #180]	@ (8004564 <TIM_Base_SetConfig+0x12c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d00f      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a2c      	ldr	r2, [pc, #176]	@ (8004568 <TIM_Base_SetConfig+0x130>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d00b      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a2b      	ldr	r2, [pc, #172]	@ (800456c <TIM_Base_SetConfig+0x134>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d007      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004570 <TIM_Base_SetConfig+0x138>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d003      	beq.n	80044d2 <TIM_Base_SetConfig+0x9a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a29      	ldr	r2, [pc, #164]	@ (8004574 <TIM_Base_SetConfig+0x13c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d108      	bne.n	80044e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a14      	ldr	r2, [pc, #80]	@ (8004558 <TIM_Base_SetConfig+0x120>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d00f      	beq.n	800452a <TIM_Base_SetConfig+0xf2>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a16      	ldr	r2, [pc, #88]	@ (8004568 <TIM_Base_SetConfig+0x130>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d00b      	beq.n	800452a <TIM_Base_SetConfig+0xf2>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a15      	ldr	r2, [pc, #84]	@ (800456c <TIM_Base_SetConfig+0x134>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d007      	beq.n	800452a <TIM_Base_SetConfig+0xf2>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a14      	ldr	r2, [pc, #80]	@ (8004570 <TIM_Base_SetConfig+0x138>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d003      	beq.n	800452a <TIM_Base_SetConfig+0xf2>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4a13      	ldr	r2, [pc, #76]	@ (8004574 <TIM_Base_SetConfig+0x13c>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d103      	bne.n	8004532 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	691a      	ldr	r2, [r3, #16]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f043 0204 	orr.w	r2, r3, #4
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	601a      	str	r2, [r3, #0]
}
 800454a:	bf00      	nop
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	40012c00 	.word	0x40012c00
 800455c:	40000400 	.word	0x40000400
 8004560:	40000800 	.word	0x40000800
 8004564:	40000c00 	.word	0x40000c00
 8004568:	40013400 	.word	0x40013400
 800456c:	40014000 	.word	0x40014000
 8004570:	40014400 	.word	0x40014400
 8004574:	40014800 	.word	0x40014800

08004578 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e040      	b.n	8004648 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d106      	bne.n	80045dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7fc ff5a 	bl	8001490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2224      	movs	r2, #36	@ 0x24
 80045e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0201 	bic.w	r2, r2, #1
 80045f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 fae0 	bl	8004bc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f000 f825 	bl	8004650 <UART_SetConfig>
 8004606:	4603      	mov	r3, r0
 8004608:	2b01      	cmp	r3, #1
 800460a:	d101      	bne.n	8004610 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e01b      	b.n	8004648 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	685a      	ldr	r2, [r3, #4]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800461e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800462e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0201 	orr.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 fb5f 	bl	8004d04 <UART_CheckIdleState>
 8004646:	4603      	mov	r3, r0
}
 8004648:	4618      	mov	r0, r3
 800464a:	3708      	adds	r7, #8
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004654:	b08a      	sub	sp, #40	@ 0x28
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	431a      	orrs	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	431a      	orrs	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	4313      	orrs	r3, r2
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	4ba4      	ldr	r3, [pc, #656]	@ (8004910 <UART_SetConfig+0x2c0>)
 8004680:	4013      	ands	r3, r2
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	6812      	ldr	r2, [r2, #0]
 8004686:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004688:	430b      	orrs	r3, r1
 800468a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	430a      	orrs	r2, r1
 80046a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a99      	ldr	r2, [pc, #612]	@ (8004914 <UART_SetConfig+0x2c4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d004      	beq.n	80046bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b8:	4313      	orrs	r3, r2
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046cc:	430a      	orrs	r2, r1
 80046ce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a90      	ldr	r2, [pc, #576]	@ (8004918 <UART_SetConfig+0x2c8>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d126      	bne.n	8004728 <UART_SetConfig+0xd8>
 80046da:	4b90      	ldr	r3, [pc, #576]	@ (800491c <UART_SetConfig+0x2cc>)
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e0:	f003 0303 	and.w	r3, r3, #3
 80046e4:	2b03      	cmp	r3, #3
 80046e6:	d81b      	bhi.n	8004720 <UART_SetConfig+0xd0>
 80046e8:	a201      	add	r2, pc, #4	@ (adr r2, 80046f0 <UART_SetConfig+0xa0>)
 80046ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ee:	bf00      	nop
 80046f0:	08004701 	.word	0x08004701
 80046f4:	08004711 	.word	0x08004711
 80046f8:	08004709 	.word	0x08004709
 80046fc:	08004719 	.word	0x08004719
 8004700:	2301      	movs	r3, #1
 8004702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004706:	e116      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004708:	2302      	movs	r3, #2
 800470a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800470e:	e112      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004710:	2304      	movs	r3, #4
 8004712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004716:	e10e      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004718:	2308      	movs	r3, #8
 800471a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800471e:	e10a      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004720:	2310      	movs	r3, #16
 8004722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004726:	e106      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a7c      	ldr	r2, [pc, #496]	@ (8004920 <UART_SetConfig+0x2d0>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d138      	bne.n	80047a4 <UART_SetConfig+0x154>
 8004732:	4b7a      	ldr	r3, [pc, #488]	@ (800491c <UART_SetConfig+0x2cc>)
 8004734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b0c      	cmp	r3, #12
 800473e:	d82d      	bhi.n	800479c <UART_SetConfig+0x14c>
 8004740:	a201      	add	r2, pc, #4	@ (adr r2, 8004748 <UART_SetConfig+0xf8>)
 8004742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004746:	bf00      	nop
 8004748:	0800477d 	.word	0x0800477d
 800474c:	0800479d 	.word	0x0800479d
 8004750:	0800479d 	.word	0x0800479d
 8004754:	0800479d 	.word	0x0800479d
 8004758:	0800478d 	.word	0x0800478d
 800475c:	0800479d 	.word	0x0800479d
 8004760:	0800479d 	.word	0x0800479d
 8004764:	0800479d 	.word	0x0800479d
 8004768:	08004785 	.word	0x08004785
 800476c:	0800479d 	.word	0x0800479d
 8004770:	0800479d 	.word	0x0800479d
 8004774:	0800479d 	.word	0x0800479d
 8004778:	08004795 	.word	0x08004795
 800477c:	2300      	movs	r3, #0
 800477e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004782:	e0d8      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004784:	2302      	movs	r3, #2
 8004786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800478a:	e0d4      	b.n	8004936 <UART_SetConfig+0x2e6>
 800478c:	2304      	movs	r3, #4
 800478e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004792:	e0d0      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004794:	2308      	movs	r3, #8
 8004796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800479a:	e0cc      	b.n	8004936 <UART_SetConfig+0x2e6>
 800479c:	2310      	movs	r3, #16
 800479e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047a2:	e0c8      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004924 <UART_SetConfig+0x2d4>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d125      	bne.n	80047fa <UART_SetConfig+0x1aa>
 80047ae:	4b5b      	ldr	r3, [pc, #364]	@ (800491c <UART_SetConfig+0x2cc>)
 80047b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80047b8:	2b30      	cmp	r3, #48	@ 0x30
 80047ba:	d016      	beq.n	80047ea <UART_SetConfig+0x19a>
 80047bc:	2b30      	cmp	r3, #48	@ 0x30
 80047be:	d818      	bhi.n	80047f2 <UART_SetConfig+0x1a2>
 80047c0:	2b20      	cmp	r3, #32
 80047c2:	d00a      	beq.n	80047da <UART_SetConfig+0x18a>
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d814      	bhi.n	80047f2 <UART_SetConfig+0x1a2>
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <UART_SetConfig+0x182>
 80047cc:	2b10      	cmp	r3, #16
 80047ce:	d008      	beq.n	80047e2 <UART_SetConfig+0x192>
 80047d0:	e00f      	b.n	80047f2 <UART_SetConfig+0x1a2>
 80047d2:	2300      	movs	r3, #0
 80047d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d8:	e0ad      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047da:	2302      	movs	r3, #2
 80047dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e0:	e0a9      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047e2:	2304      	movs	r3, #4
 80047e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e8:	e0a5      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047ea:	2308      	movs	r3, #8
 80047ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047f0:	e0a1      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047f2:	2310      	movs	r3, #16
 80047f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047f8:	e09d      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a4a      	ldr	r2, [pc, #296]	@ (8004928 <UART_SetConfig+0x2d8>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d125      	bne.n	8004850 <UART_SetConfig+0x200>
 8004804:	4b45      	ldr	r3, [pc, #276]	@ (800491c <UART_SetConfig+0x2cc>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800480e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004810:	d016      	beq.n	8004840 <UART_SetConfig+0x1f0>
 8004812:	2bc0      	cmp	r3, #192	@ 0xc0
 8004814:	d818      	bhi.n	8004848 <UART_SetConfig+0x1f8>
 8004816:	2b80      	cmp	r3, #128	@ 0x80
 8004818:	d00a      	beq.n	8004830 <UART_SetConfig+0x1e0>
 800481a:	2b80      	cmp	r3, #128	@ 0x80
 800481c:	d814      	bhi.n	8004848 <UART_SetConfig+0x1f8>
 800481e:	2b00      	cmp	r3, #0
 8004820:	d002      	beq.n	8004828 <UART_SetConfig+0x1d8>
 8004822:	2b40      	cmp	r3, #64	@ 0x40
 8004824:	d008      	beq.n	8004838 <UART_SetConfig+0x1e8>
 8004826:	e00f      	b.n	8004848 <UART_SetConfig+0x1f8>
 8004828:	2300      	movs	r3, #0
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800482e:	e082      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004830:	2302      	movs	r3, #2
 8004832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004836:	e07e      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004838:	2304      	movs	r3, #4
 800483a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800483e:	e07a      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004840:	2308      	movs	r3, #8
 8004842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004846:	e076      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004848:	2310      	movs	r3, #16
 800484a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800484e:	e072      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a35      	ldr	r2, [pc, #212]	@ (800492c <UART_SetConfig+0x2dc>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d12a      	bne.n	80048b0 <UART_SetConfig+0x260>
 800485a:	4b30      	ldr	r3, [pc, #192]	@ (800491c <UART_SetConfig+0x2cc>)
 800485c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004860:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004864:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004868:	d01a      	beq.n	80048a0 <UART_SetConfig+0x250>
 800486a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800486e:	d81b      	bhi.n	80048a8 <UART_SetConfig+0x258>
 8004870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004874:	d00c      	beq.n	8004890 <UART_SetConfig+0x240>
 8004876:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800487a:	d815      	bhi.n	80048a8 <UART_SetConfig+0x258>
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <UART_SetConfig+0x238>
 8004880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004884:	d008      	beq.n	8004898 <UART_SetConfig+0x248>
 8004886:	e00f      	b.n	80048a8 <UART_SetConfig+0x258>
 8004888:	2300      	movs	r3, #0
 800488a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800488e:	e052      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004890:	2302      	movs	r3, #2
 8004892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004896:	e04e      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004898:	2304      	movs	r3, #4
 800489a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800489e:	e04a      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048a0:	2308      	movs	r3, #8
 80048a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048a6:	e046      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048a8:	2310      	movs	r3, #16
 80048aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ae:	e042      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a17      	ldr	r2, [pc, #92]	@ (8004914 <UART_SetConfig+0x2c4>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d13a      	bne.n	8004930 <UART_SetConfig+0x2e0>
 80048ba:	4b18      	ldr	r3, [pc, #96]	@ (800491c <UART_SetConfig+0x2cc>)
 80048bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80048c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048c8:	d01a      	beq.n	8004900 <UART_SetConfig+0x2b0>
 80048ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048ce:	d81b      	bhi.n	8004908 <UART_SetConfig+0x2b8>
 80048d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048d4:	d00c      	beq.n	80048f0 <UART_SetConfig+0x2a0>
 80048d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048da:	d815      	bhi.n	8004908 <UART_SetConfig+0x2b8>
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <UART_SetConfig+0x298>
 80048e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e4:	d008      	beq.n	80048f8 <UART_SetConfig+0x2a8>
 80048e6:	e00f      	b.n	8004908 <UART_SetConfig+0x2b8>
 80048e8:	2300      	movs	r3, #0
 80048ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ee:	e022      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048f0:	2302      	movs	r3, #2
 80048f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f6:	e01e      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048f8:	2304      	movs	r3, #4
 80048fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048fe:	e01a      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004900:	2308      	movs	r3, #8
 8004902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004906:	e016      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004908:	2310      	movs	r3, #16
 800490a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800490e:	e012      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004910:	efff69f3 	.word	0xefff69f3
 8004914:	40008000 	.word	0x40008000
 8004918:	40013800 	.word	0x40013800
 800491c:	40021000 	.word	0x40021000
 8004920:	40004400 	.word	0x40004400
 8004924:	40004800 	.word	0x40004800
 8004928:	40004c00 	.word	0x40004c00
 800492c:	40005000 	.word	0x40005000
 8004930:	2310      	movs	r3, #16
 8004932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a9f      	ldr	r2, [pc, #636]	@ (8004bb8 <UART_SetConfig+0x568>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d17a      	bne.n	8004a36 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004940:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004944:	2b08      	cmp	r3, #8
 8004946:	d824      	bhi.n	8004992 <UART_SetConfig+0x342>
 8004948:	a201      	add	r2, pc, #4	@ (adr r2, 8004950 <UART_SetConfig+0x300>)
 800494a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494e:	bf00      	nop
 8004950:	08004975 	.word	0x08004975
 8004954:	08004993 	.word	0x08004993
 8004958:	0800497d 	.word	0x0800497d
 800495c:	08004993 	.word	0x08004993
 8004960:	08004983 	.word	0x08004983
 8004964:	08004993 	.word	0x08004993
 8004968:	08004993 	.word	0x08004993
 800496c:	08004993 	.word	0x08004993
 8004970:	0800498b 	.word	0x0800498b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004974:	f7fe fa66 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8004978:	61f8      	str	r0, [r7, #28]
        break;
 800497a:	e010      	b.n	800499e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800497c:	4b8f      	ldr	r3, [pc, #572]	@ (8004bbc <UART_SetConfig+0x56c>)
 800497e:	61fb      	str	r3, [r7, #28]
        break;
 8004980:	e00d      	b.n	800499e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004982:	f7fe f9c7 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8004986:	61f8      	str	r0, [r7, #28]
        break;
 8004988:	e009      	b.n	800499e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800498a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800498e:	61fb      	str	r3, [r7, #28]
        break;
 8004990:	e005      	b.n	800499e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800499c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 80fb 	beq.w	8004b9c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	4613      	mov	r3, r2
 80049ac:	005b      	lsls	r3, r3, #1
 80049ae:	4413      	add	r3, r2
 80049b0:	69fa      	ldr	r2, [r7, #28]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d305      	bcc.n	80049c2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d903      	bls.n	80049ca <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049c8:	e0e8      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	2200      	movs	r2, #0
 80049ce:	461c      	mov	r4, r3
 80049d0:	4615      	mov	r5, r2
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	f04f 0300 	mov.w	r3, #0
 80049da:	022b      	lsls	r3, r5, #8
 80049dc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80049e0:	0222      	lsls	r2, r4, #8
 80049e2:	68f9      	ldr	r1, [r7, #12]
 80049e4:	6849      	ldr	r1, [r1, #4]
 80049e6:	0849      	lsrs	r1, r1, #1
 80049e8:	2000      	movs	r0, #0
 80049ea:	4688      	mov	r8, r1
 80049ec:	4681      	mov	r9, r0
 80049ee:	eb12 0a08 	adds.w	sl, r2, r8
 80049f2:	eb43 0b09 	adc.w	fp, r3, r9
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	603b      	str	r3, [r7, #0]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a04:	4650      	mov	r0, sl
 8004a06:	4659      	mov	r1, fp
 8004a08:	f7fb fbe2 	bl	80001d0 <__aeabi_uldivmod>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
 8004a10:	4613      	mov	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a1a:	d308      	bcc.n	8004a2e <UART_SetConfig+0x3de>
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a22:	d204      	bcs.n	8004a2e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	69ba      	ldr	r2, [r7, #24]
 8004a2a:	60da      	str	r2, [r3, #12]
 8004a2c:	e0b6      	b.n	8004b9c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a34:	e0b2      	b.n	8004b9c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a3e:	d15e      	bne.n	8004afe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d828      	bhi.n	8004a9a <UART_SetConfig+0x44a>
 8004a48:	a201      	add	r2, pc, #4	@ (adr r2, 8004a50 <UART_SetConfig+0x400>)
 8004a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4e:	bf00      	nop
 8004a50:	08004a75 	.word	0x08004a75
 8004a54:	08004a7d 	.word	0x08004a7d
 8004a58:	08004a85 	.word	0x08004a85
 8004a5c:	08004a9b 	.word	0x08004a9b
 8004a60:	08004a8b 	.word	0x08004a8b
 8004a64:	08004a9b 	.word	0x08004a9b
 8004a68:	08004a9b 	.word	0x08004a9b
 8004a6c:	08004a9b 	.word	0x08004a9b
 8004a70:	08004a93 	.word	0x08004a93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a74:	f7fe f9e6 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8004a78:	61f8      	str	r0, [r7, #28]
        break;
 8004a7a:	e014      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a7c:	f7fe f9f8 	bl	8002e70 <HAL_RCC_GetPCLK2Freq>
 8004a80:	61f8      	str	r0, [r7, #28]
        break;
 8004a82:	e010      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a84:	4b4d      	ldr	r3, [pc, #308]	@ (8004bbc <UART_SetConfig+0x56c>)
 8004a86:	61fb      	str	r3, [r7, #28]
        break;
 8004a88:	e00d      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a8a:	f7fe f943 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8004a8e:	61f8      	str	r0, [r7, #28]
        break;
 8004a90:	e009      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a96:	61fb      	str	r3, [r7, #28]
        break;
 8004a98:	e005      	b.n	8004aa6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004aa4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d077      	beq.n	8004b9c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	005a      	lsls	r2, r3, #1
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	085b      	lsrs	r3, r3, #1
 8004ab6:	441a      	add	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	2b0f      	cmp	r3, #15
 8004ac6:	d916      	bls.n	8004af6 <UART_SetConfig+0x4a6>
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ace:	d212      	bcs.n	8004af6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	f023 030f 	bic.w	r3, r3, #15
 8004ad8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	f003 0307 	and.w	r3, r3, #7
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	8afb      	ldrh	r3, [r7, #22]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	8afa      	ldrh	r2, [r7, #22]
 8004af2:	60da      	str	r2, [r3, #12]
 8004af4:	e052      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004afc:	e04e      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004afe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d827      	bhi.n	8004b56 <UART_SetConfig+0x506>
 8004b06:	a201      	add	r2, pc, #4	@ (adr r2, 8004b0c <UART_SetConfig+0x4bc>)
 8004b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b0c:	08004b31 	.word	0x08004b31
 8004b10:	08004b39 	.word	0x08004b39
 8004b14:	08004b41 	.word	0x08004b41
 8004b18:	08004b57 	.word	0x08004b57
 8004b1c:	08004b47 	.word	0x08004b47
 8004b20:	08004b57 	.word	0x08004b57
 8004b24:	08004b57 	.word	0x08004b57
 8004b28:	08004b57 	.word	0x08004b57
 8004b2c:	08004b4f 	.word	0x08004b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b30:	f7fe f988 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8004b34:	61f8      	str	r0, [r7, #28]
        break;
 8004b36:	e014      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b38:	f7fe f99a 	bl	8002e70 <HAL_RCC_GetPCLK2Freq>
 8004b3c:	61f8      	str	r0, [r7, #28]
        break;
 8004b3e:	e010      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b40:	4b1e      	ldr	r3, [pc, #120]	@ (8004bbc <UART_SetConfig+0x56c>)
 8004b42:	61fb      	str	r3, [r7, #28]
        break;
 8004b44:	e00d      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b46:	f7fe f8e5 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8004b4a:	61f8      	str	r0, [r7, #28]
        break;
 8004b4c:	e009      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b52:	61fb      	str	r3, [r7, #28]
        break;
 8004b54:	e005      	b.n	8004b62 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004b56:	2300      	movs	r3, #0
 8004b58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b60:	bf00      	nop
    }

    if (pclk != 0U)
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d019      	beq.n	8004b9c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	085a      	lsrs	r2, r3, #1
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	441a      	add	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	2b0f      	cmp	r3, #15
 8004b80:	d909      	bls.n	8004b96 <UART_SetConfig+0x546>
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b88:	d205      	bcs.n	8004b96 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	60da      	str	r2, [r3, #12]
 8004b94:	e002      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004ba8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3728      	adds	r7, #40	@ 0x28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bb6:	bf00      	nop
 8004bb8:	40008000 	.word	0x40008000
 8004bbc:	00f42400 	.word	0x00f42400

08004bc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bcc:	f003 0308 	and.w	r3, r3, #8
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00a      	beq.n	8004bea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	430a      	orrs	r2, r1
 8004be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00a      	beq.n	8004c0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00a      	beq.n	8004c2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c54:	f003 0310 	and.w	r3, r3, #16
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00a      	beq.n	8004c72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	f003 0320 	and.w	r3, r3, #32
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01a      	beq.n	8004cd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cbe:	d10a      	bne.n	8004cd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00a      	beq.n	8004cf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	605a      	str	r2, [r3, #4]
  }
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b098      	sub	sp, #96	@ 0x60
 8004d08:	af02      	add	r7, sp, #8
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d14:	f7fc ffd2 	bl	8001cbc <HAL_GetTick>
 8004d18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0308 	and.w	r3, r3, #8
 8004d24:	2b08      	cmp	r3, #8
 8004d26:	d12e      	bne.n	8004d86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d30:	2200      	movs	r2, #0
 8004d32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f88c 	bl	8004e54 <UART_WaitOnFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d021      	beq.n	8004d86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4a:	e853 3f00 	ldrex	r3, [r3]
 8004d4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d56:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d62:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d68:	e841 2300 	strex	r3, r2, [r1]
 8004d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1e6      	bne.n	8004d42 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2220      	movs	r2, #32
 8004d78:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e062      	b.n	8004e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0304 	and.w	r3, r3, #4
 8004d90:	2b04      	cmp	r3, #4
 8004d92:	d149      	bne.n	8004e28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 f856 	bl	8004e54 <UART_WaitOnFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d03c      	beq.n	8004e28 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db6:	e853 3f00 	ldrex	r3, [r3]
 8004dba:	623b      	str	r3, [r7, #32]
   return(result);
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	461a      	mov	r2, r3
 8004dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004dce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dd4:	e841 2300 	strex	r3, r2, [r1]
 8004dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1e6      	bne.n	8004dae <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3308      	adds	r3, #8
 8004de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	e853 3f00 	ldrex	r3, [r3]
 8004dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f023 0301 	bic.w	r3, r3, #1
 8004df6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3308      	adds	r3, #8
 8004dfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e00:	61fa      	str	r2, [r7, #28]
 8004e02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e04:	69b9      	ldr	r1, [r7, #24]
 8004e06:	69fa      	ldr	r2, [r7, #28]
 8004e08:	e841 2300 	strex	r3, r2, [r1]
 8004e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1e5      	bne.n	8004de0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2220      	movs	r2, #32
 8004e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e011      	b.n	8004e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3758      	adds	r7, #88	@ 0x58
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	603b      	str	r3, [r7, #0]
 8004e60:	4613      	mov	r3, r2
 8004e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e64:	e04f      	b.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e6c:	d04b      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e6e:	f7fc ff25 	bl	8001cbc <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d302      	bcc.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e04e      	b.n	8004f26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0304 	and.w	r3, r3, #4
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d037      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	2b80      	cmp	r3, #128	@ 0x80
 8004e9a:	d034      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	2b40      	cmp	r3, #64	@ 0x40
 8004ea0:	d031      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	69db      	ldr	r3, [r3, #28]
 8004ea8:	f003 0308 	and.w	r3, r3, #8
 8004eac:	2b08      	cmp	r3, #8
 8004eae:	d110      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2208      	movs	r2, #8
 8004eb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 f838 	bl	8004f2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2208      	movs	r2, #8
 8004ec2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e029      	b.n	8004f26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69db      	ldr	r3, [r3, #28]
 8004ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ee0:	d111      	bne.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004eea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f81e 	bl	8004f2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e00f      	b.n	8004f26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69da      	ldr	r2, [r3, #28]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	4013      	ands	r3, r2
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	bf0c      	ite	eq
 8004f16:	2301      	moveq	r3, #1
 8004f18:	2300      	movne	r3, #0
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	79fb      	ldrb	r3, [r7, #7]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d0a0      	beq.n	8004e66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b095      	sub	sp, #84	@ 0x54
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	461a      	mov	r2, r3
 8004f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f54:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f56:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f5c:	e841 2300 	strex	r3, r2, [r1]
 8004f60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e6      	bne.n	8004f36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3308      	adds	r3, #8
 8004f6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f70:	6a3b      	ldr	r3, [r7, #32]
 8004f72:	e853 3f00 	ldrex	r3, [r3]
 8004f76:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f023 0301 	bic.w	r3, r3, #1
 8004f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	3308      	adds	r3, #8
 8004f86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f90:	e841 2300 	strex	r3, r2, [r1]
 8004f94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1e5      	bne.n	8004f68 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d118      	bne.n	8004fd6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	e853 3f00 	ldrex	r3, [r3]
 8004fb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f023 0310 	bic.w	r3, r3, #16
 8004fb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fc2:	61bb      	str	r3, [r7, #24]
 8004fc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc6:	6979      	ldr	r1, [r7, #20]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	e841 2300 	strex	r3, r2, [r1]
 8004fce:	613b      	str	r3, [r7, #16]
   return(result);
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1e6      	bne.n	8004fa4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2220      	movs	r2, #32
 8004fda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004fea:	bf00      	nop
 8004fec:	3754      	adds	r7, #84	@ 0x54
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
	...

08004ff8 <__NVIC_SetPriority>:
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	4603      	mov	r3, r0
 8005000:	6039      	str	r1, [r7, #0]
 8005002:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005008:	2b00      	cmp	r3, #0
 800500a:	db0a      	blt.n	8005022 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	b2da      	uxtb	r2, r3
 8005010:	490c      	ldr	r1, [pc, #48]	@ (8005044 <__NVIC_SetPriority+0x4c>)
 8005012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005016:	0112      	lsls	r2, r2, #4
 8005018:	b2d2      	uxtb	r2, r2
 800501a:	440b      	add	r3, r1
 800501c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005020:	e00a      	b.n	8005038 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	b2da      	uxtb	r2, r3
 8005026:	4908      	ldr	r1, [pc, #32]	@ (8005048 <__NVIC_SetPriority+0x50>)
 8005028:	79fb      	ldrb	r3, [r7, #7]
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	3b04      	subs	r3, #4
 8005030:	0112      	lsls	r2, r2, #4
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	440b      	add	r3, r1
 8005036:	761a      	strb	r2, [r3, #24]
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	e000e100 	.word	0xe000e100
 8005048:	e000ed00 	.word	0xe000ed00

0800504c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800504c:	b580      	push	{r7, lr}
 800504e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005050:	4b05      	ldr	r3, [pc, #20]	@ (8005068 <SysTick_Handler+0x1c>)
 8005052:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005054:	f001 fedc 	bl	8006e10 <xTaskGetSchedulerState>
 8005058:	4603      	mov	r3, r0
 800505a:	2b01      	cmp	r3, #1
 800505c:	d001      	beq.n	8005062 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800505e:	f002 fdd3 	bl	8007c08 <xPortSysTickHandler>
  }
}
 8005062:	bf00      	nop
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	e000e010 	.word	0xe000e010

0800506c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800506c:	b580      	push	{r7, lr}
 800506e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005070:	2100      	movs	r1, #0
 8005072:	f06f 0004 	mvn.w	r0, #4
 8005076:	f7ff ffbf 	bl	8004ff8 <__NVIC_SetPriority>
#endif
}
 800507a:	bf00      	nop
 800507c:	bd80      	pop	{r7, pc}
	...

08005080 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005086:	f3ef 8305 	mrs	r3, IPSR
 800508a:	603b      	str	r3, [r7, #0]
  return(result);
 800508c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800508e:	2b00      	cmp	r3, #0
 8005090:	d003      	beq.n	800509a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005092:	f06f 0305 	mvn.w	r3, #5
 8005096:	607b      	str	r3, [r7, #4]
 8005098:	e00c      	b.n	80050b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800509a:	4b0a      	ldr	r3, [pc, #40]	@ (80050c4 <osKernelInitialize+0x44>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d105      	bne.n	80050ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80050a2:	4b08      	ldr	r3, [pc, #32]	@ (80050c4 <osKernelInitialize+0x44>)
 80050a4:	2201      	movs	r2, #1
 80050a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	607b      	str	r3, [r7, #4]
 80050ac:	e002      	b.n	80050b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80050ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80050b4:	687b      	ldr	r3, [r7, #4]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	370c      	adds	r7, #12
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	20000674 	.word	0x20000674

080050c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050ce:	f3ef 8305 	mrs	r3, IPSR
 80050d2:	603b      	str	r3, [r7, #0]
  return(result);
 80050d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80050da:	f06f 0305 	mvn.w	r3, #5
 80050de:	607b      	str	r3, [r7, #4]
 80050e0:	e010      	b.n	8005104 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80050e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005110 <osKernelStart+0x48>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d109      	bne.n	80050fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80050ea:	f7ff ffbf 	bl	800506c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80050ee:	4b08      	ldr	r3, [pc, #32]	@ (8005110 <osKernelStart+0x48>)
 80050f0:	2202      	movs	r2, #2
 80050f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80050f4:	f001 fa28 	bl	8006548 <vTaskStartScheduler>
      stat = osOK;
 80050f8:	2300      	movs	r3, #0
 80050fa:	607b      	str	r3, [r7, #4]
 80050fc:	e002      	b.n	8005104 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80050fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005102:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005104:	687b      	ldr	r3, [r7, #4]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	20000674 	.word	0x20000674

08005114 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005114:	b580      	push	{r7, lr}
 8005116:	b08e      	sub	sp, #56	@ 0x38
 8005118:	af04      	add	r7, sp, #16
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005120:	2300      	movs	r3, #0
 8005122:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005124:	f3ef 8305 	mrs	r3, IPSR
 8005128:	617b      	str	r3, [r7, #20]
  return(result);
 800512a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800512c:	2b00      	cmp	r3, #0
 800512e:	d17e      	bne.n	800522e <osThreadNew+0x11a>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d07b      	beq.n	800522e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005136:	2380      	movs	r3, #128	@ 0x80
 8005138:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800513a:	2318      	movs	r3, #24
 800513c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800513e:	2300      	movs	r3, #0
 8005140:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005142:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005146:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d045      	beq.n	80051da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d002      	beq.n	800515c <osThreadNew+0x48>
        name = attr->name;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d002      	beq.n	800516a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d008      	beq.n	8005182 <osThreadNew+0x6e>
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	2b38      	cmp	r3, #56	@ 0x38
 8005174:	d805      	bhi.n	8005182 <osThreadNew+0x6e>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <osThreadNew+0x72>
        return (NULL);
 8005182:	2300      	movs	r3, #0
 8005184:	e054      	b.n	8005230 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	089b      	lsrs	r3, r3, #2
 8005194:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00e      	beq.n	80051bc <osThreadNew+0xa8>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	2ba7      	cmp	r3, #167	@ 0xa7
 80051a4:	d90a      	bls.n	80051bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d006      	beq.n	80051bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d002      	beq.n	80051bc <osThreadNew+0xa8>
        mem = 1;
 80051b6:	2301      	movs	r3, #1
 80051b8:	61bb      	str	r3, [r7, #24]
 80051ba:	e010      	b.n	80051de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10c      	bne.n	80051de <osThreadNew+0xca>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d108      	bne.n	80051de <osThreadNew+0xca>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d104      	bne.n	80051de <osThreadNew+0xca>
          mem = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	61bb      	str	r3, [r7, #24]
 80051d8:	e001      	b.n	80051de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80051da:	2300      	movs	r3, #0
 80051dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d110      	bne.n	8005206 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80051ec:	9202      	str	r2, [sp, #8]
 80051ee:	9301      	str	r3, [sp, #4]
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	6a3a      	ldr	r2, [r7, #32]
 80051f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 ffb0 	bl	8006160 <xTaskCreateStatic>
 8005200:	4603      	mov	r3, r0
 8005202:	613b      	str	r3, [r7, #16]
 8005204:	e013      	b.n	800522e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d110      	bne.n	800522e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800520c:	6a3b      	ldr	r3, [r7, #32]
 800520e:	b29a      	uxth	r2, r3
 8005210:	f107 0310 	add.w	r3, r7, #16
 8005214:	9301      	str	r3, [sp, #4]
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 fffe 	bl	8006220 <xTaskCreate>
 8005224:	4603      	mov	r3, r0
 8005226:	2b01      	cmp	r3, #1
 8005228:	d001      	beq.n	800522e <osThreadNew+0x11a>
            hTask = NULL;
 800522a:	2300      	movs	r3, #0
 800522c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800522e:	693b      	ldr	r3, [r7, #16]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3728      	adds	r7, #40	@ 0x28
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005240:	f3ef 8305 	mrs	r3, IPSR
 8005244:	60bb      	str	r3, [r7, #8]
  return(result);
 8005246:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <osDelay+0x1c>
    stat = osErrorISR;
 800524c:	f06f 0305 	mvn.w	r3, #5
 8005250:	60fb      	str	r3, [r7, #12]
 8005252:	e007      	b.n	8005264 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005254:	2300      	movs	r3, #0
 8005256:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d002      	beq.n	8005264 <osDelay+0x2c>
      vTaskDelay(ticks);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f001 f93c 	bl	80064dc <vTaskDelay>
    }
  }

  return (stat);
 8005264:	68fb      	ldr	r3, [r7, #12]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	4a07      	ldr	r2, [pc, #28]	@ (800529c <vApplicationGetIdleTaskMemory+0x2c>)
 8005280:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	4a06      	ldr	r2, [pc, #24]	@ (80052a0 <vApplicationGetIdleTaskMemory+0x30>)
 8005286:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2280      	movs	r2, #128	@ 0x80
 800528c:	601a      	str	r2, [r3, #0]
}
 800528e:	bf00      	nop
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	20000678 	.word	0x20000678
 80052a0:	20000720 	.word	0x20000720

080052a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	4a07      	ldr	r2, [pc, #28]	@ (80052d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80052b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	4a06      	ldr	r2, [pc, #24]	@ (80052d4 <vApplicationGetTimerTaskMemory+0x30>)
 80052ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052c2:	601a      	str	r2, [r3, #0]
}
 80052c4:	bf00      	nop
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	20000920 	.word	0x20000920
 80052d4:	200009c8 	.word	0x200009c8

080052d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f103 0208 	add.w	r2, r3, #8
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f103 0208 	add.w	r2, r3, #8
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f103 0208 	add.w	r2, r3, #8
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800530c:	bf00      	nop
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2200      	movs	r2, #0
 8005324:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005326:	bf00      	nop
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005332:	b480      	push	{r7}
 8005334:	b085      	sub	sp, #20
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
 800533a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	689a      	ldr	r2, [r3, #8]
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	601a      	str	r2, [r3, #0]
}
 800536e:	bf00      	nop
 8005370:	3714      	adds	r7, #20
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800537a:	b480      	push	{r7}
 800537c:	b085      	sub	sp, #20
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
 8005382:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005390:	d103      	bne.n	800539a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	e00c      	b.n	80053b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	3308      	adds	r3, #8
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	e002      	b.n	80053a8 <vListInsert+0x2e>
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	60fb      	str	r3, [r7, #12]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d2f6      	bcs.n	80053a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	1c5a      	adds	r2, r3, #1
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	601a      	str	r2, [r3, #0]
}
 80053e0:	bf00      	nop
 80053e2:	3714      	adds	r7, #20
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	6892      	ldr	r2, [r2, #8]
 8005402:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6852      	ldr	r2, [r2, #4]
 800540c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	429a      	cmp	r2, r3
 8005416:	d103      	bne.n	8005420 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	1e5a      	subs	r2, r3, #1
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3714      	adds	r7, #20
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10b      	bne.n	800546c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005458:	f383 8811 	msr	BASEPRI, r3
 800545c:	f3bf 8f6f 	isb	sy
 8005460:	f3bf 8f4f 	dsb	sy
 8005464:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005466:	bf00      	nop
 8005468:	bf00      	nop
 800546a:	e7fd      	b.n	8005468 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800546c:	f002 fb3c 	bl	8007ae8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005478:	68f9      	ldr	r1, [r7, #12]
 800547a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800547c:	fb01 f303 	mul.w	r3, r1, r3
 8005480:	441a      	add	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800549c:	3b01      	subs	r3, #1
 800549e:	68f9      	ldr	r1, [r7, #12]
 80054a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80054a2:	fb01 f303 	mul.w	r3, r1, r3
 80054a6:	441a      	add	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	22ff      	movs	r2, #255	@ 0xff
 80054b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	22ff      	movs	r2, #255	@ 0xff
 80054b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d114      	bne.n	80054ec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d01a      	beq.n	8005500 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	3310      	adds	r3, #16
 80054ce:	4618      	mov	r0, r3
 80054d0:	f001 fad8 	bl	8006a84 <xTaskRemoveFromEventList>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d012      	beq.n	8005500 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80054da:	4b0d      	ldr	r3, [pc, #52]	@ (8005510 <xQueueGenericReset+0xd0>)
 80054dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054e0:	601a      	str	r2, [r3, #0]
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	f3bf 8f6f 	isb	sy
 80054ea:	e009      	b.n	8005500 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	3310      	adds	r3, #16
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7ff fef1 	bl	80052d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	3324      	adds	r3, #36	@ 0x24
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7ff feec 	bl	80052d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005500:	f002 fb24 	bl	8007b4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005504:	2301      	movs	r3, #1
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	e000ed04 	.word	0xe000ed04

08005514 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005514:	b580      	push	{r7, lr}
 8005516:	b08e      	sub	sp, #56	@ 0x38
 8005518:	af02      	add	r7, sp, #8
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10b      	bne.n	8005540 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	e7fd      	b.n	800553c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10b      	bne.n	800555e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	e7fd      	b.n	800555a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d002      	beq.n	800556a <xQueueGenericCreateStatic+0x56>
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <xQueueGenericCreateStatic+0x5a>
 800556a:	2301      	movs	r3, #1
 800556c:	e000      	b.n	8005570 <xQueueGenericCreateStatic+0x5c>
 800556e:	2300      	movs	r3, #0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10b      	bne.n	800558c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005578:	f383 8811 	msr	BASEPRI, r3
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	623b      	str	r3, [r7, #32]
}
 8005586:	bf00      	nop
 8005588:	bf00      	nop
 800558a:	e7fd      	b.n	8005588 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d102      	bne.n	8005598 <xQueueGenericCreateStatic+0x84>
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <xQueueGenericCreateStatic+0x88>
 8005598:	2301      	movs	r3, #1
 800559a:	e000      	b.n	800559e <xQueueGenericCreateStatic+0x8a>
 800559c:	2300      	movs	r3, #0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10b      	bne.n	80055ba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80055a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a6:	f383 8811 	msr	BASEPRI, r3
 80055aa:	f3bf 8f6f 	isb	sy
 80055ae:	f3bf 8f4f 	dsb	sy
 80055b2:	61fb      	str	r3, [r7, #28]
}
 80055b4:	bf00      	nop
 80055b6:	bf00      	nop
 80055b8:	e7fd      	b.n	80055b6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055ba:	2350      	movs	r3, #80	@ 0x50
 80055bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	2b50      	cmp	r3, #80	@ 0x50
 80055c2:	d00b      	beq.n	80055dc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80055c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c8:	f383 8811 	msr	BASEPRI, r3
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f3bf 8f4f 	dsb	sy
 80055d4:	61bb      	str	r3, [r7, #24]
}
 80055d6:	bf00      	nop
 80055d8:	bf00      	nop
 80055da:	e7fd      	b.n	80055d8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80055dc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80055e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00d      	beq.n	8005604 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055f0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80055f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	4613      	mov	r3, r2
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	68b9      	ldr	r1, [r7, #8]
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 f840 	bl	8005684 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005606:	4618      	mov	r0, r3
 8005608:	3730      	adds	r7, #48	@ 0x30
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}

0800560e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800560e:	b580      	push	{r7, lr}
 8005610:	b08a      	sub	sp, #40	@ 0x28
 8005612:	af02      	add	r7, sp, #8
 8005614:	60f8      	str	r0, [r7, #12]
 8005616:	60b9      	str	r1, [r7, #8]
 8005618:	4613      	mov	r3, r2
 800561a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10b      	bne.n	800563a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005626:	f383 8811 	msr	BASEPRI, r3
 800562a:	f3bf 8f6f 	isb	sy
 800562e:	f3bf 8f4f 	dsb	sy
 8005632:	613b      	str	r3, [r7, #16]
}
 8005634:	bf00      	nop
 8005636:	bf00      	nop
 8005638:	e7fd      	b.n	8005636 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	68ba      	ldr	r2, [r7, #8]
 800563e:	fb02 f303 	mul.w	r3, r2, r3
 8005642:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	3350      	adds	r3, #80	@ 0x50
 8005648:	4618      	mov	r0, r3
 800564a:	f002 fb6f 	bl	8007d2c <pvPortMalloc>
 800564e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d011      	beq.n	800567a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	3350      	adds	r3, #80	@ 0x50
 800565e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005668:	79fa      	ldrb	r2, [r7, #7]
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	9300      	str	r3, [sp, #0]
 800566e:	4613      	mov	r3, r2
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	68b9      	ldr	r1, [r7, #8]
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f000 f805 	bl	8005684 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800567a:	69bb      	ldr	r3, [r7, #24]
	}
 800567c:	4618      	mov	r0, r3
 800567e:	3720      	adds	r7, #32
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
 8005690:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d103      	bne.n	80056a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	69ba      	ldr	r2, [r7, #24]
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	e002      	b.n	80056a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80056b2:	2101      	movs	r1, #1
 80056b4:	69b8      	ldr	r0, [r7, #24]
 80056b6:	f7ff fec3 	bl	8005440 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	78fa      	ldrb	r2, [r7, #3]
 80056be:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80056c2:	bf00      	nop
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b082      	sub	sp, #8
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00e      	beq.n	80056f6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80056ea:	2300      	movs	r3, #0
 80056ec:	2200      	movs	r2, #0
 80056ee:	2100      	movs	r1, #0
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 f81d 	bl	8005730 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80056f6:	bf00      	nop
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b086      	sub	sp, #24
 8005702:	af00      	add	r7, sp, #0
 8005704:	4603      	mov	r3, r0
 8005706:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005708:	2301      	movs	r3, #1
 800570a:	617b      	str	r3, [r7, #20]
 800570c:	2300      	movs	r3, #0
 800570e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005710:	79fb      	ldrb	r3, [r7, #7]
 8005712:	461a      	mov	r2, r3
 8005714:	6939      	ldr	r1, [r7, #16]
 8005716:	6978      	ldr	r0, [r7, #20]
 8005718:	f7ff ff79 	bl	800560e <xQueueGenericCreate>
 800571c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f7ff ffd3 	bl	80056ca <prvInitialiseMutex>

		return xNewQueue;
 8005724:	68fb      	ldr	r3, [r7, #12]
	}
 8005726:	4618      	mov	r0, r3
 8005728:	3718      	adds	r7, #24
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08e      	sub	sp, #56	@ 0x38
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
 800573c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800573e:	2300      	movs	r3, #0
 8005740:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10b      	bne.n	8005764 <xQueueGenericSend+0x34>
	__asm volatile
 800574c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800575e:	bf00      	nop
 8005760:	bf00      	nop
 8005762:	e7fd      	b.n	8005760 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d103      	bne.n	8005772 <xQueueGenericSend+0x42>
 800576a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <xQueueGenericSend+0x46>
 8005772:	2301      	movs	r3, #1
 8005774:	e000      	b.n	8005778 <xQueueGenericSend+0x48>
 8005776:	2300      	movs	r3, #0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10b      	bne.n	8005794 <xQueueGenericSend+0x64>
	__asm volatile
 800577c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005780:	f383 8811 	msr	BASEPRI, r3
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	f3bf 8f4f 	dsb	sy
 800578c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800578e:	bf00      	nop
 8005790:	bf00      	nop
 8005792:	e7fd      	b.n	8005790 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	2b02      	cmp	r3, #2
 8005798:	d103      	bne.n	80057a2 <xQueueGenericSend+0x72>
 800579a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d101      	bne.n	80057a6 <xQueueGenericSend+0x76>
 80057a2:	2301      	movs	r3, #1
 80057a4:	e000      	b.n	80057a8 <xQueueGenericSend+0x78>
 80057a6:	2300      	movs	r3, #0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d10b      	bne.n	80057c4 <xQueueGenericSend+0x94>
	__asm volatile
 80057ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057b0:	f383 8811 	msr	BASEPRI, r3
 80057b4:	f3bf 8f6f 	isb	sy
 80057b8:	f3bf 8f4f 	dsb	sy
 80057bc:	623b      	str	r3, [r7, #32]
}
 80057be:	bf00      	nop
 80057c0:	bf00      	nop
 80057c2:	e7fd      	b.n	80057c0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057c4:	f001 fb24 	bl	8006e10 <xTaskGetSchedulerState>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d102      	bne.n	80057d4 <xQueueGenericSend+0xa4>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <xQueueGenericSend+0xa8>
 80057d4:	2301      	movs	r3, #1
 80057d6:	e000      	b.n	80057da <xQueueGenericSend+0xaa>
 80057d8:	2300      	movs	r3, #0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10b      	bne.n	80057f6 <xQueueGenericSend+0xc6>
	__asm volatile
 80057de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e2:	f383 8811 	msr	BASEPRI, r3
 80057e6:	f3bf 8f6f 	isb	sy
 80057ea:	f3bf 8f4f 	dsb	sy
 80057ee:	61fb      	str	r3, [r7, #28]
}
 80057f0:	bf00      	nop
 80057f2:	bf00      	nop
 80057f4:	e7fd      	b.n	80057f2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057f6:	f002 f977 	bl	8007ae8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005802:	429a      	cmp	r2, r3
 8005804:	d302      	bcc.n	800580c <xQueueGenericSend+0xdc>
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	2b02      	cmp	r3, #2
 800580a:	d129      	bne.n	8005860 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800580c:	683a      	ldr	r2, [r7, #0]
 800580e:	68b9      	ldr	r1, [r7, #8]
 8005810:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005812:	f000 fb37 	bl	8005e84 <prvCopyDataToQueue>
 8005816:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581c:	2b00      	cmp	r3, #0
 800581e:	d010      	beq.n	8005842 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005822:	3324      	adds	r3, #36	@ 0x24
 8005824:	4618      	mov	r0, r3
 8005826:	f001 f92d 	bl	8006a84 <xTaskRemoveFromEventList>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d013      	beq.n	8005858 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005830:	4b3f      	ldr	r3, [pc, #252]	@ (8005930 <xQueueGenericSend+0x200>)
 8005832:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005836:	601a      	str	r2, [r3, #0]
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	f3bf 8f6f 	isb	sy
 8005840:	e00a      	b.n	8005858 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005844:	2b00      	cmp	r3, #0
 8005846:	d007      	beq.n	8005858 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005848:	4b39      	ldr	r3, [pc, #228]	@ (8005930 <xQueueGenericSend+0x200>)
 800584a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	f3bf 8f4f 	dsb	sy
 8005854:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005858:	f002 f978 	bl	8007b4c <vPortExitCritical>
				return pdPASS;
 800585c:	2301      	movs	r3, #1
 800585e:	e063      	b.n	8005928 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d103      	bne.n	800586e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005866:	f002 f971 	bl	8007b4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800586a:	2300      	movs	r3, #0
 800586c:	e05c      	b.n	8005928 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800586e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005870:	2b00      	cmp	r3, #0
 8005872:	d106      	bne.n	8005882 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005874:	f107 0314 	add.w	r3, r7, #20
 8005878:	4618      	mov	r0, r3
 800587a:	f001 f967 	bl	8006b4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800587e:	2301      	movs	r3, #1
 8005880:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005882:	f002 f963 	bl	8007b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005886:	f000 fecf 	bl	8006628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800588a:	f002 f92d 	bl	8007ae8 <vPortEnterCritical>
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005894:	b25b      	sxtb	r3, r3
 8005896:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800589a:	d103      	bne.n	80058a4 <xQueueGenericSend+0x174>
 800589c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058aa:	b25b      	sxtb	r3, r3
 80058ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058b0:	d103      	bne.n	80058ba <xQueueGenericSend+0x18a>
 80058b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058ba:	f002 f947 	bl	8007b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058be:	1d3a      	adds	r2, r7, #4
 80058c0:	f107 0314 	add.w	r3, r7, #20
 80058c4:	4611      	mov	r1, r2
 80058c6:	4618      	mov	r0, r3
 80058c8:	f001 f956 	bl	8006b78 <xTaskCheckForTimeOut>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d124      	bne.n	800591c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80058d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058d4:	f000 fbce 	bl	8006074 <prvIsQueueFull>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d018      	beq.n	8005910 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80058de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e0:	3310      	adds	r3, #16
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	4611      	mov	r1, r2
 80058e6:	4618      	mov	r0, r3
 80058e8:	f001 f87a 	bl	80069e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80058ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058ee:	f000 fb59 	bl	8005fa4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80058f2:	f000 fea7 	bl	8006644 <xTaskResumeAll>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f47f af7c 	bne.w	80057f6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80058fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005930 <xQueueGenericSend+0x200>)
 8005900:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	f3bf 8f6f 	isb	sy
 800590e:	e772      	b.n	80057f6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005910:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005912:	f000 fb47 	bl	8005fa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005916:	f000 fe95 	bl	8006644 <xTaskResumeAll>
 800591a:	e76c      	b.n	80057f6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800591c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800591e:	f000 fb41 	bl	8005fa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005922:	f000 fe8f 	bl	8006644 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005926:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005928:	4618      	mov	r0, r3
 800592a:	3738      	adds	r7, #56	@ 0x38
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	e000ed04 	.word	0xe000ed04

08005934 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b090      	sub	sp, #64	@ 0x40
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
 8005940:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10b      	bne.n	8005964 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800594c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005950:	f383 8811 	msr	BASEPRI, r3
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800595e:	bf00      	nop
 8005960:	bf00      	nop
 8005962:	e7fd      	b.n	8005960 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d103      	bne.n	8005972 <xQueueGenericSendFromISR+0x3e>
 800596a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <xQueueGenericSendFromISR+0x42>
 8005972:	2301      	movs	r3, #1
 8005974:	e000      	b.n	8005978 <xQueueGenericSendFromISR+0x44>
 8005976:	2300      	movs	r3, #0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10b      	bne.n	8005994 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800597c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005980:	f383 8811 	msr	BASEPRI, r3
 8005984:	f3bf 8f6f 	isb	sy
 8005988:	f3bf 8f4f 	dsb	sy
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800598e:	bf00      	nop
 8005990:	bf00      	nop
 8005992:	e7fd      	b.n	8005990 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	2b02      	cmp	r3, #2
 8005998:	d103      	bne.n	80059a2 <xQueueGenericSendFromISR+0x6e>
 800599a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800599c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d101      	bne.n	80059a6 <xQueueGenericSendFromISR+0x72>
 80059a2:	2301      	movs	r3, #1
 80059a4:	e000      	b.n	80059a8 <xQueueGenericSendFromISR+0x74>
 80059a6:	2300      	movs	r3, #0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10b      	bne.n	80059c4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80059ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b0:	f383 8811 	msr	BASEPRI, r3
 80059b4:	f3bf 8f6f 	isb	sy
 80059b8:	f3bf 8f4f 	dsb	sy
 80059bc:	623b      	str	r3, [r7, #32]
}
 80059be:	bf00      	nop
 80059c0:	bf00      	nop
 80059c2:	e7fd      	b.n	80059c0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80059c4:	f002 f970 	bl	8007ca8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80059c8:	f3ef 8211 	mrs	r2, BASEPRI
 80059cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	61fa      	str	r2, [r7, #28]
 80059de:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80059e0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059e2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d302      	bcc.n	80059f6 <xQueueGenericSendFromISR+0xc2>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d12f      	bne.n	8005a56 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80059f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	68b9      	ldr	r1, [r7, #8]
 8005a0a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005a0c:	f000 fa3a 	bl	8005e84 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005a10:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a18:	d112      	bne.n	8005a40 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d016      	beq.n	8005a50 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a24:	3324      	adds	r3, #36	@ 0x24
 8005a26:	4618      	mov	r0, r3
 8005a28:	f001 f82c 	bl	8006a84 <xTaskRemoveFromEventList>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00e      	beq.n	8005a50 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00b      	beq.n	8005a50 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	e007      	b.n	8005a50 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a40:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005a44:	3301      	adds	r3, #1
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	b25a      	sxtb	r2, r3
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005a50:	2301      	movs	r3, #1
 8005a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005a54:	e001      	b.n	8005a5a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005a56:	2300      	movs	r3, #0
 8005a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a5c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005a64:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3740      	adds	r7, #64	@ 0x40
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08c      	sub	sp, #48	@ 0x30
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10b      	bne.n	8005aa2 <xQueueReceive+0x32>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	623b      	str	r3, [r7, #32]
}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d103      	bne.n	8005ab0 <xQueueReceive+0x40>
 8005aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <xQueueReceive+0x44>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e000      	b.n	8005ab6 <xQueueReceive+0x46>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <xQueueReceive+0x62>
	__asm volatile
 8005aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	61fb      	str	r3, [r7, #28]
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	e7fd      	b.n	8005ace <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ad2:	f001 f99d 	bl	8006e10 <xTaskGetSchedulerState>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d102      	bne.n	8005ae2 <xQueueReceive+0x72>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d101      	bne.n	8005ae6 <xQueueReceive+0x76>
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e000      	b.n	8005ae8 <xQueueReceive+0x78>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10b      	bne.n	8005b04 <xQueueReceive+0x94>
	__asm volatile
 8005aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af0:	f383 8811 	msr	BASEPRI, r3
 8005af4:	f3bf 8f6f 	isb	sy
 8005af8:	f3bf 8f4f 	dsb	sy
 8005afc:	61bb      	str	r3, [r7, #24]
}
 8005afe:	bf00      	nop
 8005b00:	bf00      	nop
 8005b02:	e7fd      	b.n	8005b00 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b04:	f001 fff0 	bl	8007ae8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d01f      	beq.n	8005b54 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b14:	68b9      	ldr	r1, [r7, #8]
 8005b16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b18:	f000 fa1e 	bl	8005f58 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1e:	1e5a      	subs	r2, r3, #1
 8005b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b22:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00f      	beq.n	8005b4c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2e:	3310      	adds	r3, #16
 8005b30:	4618      	mov	r0, r3
 8005b32:	f000 ffa7 	bl	8006a84 <xTaskRemoveFromEventList>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d007      	beq.n	8005b4c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b3c:	4b3c      	ldr	r3, [pc, #240]	@ (8005c30 <xQueueReceive+0x1c0>)
 8005b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b42:	601a      	str	r2, [r3, #0]
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b4c:	f001 fffe 	bl	8007b4c <vPortExitCritical>
				return pdPASS;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e069      	b.n	8005c28 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d103      	bne.n	8005b62 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b5a:	f001 fff7 	bl	8007b4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	e062      	b.n	8005c28 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d106      	bne.n	8005b76 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b68:	f107 0310 	add.w	r3, r7, #16
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 ffed 	bl	8006b4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b72:	2301      	movs	r3, #1
 8005b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b76:	f001 ffe9 	bl	8007b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b7a:	f000 fd55 	bl	8006628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b7e:	f001 ffb3 	bl	8007ae8 <vPortEnterCritical>
 8005b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b88:	b25b      	sxtb	r3, r3
 8005b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b8e:	d103      	bne.n	8005b98 <xQueueReceive+0x128>
 8005b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b92:	2200      	movs	r2, #0
 8005b94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b9e:	b25b      	sxtb	r3, r3
 8005ba0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ba4:	d103      	bne.n	8005bae <xQueueReceive+0x13e>
 8005ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bae:	f001 ffcd 	bl	8007b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005bb2:	1d3a      	adds	r2, r7, #4
 8005bb4:	f107 0310 	add.w	r3, r7, #16
 8005bb8:	4611      	mov	r1, r2
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 ffdc 	bl	8006b78 <xTaskCheckForTimeOut>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d123      	bne.n	8005c0e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bc8:	f000 fa3e 	bl	8006048 <prvIsQueueEmpty>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d017      	beq.n	8005c02 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd4:	3324      	adds	r3, #36	@ 0x24
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	4611      	mov	r1, r2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 ff00 	bl	80069e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005be0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005be2:	f000 f9df 	bl	8005fa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005be6:	f000 fd2d 	bl	8006644 <xTaskResumeAll>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d189      	bne.n	8005b04 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8005c30 <xQueueReceive+0x1c0>)
 8005bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	f3bf 8f6f 	isb	sy
 8005c00:	e780      	b.n	8005b04 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005c02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c04:	f000 f9ce 	bl	8005fa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c08:	f000 fd1c 	bl	8006644 <xTaskResumeAll>
 8005c0c:	e77a      	b.n	8005b04 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005c0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c10:	f000 f9c8 	bl	8005fa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c14:	f000 fd16 	bl	8006644 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c1a:	f000 fa15 	bl	8006048 <prvIsQueueEmpty>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f43f af6f 	beq.w	8005b04 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c26:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3730      	adds	r7, #48	@ 0x30
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	e000ed04 	.word	0xe000ed04

08005c34 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b08e      	sub	sp, #56	@ 0x38
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005c46:	2300      	movs	r3, #0
 8005c48:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10b      	bne.n	8005c68 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c54:	f383 8811 	msr	BASEPRI, r3
 8005c58:	f3bf 8f6f 	isb	sy
 8005c5c:	f3bf 8f4f 	dsb	sy
 8005c60:	623b      	str	r3, [r7, #32]
}
 8005c62:	bf00      	nop
 8005c64:	bf00      	nop
 8005c66:	e7fd      	b.n	8005c64 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00b      	beq.n	8005c88 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c74:	f383 8811 	msr	BASEPRI, r3
 8005c78:	f3bf 8f6f 	isb	sy
 8005c7c:	f3bf 8f4f 	dsb	sy
 8005c80:	61fb      	str	r3, [r7, #28]
}
 8005c82:	bf00      	nop
 8005c84:	bf00      	nop
 8005c86:	e7fd      	b.n	8005c84 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c88:	f001 f8c2 	bl	8006e10 <xTaskGetSchedulerState>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d102      	bne.n	8005c98 <xQueueSemaphoreTake+0x64>
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <xQueueSemaphoreTake+0x68>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e000      	b.n	8005c9e <xQueueSemaphoreTake+0x6a>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d10b      	bne.n	8005cba <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca6:	f383 8811 	msr	BASEPRI, r3
 8005caa:	f3bf 8f6f 	isb	sy
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	61bb      	str	r3, [r7, #24]
}
 8005cb4:	bf00      	nop
 8005cb6:	bf00      	nop
 8005cb8:	e7fd      	b.n	8005cb6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005cba:	f001 ff15 	bl	8007ae8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d024      	beq.n	8005d14 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ccc:	1e5a      	subs	r2, r3, #1
 8005cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d104      	bne.n	8005ce4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005cda:	f001 fa13 	bl	8007104 <pvTaskIncrementMutexHeldCount>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00f      	beq.n	8005d0c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cee:	3310      	adds	r3, #16
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f000 fec7 	bl	8006a84 <xTaskRemoveFromEventList>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d007      	beq.n	8005d0c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005cfc:	4b54      	ldr	r3, [pc, #336]	@ (8005e50 <xQueueSemaphoreTake+0x21c>)
 8005cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005d0c:	f001 ff1e 	bl	8007b4c <vPortExitCritical>
				return pdPASS;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e098      	b.n	8005e46 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d112      	bne.n	8005d40 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00b      	beq.n	8005d38 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d24:	f383 8811 	msr	BASEPRI, r3
 8005d28:	f3bf 8f6f 	isb	sy
 8005d2c:	f3bf 8f4f 	dsb	sy
 8005d30:	617b      	str	r3, [r7, #20]
}
 8005d32:	bf00      	nop
 8005d34:	bf00      	nop
 8005d36:	e7fd      	b.n	8005d34 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005d38:	f001 ff08 	bl	8007b4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	e082      	b.n	8005e46 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d106      	bne.n	8005d54 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d46:	f107 030c 	add.w	r3, r7, #12
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f000 fefe 	bl	8006b4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d50:	2301      	movs	r3, #1
 8005d52:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d54:	f001 fefa 	bl	8007b4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d58:	f000 fc66 	bl	8006628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d5c:	f001 fec4 	bl	8007ae8 <vPortEnterCritical>
 8005d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d66:	b25b      	sxtb	r3, r3
 8005d68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d6c:	d103      	bne.n	8005d76 <xQueueSemaphoreTake+0x142>
 8005d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d7c:	b25b      	sxtb	r3, r3
 8005d7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d82:	d103      	bne.n	8005d8c <xQueueSemaphoreTake+0x158>
 8005d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d8c:	f001 fede 	bl	8007b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d90:	463a      	mov	r2, r7
 8005d92:	f107 030c 	add.w	r3, r7, #12
 8005d96:	4611      	mov	r1, r2
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f000 feed 	bl	8006b78 <xTaskCheckForTimeOut>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d132      	bne.n	8005e0a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005da4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005da6:	f000 f94f 	bl	8006048 <prvIsQueueEmpty>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d026      	beq.n	8005dfe <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d109      	bne.n	8005dcc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005db8:	f001 fe96 	bl	8007ae8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f001 f843 	bl	8006e4c <xTaskPriorityInherit>
 8005dc6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005dc8:	f001 fec0 	bl	8007b4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dce:	3324      	adds	r3, #36	@ 0x24
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	4611      	mov	r1, r2
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f000 fe03 	bl	80069e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005dda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ddc:	f000 f8e2 	bl	8005fa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005de0:	f000 fc30 	bl	8006644 <xTaskResumeAll>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	f47f af67 	bne.w	8005cba <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005dec:	4b18      	ldr	r3, [pc, #96]	@ (8005e50 <xQueueSemaphoreTake+0x21c>)
 8005dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005df2:	601a      	str	r2, [r3, #0]
 8005df4:	f3bf 8f4f 	dsb	sy
 8005df8:	f3bf 8f6f 	isb	sy
 8005dfc:	e75d      	b.n	8005cba <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005dfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e00:	f000 f8d0 	bl	8005fa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e04:	f000 fc1e 	bl	8006644 <xTaskResumeAll>
 8005e08:	e757      	b.n	8005cba <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005e0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e0c:	f000 f8ca 	bl	8005fa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e10:	f000 fc18 	bl	8006644 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e16:	f000 f917 	bl	8006048 <prvIsQueueEmpty>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f43f af4c 	beq.w	8005cba <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00d      	beq.n	8005e44 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005e28:	f001 fe5e 	bl	8007ae8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005e2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e2e:	f000 f811 	bl	8005e54 <prvGetDisinheritPriorityAfterTimeout>
 8005e32:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f001 f8de 	bl	8006ffc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005e40:	f001 fe84 	bl	8007b4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005e44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3738      	adds	r7, #56	@ 0x38
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	e000ed04 	.word	0xe000ed04

08005e54 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005e54:	b480      	push	{r7}
 8005e56:	b085      	sub	sp, #20
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d006      	beq.n	8005e72 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	e001      	b.n	8005e76 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005e72:	2300      	movs	r3, #0
 8005e74:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005e76:	68fb      	ldr	r3, [r7, #12]
	}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005e90:	2300      	movs	r3, #0
 8005e92:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e98:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10d      	bne.n	8005ebe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d14d      	bne.n	8005f46 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f001 f834 	bl	8006f1c <xTaskPriorityDisinherit>
 8005eb4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	609a      	str	r2, [r3, #8]
 8005ebc:	e043      	b.n	8005f46 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d119      	bne.n	8005ef8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6858      	ldr	r0, [r3, #4]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	461a      	mov	r2, r3
 8005ece:	68b9      	ldr	r1, [r7, #8]
 8005ed0:	f002 f9a6 	bl	8008220 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005edc:	441a      	add	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d32b      	bcc.n	8005f46 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	605a      	str	r2, [r3, #4]
 8005ef6:	e026      	b.n	8005f46 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	68d8      	ldr	r0, [r3, #12]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f00:	461a      	mov	r2, r3
 8005f02:	68b9      	ldr	r1, [r7, #8]
 8005f04:	f002 f98c 	bl	8008220 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	68da      	ldr	r2, [r3, #12]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f10:	425b      	negs	r3, r3
 8005f12:	441a      	add	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	68da      	ldr	r2, [r3, #12]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d207      	bcs.n	8005f34 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	689a      	ldr	r2, [r3, #8]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2c:	425b      	negs	r3, r3
 8005f2e:	441a      	add	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d105      	bne.n	8005f46 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d002      	beq.n	8005f46 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	1c5a      	adds	r2, r3, #1
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005f4e:	697b      	ldr	r3, [r7, #20]
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d018      	beq.n	8005f9c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f72:	441a      	add	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d303      	bcc.n	8005f8c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68d9      	ldr	r1, [r3, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f94:	461a      	mov	r2, r3
 8005f96:	6838      	ldr	r0, [r7, #0]
 8005f98:	f002 f942 	bl	8008220 <memcpy>
	}
}
 8005f9c:	bf00      	nop
 8005f9e:	3708      	adds	r7, #8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005fac:	f001 fd9c 	bl	8007ae8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fb6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005fb8:	e011      	b.n	8005fde <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d012      	beq.n	8005fe8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	3324      	adds	r3, #36	@ 0x24
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fd5c 	bl	8006a84 <xTaskRemoveFromEventList>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d001      	beq.n	8005fd6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005fd2:	f000 fe35 	bl	8006c40 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005fd6:	7bfb      	ldrb	r3, [r7, #15]
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	dce9      	bgt.n	8005fba <prvUnlockQueue+0x16>
 8005fe6:	e000      	b.n	8005fea <prvUnlockQueue+0x46>
					break;
 8005fe8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	22ff      	movs	r2, #255	@ 0xff
 8005fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005ff2:	f001 fdab 	bl	8007b4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005ff6:	f001 fd77 	bl	8007ae8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006000:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006002:	e011      	b.n	8006028 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d012      	beq.n	8006032 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	3310      	adds	r3, #16
 8006010:	4618      	mov	r0, r3
 8006012:	f000 fd37 	bl	8006a84 <xTaskRemoveFromEventList>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800601c:	f000 fe10 	bl	8006c40 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006020:	7bbb      	ldrb	r3, [r7, #14]
 8006022:	3b01      	subs	r3, #1
 8006024:	b2db      	uxtb	r3, r3
 8006026:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006028:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800602c:	2b00      	cmp	r3, #0
 800602e:	dce9      	bgt.n	8006004 <prvUnlockQueue+0x60>
 8006030:	e000      	b.n	8006034 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006032:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	22ff      	movs	r2, #255	@ 0xff
 8006038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800603c:	f001 fd86 	bl	8007b4c <vPortExitCritical>
}
 8006040:	bf00      	nop
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006050:	f001 fd4a 	bl	8007ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006058:	2b00      	cmp	r3, #0
 800605a:	d102      	bne.n	8006062 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800605c:	2301      	movs	r3, #1
 800605e:	60fb      	str	r3, [r7, #12]
 8006060:	e001      	b.n	8006066 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006062:	2300      	movs	r3, #0
 8006064:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006066:	f001 fd71 	bl	8007b4c <vPortExitCritical>

	return xReturn;
 800606a:	68fb      	ldr	r3, [r7, #12]
}
 800606c:	4618      	mov	r0, r3
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800607c:	f001 fd34 	bl	8007ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006088:	429a      	cmp	r2, r3
 800608a:	d102      	bne.n	8006092 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800608c:	2301      	movs	r3, #1
 800608e:	60fb      	str	r3, [r7, #12]
 8006090:	e001      	b.n	8006096 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006092:	2300      	movs	r3, #0
 8006094:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006096:	f001 fd59 	bl	8007b4c <vPortExitCritical>

	return xReturn;
 800609a:	68fb      	ldr	r3, [r7, #12]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80060ae:	2300      	movs	r3, #0
 80060b0:	60fb      	str	r3, [r7, #12]
 80060b2:	e014      	b.n	80060de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80060b4:	4a0f      	ldr	r2, [pc, #60]	@ (80060f4 <vQueueAddToRegistry+0x50>)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d10b      	bne.n	80060d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80060c0:	490c      	ldr	r1, [pc, #48]	@ (80060f4 <vQueueAddToRegistry+0x50>)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80060ca:	4a0a      	ldr	r2, [pc, #40]	@ (80060f4 <vQueueAddToRegistry+0x50>)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	4413      	add	r3, r2
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80060d6:	e006      	b.n	80060e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	3301      	adds	r3, #1
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b07      	cmp	r3, #7
 80060e2:	d9e7      	bls.n	80060b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80060e4:	bf00      	nop
 80060e6:	bf00      	nop
 80060e8:	3714      	adds	r7, #20
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop
 80060f4:	20000dc8 	.word	0x20000dc8

080060f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006108:	f001 fcee 	bl	8007ae8 <vPortEnterCritical>
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006112:	b25b      	sxtb	r3, r3
 8006114:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006118:	d103      	bne.n	8006122 <vQueueWaitForMessageRestricted+0x2a>
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006128:	b25b      	sxtb	r3, r3
 800612a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800612e:	d103      	bne.n	8006138 <vQueueWaitForMessageRestricted+0x40>
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006138:	f001 fd08 	bl	8007b4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006140:	2b00      	cmp	r3, #0
 8006142:	d106      	bne.n	8006152 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	3324      	adds	r3, #36	@ 0x24
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	68b9      	ldr	r1, [r7, #8]
 800614c:	4618      	mov	r0, r3
 800614e:	f000 fc6d 	bl	8006a2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006152:	6978      	ldr	r0, [r7, #20]
 8006154:	f7ff ff26 	bl	8005fa4 <prvUnlockQueue>
	}
 8006158:	bf00      	nop
 800615a:	3718      	adds	r7, #24
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006160:	b580      	push	{r7, lr}
 8006162:	b08e      	sub	sp, #56	@ 0x38
 8006164:	af04      	add	r7, sp, #16
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800616e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10b      	bne.n	800618c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	623b      	str	r3, [r7, #32]
}
 8006186:	bf00      	nop
 8006188:	bf00      	nop
 800618a:	e7fd      	b.n	8006188 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800618c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800618e:	2b00      	cmp	r3, #0
 8006190:	d10b      	bne.n	80061aa <xTaskCreateStatic+0x4a>
	__asm volatile
 8006192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006196:	f383 8811 	msr	BASEPRI, r3
 800619a:	f3bf 8f6f 	isb	sy
 800619e:	f3bf 8f4f 	dsb	sy
 80061a2:	61fb      	str	r3, [r7, #28]
}
 80061a4:	bf00      	nop
 80061a6:	bf00      	nop
 80061a8:	e7fd      	b.n	80061a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80061aa:	23a8      	movs	r3, #168	@ 0xa8
 80061ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	2ba8      	cmp	r3, #168	@ 0xa8
 80061b2:	d00b      	beq.n	80061cc <xTaskCreateStatic+0x6c>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	61bb      	str	r3, [r7, #24]
}
 80061c6:	bf00      	nop
 80061c8:	bf00      	nop
 80061ca:	e7fd      	b.n	80061c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80061cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80061ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01e      	beq.n	8006212 <xTaskCreateStatic+0xb2>
 80061d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d01b      	beq.n	8006212 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80061da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80061de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80061e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80061e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e6:	2202      	movs	r2, #2
 80061e8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80061ec:	2300      	movs	r3, #0
 80061ee:	9303      	str	r3, [sp, #12]
 80061f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f2:	9302      	str	r3, [sp, #8]
 80061f4:	f107 0314 	add.w	r3, r7, #20
 80061f8:	9301      	str	r3, [sp, #4]
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	68b9      	ldr	r1, [r7, #8]
 8006204:	68f8      	ldr	r0, [r7, #12]
 8006206:	f000 f851 	bl	80062ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800620a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800620c:	f000 f8f6 	bl	80063fc <prvAddNewTaskToReadyList>
 8006210:	e001      	b.n	8006216 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006212:	2300      	movs	r3, #0
 8006214:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006216:	697b      	ldr	r3, [r7, #20]
	}
 8006218:	4618      	mov	r0, r3
 800621a:	3728      	adds	r7, #40	@ 0x28
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006220:	b580      	push	{r7, lr}
 8006222:	b08c      	sub	sp, #48	@ 0x30
 8006224:	af04      	add	r7, sp, #16
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	603b      	str	r3, [r7, #0]
 800622c:	4613      	mov	r3, r2
 800622e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006230:	88fb      	ldrh	r3, [r7, #6]
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	4618      	mov	r0, r3
 8006236:	f001 fd79 	bl	8007d2c <pvPortMalloc>
 800623a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00e      	beq.n	8006260 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006242:	20a8      	movs	r0, #168	@ 0xa8
 8006244:	f001 fd72 	bl	8007d2c <pvPortMalloc>
 8006248:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d003      	beq.n	8006258 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	631a      	str	r2, [r3, #48]	@ 0x30
 8006256:	e005      	b.n	8006264 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006258:	6978      	ldr	r0, [r7, #20]
 800625a:	f001 fe35 	bl	8007ec8 <vPortFree>
 800625e:	e001      	b.n	8006264 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006260:	2300      	movs	r3, #0
 8006262:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d017      	beq.n	800629a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006272:	88fa      	ldrh	r2, [r7, #6]
 8006274:	2300      	movs	r3, #0
 8006276:	9303      	str	r3, [sp, #12]
 8006278:	69fb      	ldr	r3, [r7, #28]
 800627a:	9302      	str	r3, [sp, #8]
 800627c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800627e:	9301      	str	r3, [sp, #4]
 8006280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006282:	9300      	str	r3, [sp, #0]
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	68b9      	ldr	r1, [r7, #8]
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f80f 	bl	80062ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800628e:	69f8      	ldr	r0, [r7, #28]
 8006290:	f000 f8b4 	bl	80063fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006294:	2301      	movs	r3, #1
 8006296:	61bb      	str	r3, [r7, #24]
 8006298:	e002      	b.n	80062a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800629a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800629e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80062a0:	69bb      	ldr	r3, [r7, #24]
	}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3720      	adds	r7, #32
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
	...

080062ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b088      	sub	sp, #32
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
 80062b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80062ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062bc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	009b      	lsls	r3, r3, #2
 80062c2:	461a      	mov	r2, r3
 80062c4:	21a5      	movs	r1, #165	@ 0xa5
 80062c6:	f001 ff1f 	bl	8008108 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80062ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80062d4:	3b01      	subs	r3, #1
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	4413      	add	r3, r2
 80062da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	f023 0307 	bic.w	r3, r3, #7
 80062e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	f003 0307 	and.w	r3, r3, #7
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00b      	beq.n	8006306 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80062ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f2:	f383 8811 	msr	BASEPRI, r3
 80062f6:	f3bf 8f6f 	isb	sy
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	617b      	str	r3, [r7, #20]
}
 8006300:	bf00      	nop
 8006302:	bf00      	nop
 8006304:	e7fd      	b.n	8006302 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d01f      	beq.n	800634c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800630c:	2300      	movs	r3, #0
 800630e:	61fb      	str	r3, [r7, #28]
 8006310:	e012      	b.n	8006338 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	4413      	add	r3, r2
 8006318:	7819      	ldrb	r1, [r3, #0]
 800631a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	4413      	add	r3, r2
 8006320:	3334      	adds	r3, #52	@ 0x34
 8006322:	460a      	mov	r2, r1
 8006324:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	69fb      	ldr	r3, [r7, #28]
 800632a:	4413      	add	r3, r2
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d006      	beq.n	8006340 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	3301      	adds	r3, #1
 8006336:	61fb      	str	r3, [r7, #28]
 8006338:	69fb      	ldr	r3, [r7, #28]
 800633a:	2b0f      	cmp	r3, #15
 800633c:	d9e9      	bls.n	8006312 <prvInitialiseNewTask+0x66>
 800633e:	e000      	b.n	8006342 <prvInitialiseNewTask+0x96>
			{
				break;
 8006340:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006344:	2200      	movs	r2, #0
 8006346:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800634a:	e003      	b.n	8006354 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800634c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006356:	2b37      	cmp	r3, #55	@ 0x37
 8006358:	d901      	bls.n	800635e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800635a:	2337      	movs	r3, #55	@ 0x37
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800635e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006360:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006362:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006366:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006368:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800636a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636c:	2200      	movs	r2, #0
 800636e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006372:	3304      	adds	r3, #4
 8006374:	4618      	mov	r0, r3
 8006376:	f7fe ffcf 	bl	8005318 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800637a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637c:	3318      	adds	r3, #24
 800637e:	4618      	mov	r0, r3
 8006380:	f7fe ffca 	bl	8005318 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006386:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006388:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800638a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006392:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006398:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800639a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639c:	2200      	movs	r2, #0
 800639e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80063a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80063aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ac:	3354      	adds	r3, #84	@ 0x54
 80063ae:	224c      	movs	r2, #76	@ 0x4c
 80063b0:	2100      	movs	r1, #0
 80063b2:	4618      	mov	r0, r3
 80063b4:	f001 fea8 	bl	8008108 <memset>
 80063b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ba:	4a0d      	ldr	r2, [pc, #52]	@ (80063f0 <prvInitialiseNewTask+0x144>)
 80063bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80063be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c0:	4a0c      	ldr	r2, [pc, #48]	@ (80063f4 <prvInitialiseNewTask+0x148>)
 80063c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80063c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c6:	4a0c      	ldr	r2, [pc, #48]	@ (80063f8 <prvInitialiseNewTask+0x14c>)
 80063c8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	68f9      	ldr	r1, [r7, #12]
 80063ce:	69b8      	ldr	r0, [r7, #24]
 80063d0:	f001 fa5a 	bl	8007888 <pxPortInitialiseStack>
 80063d4:	4602      	mov	r2, r0
 80063d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80063da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80063e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063e6:	bf00      	nop
 80063e8:	3720      	adds	r7, #32
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	20007604 	.word	0x20007604
 80063f4:	2000766c 	.word	0x2000766c
 80063f8:	200076d4 	.word	0x200076d4

080063fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006404:	f001 fb70 	bl	8007ae8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006408:	4b2d      	ldr	r3, [pc, #180]	@ (80064c0 <prvAddNewTaskToReadyList+0xc4>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3301      	adds	r3, #1
 800640e:	4a2c      	ldr	r2, [pc, #176]	@ (80064c0 <prvAddNewTaskToReadyList+0xc4>)
 8006410:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006412:	4b2c      	ldr	r3, [pc, #176]	@ (80064c4 <prvAddNewTaskToReadyList+0xc8>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d109      	bne.n	800642e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800641a:	4a2a      	ldr	r2, [pc, #168]	@ (80064c4 <prvAddNewTaskToReadyList+0xc8>)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006420:	4b27      	ldr	r3, [pc, #156]	@ (80064c0 <prvAddNewTaskToReadyList+0xc4>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2b01      	cmp	r3, #1
 8006426:	d110      	bne.n	800644a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006428:	f000 fc2e 	bl	8006c88 <prvInitialiseTaskLists>
 800642c:	e00d      	b.n	800644a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800642e:	4b26      	ldr	r3, [pc, #152]	@ (80064c8 <prvAddNewTaskToReadyList+0xcc>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d109      	bne.n	800644a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006436:	4b23      	ldr	r3, [pc, #140]	@ (80064c4 <prvAddNewTaskToReadyList+0xc8>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006440:	429a      	cmp	r2, r3
 8006442:	d802      	bhi.n	800644a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006444:	4a1f      	ldr	r2, [pc, #124]	@ (80064c4 <prvAddNewTaskToReadyList+0xc8>)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800644a:	4b20      	ldr	r3, [pc, #128]	@ (80064cc <prvAddNewTaskToReadyList+0xd0>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3301      	adds	r3, #1
 8006450:	4a1e      	ldr	r2, [pc, #120]	@ (80064cc <prvAddNewTaskToReadyList+0xd0>)
 8006452:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006454:	4b1d      	ldr	r3, [pc, #116]	@ (80064cc <prvAddNewTaskToReadyList+0xd0>)
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006460:	4b1b      	ldr	r3, [pc, #108]	@ (80064d0 <prvAddNewTaskToReadyList+0xd4>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	429a      	cmp	r2, r3
 8006466:	d903      	bls.n	8006470 <prvAddNewTaskToReadyList+0x74>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646c:	4a18      	ldr	r2, [pc, #96]	@ (80064d0 <prvAddNewTaskToReadyList+0xd4>)
 800646e:	6013      	str	r3, [r2, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006474:	4613      	mov	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4413      	add	r3, r2
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	4a15      	ldr	r2, [pc, #84]	@ (80064d4 <prvAddNewTaskToReadyList+0xd8>)
 800647e:	441a      	add	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	3304      	adds	r3, #4
 8006484:	4619      	mov	r1, r3
 8006486:	4610      	mov	r0, r2
 8006488:	f7fe ff53 	bl	8005332 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800648c:	f001 fb5e 	bl	8007b4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006490:	4b0d      	ldr	r3, [pc, #52]	@ (80064c8 <prvAddNewTaskToReadyList+0xcc>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d00e      	beq.n	80064b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006498:	4b0a      	ldr	r3, [pc, #40]	@ (80064c4 <prvAddNewTaskToReadyList+0xc8>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d207      	bcs.n	80064b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80064a6:	4b0c      	ldr	r3, [pc, #48]	@ (80064d8 <prvAddNewTaskToReadyList+0xdc>)
 80064a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ac:	601a      	str	r2, [r3, #0]
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064b6:	bf00      	nop
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	200012dc 	.word	0x200012dc
 80064c4:	20000e08 	.word	0x20000e08
 80064c8:	200012e8 	.word	0x200012e8
 80064cc:	200012f8 	.word	0x200012f8
 80064d0:	200012e4 	.word	0x200012e4
 80064d4:	20000e0c 	.word	0x20000e0c
 80064d8:	e000ed04 	.word	0xe000ed04

080064dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80064e4:	2300      	movs	r3, #0
 80064e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d018      	beq.n	8006520 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80064ee:	4b14      	ldr	r3, [pc, #80]	@ (8006540 <vTaskDelay+0x64>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00b      	beq.n	800650e <vTaskDelay+0x32>
	__asm volatile
 80064f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	60bb      	str	r3, [r7, #8]
}
 8006508:	bf00      	nop
 800650a:	bf00      	nop
 800650c:	e7fd      	b.n	800650a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800650e:	f000 f88b 	bl	8006628 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006512:	2100      	movs	r1, #0
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 fe09 	bl	800712c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800651a:	f000 f893 	bl	8006644 <xTaskResumeAll>
 800651e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d107      	bne.n	8006536 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006526:	4b07      	ldr	r3, [pc, #28]	@ (8006544 <vTaskDelay+0x68>)
 8006528:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800652c:	601a      	str	r2, [r3, #0]
 800652e:	f3bf 8f4f 	dsb	sy
 8006532:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006536:	bf00      	nop
 8006538:	3710      	adds	r7, #16
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
 800653e:	bf00      	nop
 8006540:	20001304 	.word	0x20001304
 8006544:	e000ed04 	.word	0xe000ed04

08006548 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b08a      	sub	sp, #40	@ 0x28
 800654c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800654e:	2300      	movs	r3, #0
 8006550:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006552:	2300      	movs	r3, #0
 8006554:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006556:	463a      	mov	r2, r7
 8006558:	1d39      	adds	r1, r7, #4
 800655a:	f107 0308 	add.w	r3, r7, #8
 800655e:	4618      	mov	r0, r3
 8006560:	f7fe fe86 	bl	8005270 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006564:	6839      	ldr	r1, [r7, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	9202      	str	r2, [sp, #8]
 800656c:	9301      	str	r3, [sp, #4]
 800656e:	2300      	movs	r3, #0
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	2300      	movs	r3, #0
 8006574:	460a      	mov	r2, r1
 8006576:	4924      	ldr	r1, [pc, #144]	@ (8006608 <vTaskStartScheduler+0xc0>)
 8006578:	4824      	ldr	r0, [pc, #144]	@ (800660c <vTaskStartScheduler+0xc4>)
 800657a:	f7ff fdf1 	bl	8006160 <xTaskCreateStatic>
 800657e:	4603      	mov	r3, r0
 8006580:	4a23      	ldr	r2, [pc, #140]	@ (8006610 <vTaskStartScheduler+0xc8>)
 8006582:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006584:	4b22      	ldr	r3, [pc, #136]	@ (8006610 <vTaskStartScheduler+0xc8>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800658c:	2301      	movs	r3, #1
 800658e:	617b      	str	r3, [r7, #20]
 8006590:	e001      	b.n	8006596 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006592:	2300      	movs	r3, #0
 8006594:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d102      	bne.n	80065a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800659c:	f000 fe1a 	bl	80071d4 <xTimerCreateTimerTask>
 80065a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d11b      	bne.n	80065e0 <vTaskStartScheduler+0x98>
	__asm volatile
 80065a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ac:	f383 8811 	msr	BASEPRI, r3
 80065b0:	f3bf 8f6f 	isb	sy
 80065b4:	f3bf 8f4f 	dsb	sy
 80065b8:	613b      	str	r3, [r7, #16]
}
 80065ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065bc:	4b15      	ldr	r3, [pc, #84]	@ (8006614 <vTaskStartScheduler+0xcc>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	3354      	adds	r3, #84	@ 0x54
 80065c2:	4a15      	ldr	r2, [pc, #84]	@ (8006618 <vTaskStartScheduler+0xd0>)
 80065c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80065c6:	4b15      	ldr	r3, [pc, #84]	@ (800661c <vTaskStartScheduler+0xd4>)
 80065c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80065cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80065ce:	4b14      	ldr	r3, [pc, #80]	@ (8006620 <vTaskStartScheduler+0xd8>)
 80065d0:	2201      	movs	r2, #1
 80065d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80065d4:	4b13      	ldr	r3, [pc, #76]	@ (8006624 <vTaskStartScheduler+0xdc>)
 80065d6:	2200      	movs	r2, #0
 80065d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80065da:	f001 f9e1 	bl	80079a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80065de:	e00f      	b.n	8006600 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065e6:	d10b      	bne.n	8006600 <vTaskStartScheduler+0xb8>
	__asm volatile
 80065e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	60fb      	str	r3, [r7, #12]
}
 80065fa:	bf00      	nop
 80065fc:	bf00      	nop
 80065fe:	e7fd      	b.n	80065fc <vTaskStartScheduler+0xb4>
}
 8006600:	bf00      	nop
 8006602:	3718      	adds	r7, #24
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	0800835c 	.word	0x0800835c
 800660c:	08006c59 	.word	0x08006c59
 8006610:	20001300 	.word	0x20001300
 8006614:	20000e08 	.word	0x20000e08
 8006618:	20000014 	.word	0x20000014
 800661c:	200012fc 	.word	0x200012fc
 8006620:	200012e8 	.word	0x200012e8
 8006624:	200012e0 	.word	0x200012e0

08006628 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006628:	b480      	push	{r7}
 800662a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800662c:	4b04      	ldr	r3, [pc, #16]	@ (8006640 <vTaskSuspendAll+0x18>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3301      	adds	r3, #1
 8006632:	4a03      	ldr	r2, [pc, #12]	@ (8006640 <vTaskSuspendAll+0x18>)
 8006634:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006636:	bf00      	nop
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr
 8006640:	20001304 	.word	0x20001304

08006644 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800664a:	2300      	movs	r3, #0
 800664c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800664e:	2300      	movs	r3, #0
 8006650:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006652:	4b42      	ldr	r3, [pc, #264]	@ (800675c <xTaskResumeAll+0x118>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10b      	bne.n	8006672 <xTaskResumeAll+0x2e>
	__asm volatile
 800665a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800665e:	f383 8811 	msr	BASEPRI, r3
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	603b      	str	r3, [r7, #0]
}
 800666c:	bf00      	nop
 800666e:	bf00      	nop
 8006670:	e7fd      	b.n	800666e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006672:	f001 fa39 	bl	8007ae8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006676:	4b39      	ldr	r3, [pc, #228]	@ (800675c <xTaskResumeAll+0x118>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	3b01      	subs	r3, #1
 800667c:	4a37      	ldr	r2, [pc, #220]	@ (800675c <xTaskResumeAll+0x118>)
 800667e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006680:	4b36      	ldr	r3, [pc, #216]	@ (800675c <xTaskResumeAll+0x118>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d162      	bne.n	800674e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006688:	4b35      	ldr	r3, [pc, #212]	@ (8006760 <xTaskResumeAll+0x11c>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d05e      	beq.n	800674e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006690:	e02f      	b.n	80066f2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006692:	4b34      	ldr	r3, [pc, #208]	@ (8006764 <xTaskResumeAll+0x120>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	3318      	adds	r3, #24
 800669e:	4618      	mov	r0, r3
 80066a0:	f7fe fea4 	bl	80053ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	3304      	adds	r3, #4
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7fe fe9f 	bl	80053ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066b2:	4b2d      	ldr	r3, [pc, #180]	@ (8006768 <xTaskResumeAll+0x124>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d903      	bls.n	80066c2 <xTaskResumeAll+0x7e>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066be:	4a2a      	ldr	r2, [pc, #168]	@ (8006768 <xTaskResumeAll+0x124>)
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	4a27      	ldr	r2, [pc, #156]	@ (800676c <xTaskResumeAll+0x128>)
 80066d0:	441a      	add	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	3304      	adds	r3, #4
 80066d6:	4619      	mov	r1, r3
 80066d8:	4610      	mov	r0, r2
 80066da:	f7fe fe2a 	bl	8005332 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e2:	4b23      	ldr	r3, [pc, #140]	@ (8006770 <xTaskResumeAll+0x12c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d302      	bcc.n	80066f2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80066ec:	4b21      	ldr	r3, [pc, #132]	@ (8006774 <xTaskResumeAll+0x130>)
 80066ee:	2201      	movs	r2, #1
 80066f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80066f2:	4b1c      	ldr	r3, [pc, #112]	@ (8006764 <xTaskResumeAll+0x120>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1cb      	bne.n	8006692 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d001      	beq.n	8006704 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006700:	f000 fb66 	bl	8006dd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006704:	4b1c      	ldr	r3, [pc, #112]	@ (8006778 <xTaskResumeAll+0x134>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d010      	beq.n	8006732 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006710:	f000 f846 	bl	80067a0 <xTaskIncrementTick>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d002      	beq.n	8006720 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800671a:	4b16      	ldr	r3, [pc, #88]	@ (8006774 <xTaskResumeAll+0x130>)
 800671c:	2201      	movs	r2, #1
 800671e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	3b01      	subs	r3, #1
 8006724:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1f1      	bne.n	8006710 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800672c:	4b12      	ldr	r3, [pc, #72]	@ (8006778 <xTaskResumeAll+0x134>)
 800672e:	2200      	movs	r2, #0
 8006730:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006732:	4b10      	ldr	r3, [pc, #64]	@ (8006774 <xTaskResumeAll+0x130>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d009      	beq.n	800674e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800673a:	2301      	movs	r3, #1
 800673c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800673e:	4b0f      	ldr	r3, [pc, #60]	@ (800677c <xTaskResumeAll+0x138>)
 8006740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006744:	601a      	str	r2, [r3, #0]
 8006746:	f3bf 8f4f 	dsb	sy
 800674a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800674e:	f001 f9fd 	bl	8007b4c <vPortExitCritical>

	return xAlreadyYielded;
 8006752:	68bb      	ldr	r3, [r7, #8]
}
 8006754:	4618      	mov	r0, r3
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	20001304 	.word	0x20001304
 8006760:	200012dc 	.word	0x200012dc
 8006764:	2000129c 	.word	0x2000129c
 8006768:	200012e4 	.word	0x200012e4
 800676c:	20000e0c 	.word	0x20000e0c
 8006770:	20000e08 	.word	0x20000e08
 8006774:	200012f0 	.word	0x200012f0
 8006778:	200012ec 	.word	0x200012ec
 800677c:	e000ed04 	.word	0xe000ed04

08006780 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006786:	4b05      	ldr	r3, [pc, #20]	@ (800679c <xTaskGetTickCount+0x1c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800678c:	687b      	ldr	r3, [r7, #4]
}
 800678e:	4618      	mov	r0, r3
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	200012e0 	.word	0x200012e0

080067a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b086      	sub	sp, #24
 80067a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80067a6:	2300      	movs	r3, #0
 80067a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067aa:	4b4f      	ldr	r3, [pc, #316]	@ (80068e8 <xTaskIncrementTick+0x148>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f040 8090 	bne.w	80068d4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80067b4:	4b4d      	ldr	r3, [pc, #308]	@ (80068ec <xTaskIncrementTick+0x14c>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3301      	adds	r3, #1
 80067ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80067bc:	4a4b      	ldr	r2, [pc, #300]	@ (80068ec <xTaskIncrementTick+0x14c>)
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d121      	bne.n	800680c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80067c8:	4b49      	ldr	r3, [pc, #292]	@ (80068f0 <xTaskIncrementTick+0x150>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00b      	beq.n	80067ea <xTaskIncrementTick+0x4a>
	__asm volatile
 80067d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d6:	f383 8811 	msr	BASEPRI, r3
 80067da:	f3bf 8f6f 	isb	sy
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	603b      	str	r3, [r7, #0]
}
 80067e4:	bf00      	nop
 80067e6:	bf00      	nop
 80067e8:	e7fd      	b.n	80067e6 <xTaskIncrementTick+0x46>
 80067ea:	4b41      	ldr	r3, [pc, #260]	@ (80068f0 <xTaskIncrementTick+0x150>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	60fb      	str	r3, [r7, #12]
 80067f0:	4b40      	ldr	r3, [pc, #256]	@ (80068f4 <xTaskIncrementTick+0x154>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a3e      	ldr	r2, [pc, #248]	@ (80068f0 <xTaskIncrementTick+0x150>)
 80067f6:	6013      	str	r3, [r2, #0]
 80067f8:	4a3e      	ldr	r2, [pc, #248]	@ (80068f4 <xTaskIncrementTick+0x154>)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6013      	str	r3, [r2, #0]
 80067fe:	4b3e      	ldr	r3, [pc, #248]	@ (80068f8 <xTaskIncrementTick+0x158>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3301      	adds	r3, #1
 8006804:	4a3c      	ldr	r2, [pc, #240]	@ (80068f8 <xTaskIncrementTick+0x158>)
 8006806:	6013      	str	r3, [r2, #0]
 8006808:	f000 fae2 	bl	8006dd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800680c:	4b3b      	ldr	r3, [pc, #236]	@ (80068fc <xTaskIncrementTick+0x15c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	693a      	ldr	r2, [r7, #16]
 8006812:	429a      	cmp	r2, r3
 8006814:	d349      	bcc.n	80068aa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006816:	4b36      	ldr	r3, [pc, #216]	@ (80068f0 <xTaskIncrementTick+0x150>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d104      	bne.n	800682a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006820:	4b36      	ldr	r3, [pc, #216]	@ (80068fc <xTaskIncrementTick+0x15c>)
 8006822:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006826:	601a      	str	r2, [r3, #0]
					break;
 8006828:	e03f      	b.n	80068aa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800682a:	4b31      	ldr	r3, [pc, #196]	@ (80068f0 <xTaskIncrementTick+0x150>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	429a      	cmp	r2, r3
 8006840:	d203      	bcs.n	800684a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006842:	4a2e      	ldr	r2, [pc, #184]	@ (80068fc <xTaskIncrementTick+0x15c>)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006848:	e02f      	b.n	80068aa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	3304      	adds	r3, #4
 800684e:	4618      	mov	r0, r3
 8006850:	f7fe fdcc 	bl	80053ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006858:	2b00      	cmp	r3, #0
 800685a:	d004      	beq.n	8006866 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	3318      	adds	r3, #24
 8006860:	4618      	mov	r0, r3
 8006862:	f7fe fdc3 	bl	80053ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686a:	4b25      	ldr	r3, [pc, #148]	@ (8006900 <xTaskIncrementTick+0x160>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	429a      	cmp	r2, r3
 8006870:	d903      	bls.n	800687a <xTaskIncrementTick+0xda>
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006876:	4a22      	ldr	r2, [pc, #136]	@ (8006900 <xTaskIncrementTick+0x160>)
 8006878:	6013      	str	r3, [r2, #0]
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800687e:	4613      	mov	r3, r2
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	4413      	add	r3, r2
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	4a1f      	ldr	r2, [pc, #124]	@ (8006904 <xTaskIncrementTick+0x164>)
 8006888:	441a      	add	r2, r3
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	3304      	adds	r3, #4
 800688e:	4619      	mov	r1, r3
 8006890:	4610      	mov	r0, r2
 8006892:	f7fe fd4e 	bl	8005332 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800689a:	4b1b      	ldr	r3, [pc, #108]	@ (8006908 <xTaskIncrementTick+0x168>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d3b8      	bcc.n	8006816 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80068a4:	2301      	movs	r3, #1
 80068a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068a8:	e7b5      	b.n	8006816 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80068aa:	4b17      	ldr	r3, [pc, #92]	@ (8006908 <xTaskIncrementTick+0x168>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b0:	4914      	ldr	r1, [pc, #80]	@ (8006904 <xTaskIncrementTick+0x164>)
 80068b2:	4613      	mov	r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4413      	add	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	440b      	add	r3, r1
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d901      	bls.n	80068c6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80068c2:	2301      	movs	r3, #1
 80068c4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80068c6:	4b11      	ldr	r3, [pc, #68]	@ (800690c <xTaskIncrementTick+0x16c>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d007      	beq.n	80068de <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80068ce:	2301      	movs	r3, #1
 80068d0:	617b      	str	r3, [r7, #20]
 80068d2:	e004      	b.n	80068de <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80068d4:	4b0e      	ldr	r3, [pc, #56]	@ (8006910 <xTaskIncrementTick+0x170>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	3301      	adds	r3, #1
 80068da:	4a0d      	ldr	r2, [pc, #52]	@ (8006910 <xTaskIncrementTick+0x170>)
 80068dc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80068de:	697b      	ldr	r3, [r7, #20]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3718      	adds	r7, #24
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	20001304 	.word	0x20001304
 80068ec:	200012e0 	.word	0x200012e0
 80068f0:	20001294 	.word	0x20001294
 80068f4:	20001298 	.word	0x20001298
 80068f8:	200012f4 	.word	0x200012f4
 80068fc:	200012fc 	.word	0x200012fc
 8006900:	200012e4 	.word	0x200012e4
 8006904:	20000e0c 	.word	0x20000e0c
 8006908:	20000e08 	.word	0x20000e08
 800690c:	200012f0 	.word	0x200012f0
 8006910:	200012ec 	.word	0x200012ec

08006914 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006914:	b480      	push	{r7}
 8006916:	b085      	sub	sp, #20
 8006918:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800691a:	4b2b      	ldr	r3, [pc, #172]	@ (80069c8 <vTaskSwitchContext+0xb4>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d003      	beq.n	800692a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006922:	4b2a      	ldr	r3, [pc, #168]	@ (80069cc <vTaskSwitchContext+0xb8>)
 8006924:	2201      	movs	r2, #1
 8006926:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006928:	e047      	b.n	80069ba <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800692a:	4b28      	ldr	r3, [pc, #160]	@ (80069cc <vTaskSwitchContext+0xb8>)
 800692c:	2200      	movs	r2, #0
 800692e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006930:	4b27      	ldr	r3, [pc, #156]	@ (80069d0 <vTaskSwitchContext+0xbc>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	60fb      	str	r3, [r7, #12]
 8006936:	e011      	b.n	800695c <vTaskSwitchContext+0x48>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10b      	bne.n	8006956 <vTaskSwitchContext+0x42>
	__asm volatile
 800693e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006942:	f383 8811 	msr	BASEPRI, r3
 8006946:	f3bf 8f6f 	isb	sy
 800694a:	f3bf 8f4f 	dsb	sy
 800694e:	607b      	str	r3, [r7, #4]
}
 8006950:	bf00      	nop
 8006952:	bf00      	nop
 8006954:	e7fd      	b.n	8006952 <vTaskSwitchContext+0x3e>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	3b01      	subs	r3, #1
 800695a:	60fb      	str	r3, [r7, #12]
 800695c:	491d      	ldr	r1, [pc, #116]	@ (80069d4 <vTaskSwitchContext+0xc0>)
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	4613      	mov	r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	4413      	add	r3, r2
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	440b      	add	r3, r1
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d0e3      	beq.n	8006938 <vTaskSwitchContext+0x24>
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	4613      	mov	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4413      	add	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4a16      	ldr	r2, [pc, #88]	@ (80069d4 <vTaskSwitchContext+0xc0>)
 800697c:	4413      	add	r3, r2
 800697e:	60bb      	str	r3, [r7, #8]
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	605a      	str	r2, [r3, #4]
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	3308      	adds	r3, #8
 8006992:	429a      	cmp	r2, r3
 8006994:	d104      	bne.n	80069a0 <vTaskSwitchContext+0x8c>
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	605a      	str	r2, [r3, #4]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	4a0c      	ldr	r2, [pc, #48]	@ (80069d8 <vTaskSwitchContext+0xc4>)
 80069a8:	6013      	str	r3, [r2, #0]
 80069aa:	4a09      	ldr	r2, [pc, #36]	@ (80069d0 <vTaskSwitchContext+0xbc>)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80069b0:	4b09      	ldr	r3, [pc, #36]	@ (80069d8 <vTaskSwitchContext+0xc4>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	3354      	adds	r3, #84	@ 0x54
 80069b6:	4a09      	ldr	r2, [pc, #36]	@ (80069dc <vTaskSwitchContext+0xc8>)
 80069b8:	6013      	str	r3, [r2, #0]
}
 80069ba:	bf00      	nop
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	20001304 	.word	0x20001304
 80069cc:	200012f0 	.word	0x200012f0
 80069d0:	200012e4 	.word	0x200012e4
 80069d4:	20000e0c 	.word	0x20000e0c
 80069d8:	20000e08 	.word	0x20000e08
 80069dc:	20000014 	.word	0x20000014

080069e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10b      	bne.n	8006a08 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	60fb      	str	r3, [r7, #12]
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	e7fd      	b.n	8006a04 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a08:	4b07      	ldr	r3, [pc, #28]	@ (8006a28 <vTaskPlaceOnEventList+0x48>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	3318      	adds	r3, #24
 8006a0e:	4619      	mov	r1, r3
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7fe fcb2 	bl	800537a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a16:	2101      	movs	r1, #1
 8006a18:	6838      	ldr	r0, [r7, #0]
 8006a1a:	f000 fb87 	bl	800712c <prvAddCurrentTaskToDelayedList>
}
 8006a1e:	bf00      	nop
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20000e08 	.word	0x20000e08

08006a2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b086      	sub	sp, #24
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10b      	bne.n	8006a56 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	617b      	str	r3, [r7, #20]
}
 8006a50:	bf00      	nop
 8006a52:	bf00      	nop
 8006a54:	e7fd      	b.n	8006a52 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a56:	4b0a      	ldr	r3, [pc, #40]	@ (8006a80 <vTaskPlaceOnEventListRestricted+0x54>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3318      	adds	r3, #24
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f7fe fc67 	bl	8005332 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006a6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a6e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006a70:	6879      	ldr	r1, [r7, #4]
 8006a72:	68b8      	ldr	r0, [r7, #8]
 8006a74:	f000 fb5a 	bl	800712c <prvAddCurrentTaskToDelayedList>
	}
 8006a78:	bf00      	nop
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	20000e08 	.word	0x20000e08

08006a84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10b      	bne.n	8006ab2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a9e:	f383 8811 	msr	BASEPRI, r3
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	60fb      	str	r3, [r7, #12]
}
 8006aac:	bf00      	nop
 8006aae:	bf00      	nop
 8006ab0:	e7fd      	b.n	8006aae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	3318      	adds	r3, #24
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7fe fc98 	bl	80053ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006abc:	4b1d      	ldr	r3, [pc, #116]	@ (8006b34 <xTaskRemoveFromEventList+0xb0>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d11d      	bne.n	8006b00 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	3304      	adds	r3, #4
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7fe fc8f 	bl	80053ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ad2:	4b19      	ldr	r3, [pc, #100]	@ (8006b38 <xTaskRemoveFromEventList+0xb4>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d903      	bls.n	8006ae2 <xTaskRemoveFromEventList+0x5e>
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ade:	4a16      	ldr	r2, [pc, #88]	@ (8006b38 <xTaskRemoveFromEventList+0xb4>)
 8006ae0:	6013      	str	r3, [r2, #0]
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	4413      	add	r3, r2
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	4a13      	ldr	r2, [pc, #76]	@ (8006b3c <xTaskRemoveFromEventList+0xb8>)
 8006af0:	441a      	add	r2, r3
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	3304      	adds	r3, #4
 8006af6:	4619      	mov	r1, r3
 8006af8:	4610      	mov	r0, r2
 8006afa:	f7fe fc1a 	bl	8005332 <vListInsertEnd>
 8006afe:	e005      	b.n	8006b0c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	3318      	adds	r3, #24
 8006b04:	4619      	mov	r1, r3
 8006b06:	480e      	ldr	r0, [pc, #56]	@ (8006b40 <xTaskRemoveFromEventList+0xbc>)
 8006b08:	f7fe fc13 	bl	8005332 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b10:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <xTaskRemoveFromEventList+0xc0>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d905      	bls.n	8006b26 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8006b48 <xTaskRemoveFromEventList+0xc4>)
 8006b20:	2201      	movs	r2, #1
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	e001      	b.n	8006b2a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006b26:	2300      	movs	r3, #0
 8006b28:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006b2a:	697b      	ldr	r3, [r7, #20]
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3718      	adds	r7, #24
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	20001304 	.word	0x20001304
 8006b38:	200012e4 	.word	0x200012e4
 8006b3c:	20000e0c 	.word	0x20000e0c
 8006b40:	2000129c 	.word	0x2000129c
 8006b44:	20000e08 	.word	0x20000e08
 8006b48:	200012f0 	.word	0x200012f0

08006b4c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b54:	4b06      	ldr	r3, [pc, #24]	@ (8006b70 <vTaskInternalSetTimeOutState+0x24>)
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b5c:	4b05      	ldr	r3, [pc, #20]	@ (8006b74 <vTaskInternalSetTimeOutState+0x28>)
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	605a      	str	r2, [r3, #4]
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr
 8006b70:	200012f4 	.word	0x200012f4
 8006b74:	200012e0 	.word	0x200012e0

08006b78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b088      	sub	sp, #32
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10b      	bne.n	8006ba0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8c:	f383 8811 	msr	BASEPRI, r3
 8006b90:	f3bf 8f6f 	isb	sy
 8006b94:	f3bf 8f4f 	dsb	sy
 8006b98:	613b      	str	r3, [r7, #16]
}
 8006b9a:	bf00      	nop
 8006b9c:	bf00      	nop
 8006b9e:	e7fd      	b.n	8006b9c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10b      	bne.n	8006bbe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	60fb      	str	r3, [r7, #12]
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	e7fd      	b.n	8006bba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006bbe:	f000 ff93 	bl	8007ae8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8006c38 <xTaskCheckForTimeOut+0xc0>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	69ba      	ldr	r2, [r7, #24]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bda:	d102      	bne.n	8006be2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	61fb      	str	r3, [r7, #28]
 8006be0:	e023      	b.n	8006c2a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	4b15      	ldr	r3, [pc, #84]	@ (8006c3c <xTaskCheckForTimeOut+0xc4>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d007      	beq.n	8006bfe <xTaskCheckForTimeOut+0x86>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	69ba      	ldr	r2, [r7, #24]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d302      	bcc.n	8006bfe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	61fb      	str	r3, [r7, #28]
 8006bfc:	e015      	b.n	8006c2a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d20b      	bcs.n	8006c20 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	1ad2      	subs	r2, r2, r3
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f7ff ff99 	bl	8006b4c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	61fb      	str	r3, [r7, #28]
 8006c1e:	e004      	b.n	8006c2a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c26:	2301      	movs	r3, #1
 8006c28:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c2a:	f000 ff8f 	bl	8007b4c <vPortExitCritical>

	return xReturn;
 8006c2e:	69fb      	ldr	r3, [r7, #28]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3720      	adds	r7, #32
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	200012e0 	.word	0x200012e0
 8006c3c:	200012f4 	.word	0x200012f4

08006c40 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c40:	b480      	push	{r7}
 8006c42:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006c44:	4b03      	ldr	r3, [pc, #12]	@ (8006c54 <vTaskMissedYield+0x14>)
 8006c46:	2201      	movs	r2, #1
 8006c48:	601a      	str	r2, [r3, #0]
}
 8006c4a:	bf00      	nop
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr
 8006c54:	200012f0 	.word	0x200012f0

08006c58 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b082      	sub	sp, #8
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c60:	f000 f852 	bl	8006d08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c64:	4b06      	ldr	r3, [pc, #24]	@ (8006c80 <prvIdleTask+0x28>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d9f9      	bls.n	8006c60 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c6c:	4b05      	ldr	r3, [pc, #20]	@ (8006c84 <prvIdleTask+0x2c>)
 8006c6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	f3bf 8f4f 	dsb	sy
 8006c78:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c7c:	e7f0      	b.n	8006c60 <prvIdleTask+0x8>
 8006c7e:	bf00      	nop
 8006c80:	20000e0c 	.word	0x20000e0c
 8006c84:	e000ed04 	.word	0xe000ed04

08006c88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c8e:	2300      	movs	r3, #0
 8006c90:	607b      	str	r3, [r7, #4]
 8006c92:	e00c      	b.n	8006cae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	4613      	mov	r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4413      	add	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4a12      	ldr	r2, [pc, #72]	@ (8006ce8 <prvInitialiseTaskLists+0x60>)
 8006ca0:	4413      	add	r3, r2
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7fe fb18 	bl	80052d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	3301      	adds	r3, #1
 8006cac:	607b      	str	r3, [r7, #4]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2b37      	cmp	r3, #55	@ 0x37
 8006cb2:	d9ef      	bls.n	8006c94 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006cb4:	480d      	ldr	r0, [pc, #52]	@ (8006cec <prvInitialiseTaskLists+0x64>)
 8006cb6:	f7fe fb0f 	bl	80052d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006cba:	480d      	ldr	r0, [pc, #52]	@ (8006cf0 <prvInitialiseTaskLists+0x68>)
 8006cbc:	f7fe fb0c 	bl	80052d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006cc0:	480c      	ldr	r0, [pc, #48]	@ (8006cf4 <prvInitialiseTaskLists+0x6c>)
 8006cc2:	f7fe fb09 	bl	80052d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cc6:	480c      	ldr	r0, [pc, #48]	@ (8006cf8 <prvInitialiseTaskLists+0x70>)
 8006cc8:	f7fe fb06 	bl	80052d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006ccc:	480b      	ldr	r0, [pc, #44]	@ (8006cfc <prvInitialiseTaskLists+0x74>)
 8006cce:	f7fe fb03 	bl	80052d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006d00 <prvInitialiseTaskLists+0x78>)
 8006cd4:	4a05      	ldr	r2, [pc, #20]	@ (8006cec <prvInitialiseTaskLists+0x64>)
 8006cd6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006d04 <prvInitialiseTaskLists+0x7c>)
 8006cda:	4a05      	ldr	r2, [pc, #20]	@ (8006cf0 <prvInitialiseTaskLists+0x68>)
 8006cdc:	601a      	str	r2, [r3, #0]
}
 8006cde:	bf00      	nop
 8006ce0:	3708      	adds	r7, #8
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	20000e0c 	.word	0x20000e0c
 8006cec:	2000126c 	.word	0x2000126c
 8006cf0:	20001280 	.word	0x20001280
 8006cf4:	2000129c 	.word	0x2000129c
 8006cf8:	200012b0 	.word	0x200012b0
 8006cfc:	200012c8 	.word	0x200012c8
 8006d00:	20001294 	.word	0x20001294
 8006d04:	20001298 	.word	0x20001298

08006d08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d0e:	e019      	b.n	8006d44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d10:	f000 feea 	bl	8007ae8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d14:	4b10      	ldr	r3, [pc, #64]	@ (8006d58 <prvCheckTasksWaitingTermination+0x50>)
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	3304      	adds	r3, #4
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7fe fb63 	bl	80053ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d26:	4b0d      	ldr	r3, [pc, #52]	@ (8006d5c <prvCheckTasksWaitingTermination+0x54>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	4a0b      	ldr	r2, [pc, #44]	@ (8006d5c <prvCheckTasksWaitingTermination+0x54>)
 8006d2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d30:	4b0b      	ldr	r3, [pc, #44]	@ (8006d60 <prvCheckTasksWaitingTermination+0x58>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3b01      	subs	r3, #1
 8006d36:	4a0a      	ldr	r2, [pc, #40]	@ (8006d60 <prvCheckTasksWaitingTermination+0x58>)
 8006d38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d3a:	f000 ff07 	bl	8007b4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f810 	bl	8006d64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d44:	4b06      	ldr	r3, [pc, #24]	@ (8006d60 <prvCheckTasksWaitingTermination+0x58>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1e1      	bne.n	8006d10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d4c:	bf00      	nop
 8006d4e:	bf00      	nop
 8006d50:	3708      	adds	r7, #8
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	200012b0 	.word	0x200012b0
 8006d5c:	200012dc 	.word	0x200012dc
 8006d60:	200012c4 	.word	0x200012c4

08006d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	3354      	adds	r3, #84	@ 0x54
 8006d70:	4618      	mov	r0, r3
 8006d72:	f001 f9d1 	bl	8008118 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d108      	bne.n	8006d92 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d84:	4618      	mov	r0, r3
 8006d86:	f001 f89f 	bl	8007ec8 <vPortFree>
				vPortFree( pxTCB );
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f001 f89c 	bl	8007ec8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d90:	e019      	b.n	8006dc6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d103      	bne.n	8006da4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f001 f893 	bl	8007ec8 <vPortFree>
	}
 8006da2:	e010      	b.n	8006dc6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d00b      	beq.n	8006dc6 <prvDeleteTCB+0x62>
	__asm volatile
 8006dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db2:	f383 8811 	msr	BASEPRI, r3
 8006db6:	f3bf 8f6f 	isb	sy
 8006dba:	f3bf 8f4f 	dsb	sy
 8006dbe:	60fb      	str	r3, [r7, #12]
}
 8006dc0:	bf00      	nop
 8006dc2:	bf00      	nop
 8006dc4:	e7fd      	b.n	8006dc2 <prvDeleteTCB+0x5e>
	}
 8006dc6:	bf00      	nop
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
	...

08006dd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8006e08 <prvResetNextTaskUnblockTime+0x38>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d104      	bne.n	8006dea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006de0:	4b0a      	ldr	r3, [pc, #40]	@ (8006e0c <prvResetNextTaskUnblockTime+0x3c>)
 8006de2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006de6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006de8:	e008      	b.n	8006dfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dea:	4b07      	ldr	r3, [pc, #28]	@ (8006e08 <prvResetNextTaskUnblockTime+0x38>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	4a04      	ldr	r2, [pc, #16]	@ (8006e0c <prvResetNextTaskUnblockTime+0x3c>)
 8006dfa:	6013      	str	r3, [r2, #0]
}
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	20001294 	.word	0x20001294
 8006e0c:	200012fc 	.word	0x200012fc

08006e10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e16:	4b0b      	ldr	r3, [pc, #44]	@ (8006e44 <xTaskGetSchedulerState+0x34>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d102      	bne.n	8006e24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	607b      	str	r3, [r7, #4]
 8006e22:	e008      	b.n	8006e36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e24:	4b08      	ldr	r3, [pc, #32]	@ (8006e48 <xTaskGetSchedulerState+0x38>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d102      	bne.n	8006e32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	607b      	str	r3, [r7, #4]
 8006e30:	e001      	b.n	8006e36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e32:	2300      	movs	r3, #0
 8006e34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e36:	687b      	ldr	r3, [r7, #4]
	}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	200012e8 	.word	0x200012e8
 8006e48:	20001304 	.word	0x20001304

08006e4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d051      	beq.n	8006f06 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e66:	4b2a      	ldr	r3, [pc, #168]	@ (8006f10 <xTaskPriorityInherit+0xc4>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d241      	bcs.n	8006ef4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	db06      	blt.n	8006e86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e78:	4b25      	ldr	r3, [pc, #148]	@ (8006f10 <xTaskPriorityInherit+0xc4>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	6959      	ldr	r1, [r3, #20]
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e8e:	4613      	mov	r3, r2
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	4a1f      	ldr	r2, [pc, #124]	@ (8006f14 <xTaskPriorityInherit+0xc8>)
 8006e98:	4413      	add	r3, r2
 8006e9a:	4299      	cmp	r1, r3
 8006e9c:	d122      	bne.n	8006ee4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7fe faa2 	bl	80053ec <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ea8:	4b19      	ldr	r3, [pc, #100]	@ (8006f10 <xTaskPriorityInherit+0xc4>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eb6:	4b18      	ldr	r3, [pc, #96]	@ (8006f18 <xTaskPriorityInherit+0xcc>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d903      	bls.n	8006ec6 <xTaskPriorityInherit+0x7a>
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec2:	4a15      	ldr	r2, [pc, #84]	@ (8006f18 <xTaskPriorityInherit+0xcc>)
 8006ec4:	6013      	str	r3, [r2, #0]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eca:	4613      	mov	r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4413      	add	r3, r2
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	4a10      	ldr	r2, [pc, #64]	@ (8006f14 <xTaskPriorityInherit+0xc8>)
 8006ed4:	441a      	add	r2, r3
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	3304      	adds	r3, #4
 8006eda:	4619      	mov	r1, r3
 8006edc:	4610      	mov	r0, r2
 8006ede:	f7fe fa28 	bl	8005332 <vListInsertEnd>
 8006ee2:	e004      	b.n	8006eee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8006f10 <xTaskPriorityInherit+0xc4>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	60fb      	str	r3, [r7, #12]
 8006ef2:	e008      	b.n	8006f06 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006ef8:	4b05      	ldr	r3, [pc, #20]	@ (8006f10 <xTaskPriorityInherit+0xc4>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d201      	bcs.n	8006f06 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006f02:	2301      	movs	r3, #1
 8006f04:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f06:	68fb      	ldr	r3, [r7, #12]
	}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	20000e08 	.word	0x20000e08
 8006f14:	20000e0c 	.word	0x20000e0c
 8006f18:	200012e4 	.word	0x200012e4

08006f1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d058      	beq.n	8006fe4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f32:	4b2f      	ldr	r3, [pc, #188]	@ (8006ff0 <xTaskPriorityDisinherit+0xd4>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d00b      	beq.n	8006f54 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f40:	f383 8811 	msr	BASEPRI, r3
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	f3bf 8f4f 	dsb	sy
 8006f4c:	60fb      	str	r3, [r7, #12]
}
 8006f4e:	bf00      	nop
 8006f50:	bf00      	nop
 8006f52:	e7fd      	b.n	8006f50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10b      	bne.n	8006f74 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f60:	f383 8811 	msr	BASEPRI, r3
 8006f64:	f3bf 8f6f 	isb	sy
 8006f68:	f3bf 8f4f 	dsb	sy
 8006f6c:	60bb      	str	r3, [r7, #8]
}
 8006f6e:	bf00      	nop
 8006f70:	bf00      	nop
 8006f72:	e7fd      	b.n	8006f70 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f78:	1e5a      	subs	r2, r3, #1
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d02c      	beq.n	8006fe4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d128      	bne.n	8006fe4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	3304      	adds	r3, #4
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7fe fa28 	bl	80053ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8006ff4 <xTaskPriorityDisinherit+0xd8>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d903      	bls.n	8006fc4 <xTaskPriorityDisinherit+0xa8>
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc0:	4a0c      	ldr	r2, [pc, #48]	@ (8006ff4 <xTaskPriorityDisinherit+0xd8>)
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fc8:	4613      	mov	r3, r2
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4413      	add	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	4a09      	ldr	r2, [pc, #36]	@ (8006ff8 <xTaskPriorityDisinherit+0xdc>)
 8006fd2:	441a      	add	r2, r3
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	3304      	adds	r3, #4
 8006fd8:	4619      	mov	r1, r3
 8006fda:	4610      	mov	r0, r2
 8006fdc:	f7fe f9a9 	bl	8005332 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006fe4:	697b      	ldr	r3, [r7, #20]
	}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	20000e08 	.word	0x20000e08
 8006ff4:	200012e4 	.word	0x200012e4
 8006ff8:	20000e0c 	.word	0x20000e0c

08006ffc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b088      	sub	sp, #32
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800700a:	2301      	movs	r3, #1
 800700c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d06c      	beq.n	80070ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007018:	2b00      	cmp	r3, #0
 800701a:	d10b      	bne.n	8007034 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800701c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007020:	f383 8811 	msr	BASEPRI, r3
 8007024:	f3bf 8f6f 	isb	sy
 8007028:	f3bf 8f4f 	dsb	sy
 800702c:	60fb      	str	r3, [r7, #12]
}
 800702e:	bf00      	nop
 8007030:	bf00      	nop
 8007032:	e7fd      	b.n	8007030 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007034:	69bb      	ldr	r3, [r7, #24]
 8007036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007038:	683a      	ldr	r2, [r7, #0]
 800703a:	429a      	cmp	r2, r3
 800703c:	d902      	bls.n	8007044 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	61fb      	str	r3, [r7, #28]
 8007042:	e002      	b.n	800704a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007048:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	429a      	cmp	r2, r3
 8007052:	d04c      	beq.n	80070ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007054:	69bb      	ldr	r3, [r7, #24]
 8007056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007058:	697a      	ldr	r2, [r7, #20]
 800705a:	429a      	cmp	r2, r3
 800705c:	d147      	bne.n	80070ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800705e:	4b26      	ldr	r3, [pc, #152]	@ (80070f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	69ba      	ldr	r2, [r7, #24]
 8007064:	429a      	cmp	r2, r3
 8007066:	d10b      	bne.n	8007080 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706c:	f383 8811 	msr	BASEPRI, r3
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	f3bf 8f4f 	dsb	sy
 8007078:	60bb      	str	r3, [r7, #8]
}
 800707a:	bf00      	nop
 800707c:	bf00      	nop
 800707e:	e7fd      	b.n	800707c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007084:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	69fa      	ldr	r2, [r7, #28]
 800708a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	2b00      	cmp	r3, #0
 8007092:	db04      	blt.n	800709e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	6959      	ldr	r1, [r3, #20]
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4613      	mov	r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	4a13      	ldr	r2, [pc, #76]	@ (80070fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80070ae:	4413      	add	r3, r2
 80070b0:	4299      	cmp	r1, r3
 80070b2:	d11c      	bne.n	80070ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	3304      	adds	r3, #4
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7fe f997 	bl	80053ec <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007100 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d903      	bls.n	80070d2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ce:	4a0c      	ldr	r2, [pc, #48]	@ (8007100 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80070d0:	6013      	str	r3, [r2, #0]
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d6:	4613      	mov	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4413      	add	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4a07      	ldr	r2, [pc, #28]	@ (80070fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80070e0:	441a      	add	r2, r3
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	3304      	adds	r3, #4
 80070e6:	4619      	mov	r1, r3
 80070e8:	4610      	mov	r0, r2
 80070ea:	f7fe f922 	bl	8005332 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070ee:	bf00      	nop
 80070f0:	3720      	adds	r7, #32
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	20000e08 	.word	0x20000e08
 80070fc:	20000e0c 	.word	0x20000e0c
 8007100:	200012e4 	.word	0x200012e4

08007104 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007104:	b480      	push	{r7}
 8007106:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007108:	4b07      	ldr	r3, [pc, #28]	@ (8007128 <pvTaskIncrementMutexHeldCount+0x24>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d004      	beq.n	800711a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007110:	4b05      	ldr	r3, [pc, #20]	@ (8007128 <pvTaskIncrementMutexHeldCount+0x24>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007116:	3201      	adds	r2, #1
 8007118:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800711a:	4b03      	ldr	r3, [pc, #12]	@ (8007128 <pvTaskIncrementMutexHeldCount+0x24>)
 800711c:	681b      	ldr	r3, [r3, #0]
	}
 800711e:	4618      	mov	r0, r3
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	20000e08 	.word	0x20000e08

0800712c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007136:	4b21      	ldr	r3, [pc, #132]	@ (80071bc <prvAddCurrentTaskToDelayedList+0x90>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800713c:	4b20      	ldr	r3, [pc, #128]	@ (80071c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	3304      	adds	r3, #4
 8007142:	4618      	mov	r0, r3
 8007144:	f7fe f952 	bl	80053ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800714e:	d10a      	bne.n	8007166 <prvAddCurrentTaskToDelayedList+0x3a>
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d007      	beq.n	8007166 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007156:	4b1a      	ldr	r3, [pc, #104]	@ (80071c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	3304      	adds	r3, #4
 800715c:	4619      	mov	r1, r3
 800715e:	4819      	ldr	r0, [pc, #100]	@ (80071c4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007160:	f7fe f8e7 	bl	8005332 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007164:	e026      	b.n	80071b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4413      	add	r3, r2
 800716c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800716e:	4b14      	ldr	r3, [pc, #80]	@ (80071c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68ba      	ldr	r2, [r7, #8]
 8007174:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007176:	68ba      	ldr	r2, [r7, #8]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	429a      	cmp	r2, r3
 800717c:	d209      	bcs.n	8007192 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800717e:	4b12      	ldr	r3, [pc, #72]	@ (80071c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	4b0f      	ldr	r3, [pc, #60]	@ (80071c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	3304      	adds	r3, #4
 8007188:	4619      	mov	r1, r3
 800718a:	4610      	mov	r0, r2
 800718c:	f7fe f8f5 	bl	800537a <vListInsert>
}
 8007190:	e010      	b.n	80071b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007192:	4b0e      	ldr	r3, [pc, #56]	@ (80071cc <prvAddCurrentTaskToDelayedList+0xa0>)
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	4b0a      	ldr	r3, [pc, #40]	@ (80071c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	3304      	adds	r3, #4
 800719c:	4619      	mov	r1, r3
 800719e:	4610      	mov	r0, r2
 80071a0:	f7fe f8eb 	bl	800537a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80071a4:	4b0a      	ldr	r3, [pc, #40]	@ (80071d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d202      	bcs.n	80071b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80071ae:	4a08      	ldr	r2, [pc, #32]	@ (80071d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	6013      	str	r3, [r2, #0]
}
 80071b4:	bf00      	nop
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}
 80071bc:	200012e0 	.word	0x200012e0
 80071c0:	20000e08 	.word	0x20000e08
 80071c4:	200012c8 	.word	0x200012c8
 80071c8:	20001298 	.word	0x20001298
 80071cc:	20001294 	.word	0x20001294
 80071d0:	200012fc 	.word	0x200012fc

080071d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b08a      	sub	sp, #40	@ 0x28
 80071d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80071da:	2300      	movs	r3, #0
 80071dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80071de:	f000 fb13 	bl	8007808 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80071e2:	4b1d      	ldr	r3, [pc, #116]	@ (8007258 <xTimerCreateTimerTask+0x84>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d021      	beq.n	800722e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80071ea:	2300      	movs	r3, #0
 80071ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80071ee:	2300      	movs	r3, #0
 80071f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80071f2:	1d3a      	adds	r2, r7, #4
 80071f4:	f107 0108 	add.w	r1, r7, #8
 80071f8:	f107 030c 	add.w	r3, r7, #12
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7fe f851 	bl	80052a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007202:	6879      	ldr	r1, [r7, #4]
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	68fa      	ldr	r2, [r7, #12]
 8007208:	9202      	str	r2, [sp, #8]
 800720a:	9301      	str	r3, [sp, #4]
 800720c:	2302      	movs	r3, #2
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	2300      	movs	r3, #0
 8007212:	460a      	mov	r2, r1
 8007214:	4911      	ldr	r1, [pc, #68]	@ (800725c <xTimerCreateTimerTask+0x88>)
 8007216:	4812      	ldr	r0, [pc, #72]	@ (8007260 <xTimerCreateTimerTask+0x8c>)
 8007218:	f7fe ffa2 	bl	8006160 <xTaskCreateStatic>
 800721c:	4603      	mov	r3, r0
 800721e:	4a11      	ldr	r2, [pc, #68]	@ (8007264 <xTimerCreateTimerTask+0x90>)
 8007220:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007222:	4b10      	ldr	r3, [pc, #64]	@ (8007264 <xTimerCreateTimerTask+0x90>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d001      	beq.n	800722e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800722a:	2301      	movs	r3, #1
 800722c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d10b      	bne.n	800724c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007238:	f383 8811 	msr	BASEPRI, r3
 800723c:	f3bf 8f6f 	isb	sy
 8007240:	f3bf 8f4f 	dsb	sy
 8007244:	613b      	str	r3, [r7, #16]
}
 8007246:	bf00      	nop
 8007248:	bf00      	nop
 800724a:	e7fd      	b.n	8007248 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800724c:	697b      	ldr	r3, [r7, #20]
}
 800724e:	4618      	mov	r0, r3
 8007250:	3718      	adds	r7, #24
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20001338 	.word	0x20001338
 800725c:	08008364 	.word	0x08008364
 8007260:	080073a1 	.word	0x080073a1
 8007264:	2000133c 	.word	0x2000133c

08007268 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b08a      	sub	sp, #40	@ 0x28
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
 8007274:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007276:	2300      	movs	r3, #0
 8007278:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10b      	bne.n	8007298 <xTimerGenericCommand+0x30>
	__asm volatile
 8007280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007284:	f383 8811 	msr	BASEPRI, r3
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	623b      	str	r3, [r7, #32]
}
 8007292:	bf00      	nop
 8007294:	bf00      	nop
 8007296:	e7fd      	b.n	8007294 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007298:	4b19      	ldr	r3, [pc, #100]	@ (8007300 <xTimerGenericCommand+0x98>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d02a      	beq.n	80072f6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	2b05      	cmp	r3, #5
 80072b0:	dc18      	bgt.n	80072e4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80072b2:	f7ff fdad 	bl	8006e10 <xTaskGetSchedulerState>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d109      	bne.n	80072d0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80072bc:	4b10      	ldr	r3, [pc, #64]	@ (8007300 <xTimerGenericCommand+0x98>)
 80072be:	6818      	ldr	r0, [r3, #0]
 80072c0:	f107 0110 	add.w	r1, r7, #16
 80072c4:	2300      	movs	r3, #0
 80072c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072c8:	f7fe fa32 	bl	8005730 <xQueueGenericSend>
 80072cc:	6278      	str	r0, [r7, #36]	@ 0x24
 80072ce:	e012      	b.n	80072f6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80072d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007300 <xTimerGenericCommand+0x98>)
 80072d2:	6818      	ldr	r0, [r3, #0]
 80072d4:	f107 0110 	add.w	r1, r7, #16
 80072d8:	2300      	movs	r3, #0
 80072da:	2200      	movs	r2, #0
 80072dc:	f7fe fa28 	bl	8005730 <xQueueGenericSend>
 80072e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80072e2:	e008      	b.n	80072f6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80072e4:	4b06      	ldr	r3, [pc, #24]	@ (8007300 <xTimerGenericCommand+0x98>)
 80072e6:	6818      	ldr	r0, [r3, #0]
 80072e8:	f107 0110 	add.w	r1, r7, #16
 80072ec:	2300      	movs	r3, #0
 80072ee:	683a      	ldr	r2, [r7, #0]
 80072f0:	f7fe fb20 	bl	8005934 <xQueueGenericSendFromISR>
 80072f4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80072f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3728      	adds	r7, #40	@ 0x28
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	20001338 	.word	0x20001338

08007304 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b088      	sub	sp, #32
 8007308:	af02      	add	r7, sp, #8
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800730e:	4b23      	ldr	r3, [pc, #140]	@ (800739c <prvProcessExpiredTimer+0x98>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	3304      	adds	r3, #4
 800731c:	4618      	mov	r0, r3
 800731e:	f7fe f865 	bl	80053ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007328:	f003 0304 	and.w	r3, r3, #4
 800732c:	2b00      	cmp	r3, #0
 800732e:	d023      	beq.n	8007378 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	699a      	ldr	r2, [r3, #24]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	18d1      	adds	r1, r2, r3
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	683a      	ldr	r2, [r7, #0]
 800733c:	6978      	ldr	r0, [r7, #20]
 800733e:	f000 f8d5 	bl	80074ec <prvInsertTimerInActiveList>
 8007342:	4603      	mov	r3, r0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d020      	beq.n	800738a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007348:	2300      	movs	r3, #0
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	2300      	movs	r3, #0
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	2100      	movs	r1, #0
 8007352:	6978      	ldr	r0, [r7, #20]
 8007354:	f7ff ff88 	bl	8007268 <xTimerGenericCommand>
 8007358:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d114      	bne.n	800738a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	60fb      	str	r3, [r7, #12]
}
 8007372:	bf00      	nop
 8007374:	bf00      	nop
 8007376:	e7fd      	b.n	8007374 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800737e:	f023 0301 	bic.w	r3, r3, #1
 8007382:	b2da      	uxtb	r2, r3
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	6978      	ldr	r0, [r7, #20]
 8007390:	4798      	blx	r3
}
 8007392:	bf00      	nop
 8007394:	3718      	adds	r7, #24
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	20001330 	.word	0x20001330

080073a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80073a8:	f107 0308 	add.w	r3, r7, #8
 80073ac:	4618      	mov	r0, r3
 80073ae:	f000 f859 	bl	8007464 <prvGetNextExpireTime>
 80073b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	4619      	mov	r1, r3
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 f805 	bl	80073c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80073be:	f000 f8d7 	bl	8007570 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80073c2:	bf00      	nop
 80073c4:	e7f0      	b.n	80073a8 <prvTimerTask+0x8>
	...

080073c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80073d2:	f7ff f929 	bl	8006628 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80073d6:	f107 0308 	add.w	r3, r7, #8
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 f866 	bl	80074ac <prvSampleTimeNow>
 80073e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d130      	bne.n	800744a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d10a      	bne.n	8007404 <prvProcessTimerOrBlockTask+0x3c>
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d806      	bhi.n	8007404 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80073f6:	f7ff f925 	bl	8006644 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80073fa:	68f9      	ldr	r1, [r7, #12]
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7ff ff81 	bl	8007304 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007402:	e024      	b.n	800744e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d008      	beq.n	800741c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800740a:	4b13      	ldr	r3, [pc, #76]	@ (8007458 <prvProcessTimerOrBlockTask+0x90>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <prvProcessTimerOrBlockTask+0x50>
 8007414:	2301      	movs	r3, #1
 8007416:	e000      	b.n	800741a <prvProcessTimerOrBlockTask+0x52>
 8007418:	2300      	movs	r3, #0
 800741a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800741c:	4b0f      	ldr	r3, [pc, #60]	@ (800745c <prvProcessTimerOrBlockTask+0x94>)
 800741e:	6818      	ldr	r0, [r3, #0]
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	1ad3      	subs	r3, r2, r3
 8007426:	683a      	ldr	r2, [r7, #0]
 8007428:	4619      	mov	r1, r3
 800742a:	f7fe fe65 	bl	80060f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800742e:	f7ff f909 	bl	8006644 <xTaskResumeAll>
 8007432:	4603      	mov	r3, r0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10a      	bne.n	800744e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007438:	4b09      	ldr	r3, [pc, #36]	@ (8007460 <prvProcessTimerOrBlockTask+0x98>)
 800743a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800743e:	601a      	str	r2, [r3, #0]
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	f3bf 8f6f 	isb	sy
}
 8007448:	e001      	b.n	800744e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800744a:	f7ff f8fb 	bl	8006644 <xTaskResumeAll>
}
 800744e:	bf00      	nop
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	20001334 	.word	0x20001334
 800745c:	20001338 	.word	0x20001338
 8007460:	e000ed04 	.word	0xe000ed04

08007464 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800746c:	4b0e      	ldr	r3, [pc, #56]	@ (80074a8 <prvGetNextExpireTime+0x44>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <prvGetNextExpireTime+0x16>
 8007476:	2201      	movs	r2, #1
 8007478:	e000      	b.n	800747c <prvGetNextExpireTime+0x18>
 800747a:	2200      	movs	r2, #0
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d105      	bne.n	8007494 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007488:	4b07      	ldr	r3, [pc, #28]	@ (80074a8 <prvGetNextExpireTime+0x44>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	60fb      	str	r3, [r7, #12]
 8007492:	e001      	b.n	8007498 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007498:	68fb      	ldr	r3, [r7, #12]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	20001330 	.word	0x20001330

080074ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80074b4:	f7ff f964 	bl	8006780 <xTaskGetTickCount>
 80074b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80074ba:	4b0b      	ldr	r3, [pc, #44]	@ (80074e8 <prvSampleTimeNow+0x3c>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d205      	bcs.n	80074d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80074c4:	f000 f93a 	bl	800773c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	601a      	str	r2, [r3, #0]
 80074ce:	e002      	b.n	80074d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80074d6:	4a04      	ldr	r2, [pc, #16]	@ (80074e8 <prvSampleTimeNow+0x3c>)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80074dc:	68fb      	ldr	r3, [r7, #12]
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3710      	adds	r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
 80074e6:	bf00      	nop
 80074e8:	20001340 	.word	0x20001340

080074ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b086      	sub	sp, #24
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	607a      	str	r2, [r7, #4]
 80074f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80074fa:	2300      	movs	r3, #0
 80074fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	68fa      	ldr	r2, [r7, #12]
 8007508:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800750a:	68ba      	ldr	r2, [r7, #8]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	429a      	cmp	r2, r3
 8007510:	d812      	bhi.n	8007538 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	1ad2      	subs	r2, r2, r3
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	699b      	ldr	r3, [r3, #24]
 800751c:	429a      	cmp	r2, r3
 800751e:	d302      	bcc.n	8007526 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007520:	2301      	movs	r3, #1
 8007522:	617b      	str	r3, [r7, #20]
 8007524:	e01b      	b.n	800755e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007526:	4b10      	ldr	r3, [pc, #64]	@ (8007568 <prvInsertTimerInActiveList+0x7c>)
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	3304      	adds	r3, #4
 800752e:	4619      	mov	r1, r3
 8007530:	4610      	mov	r0, r2
 8007532:	f7fd ff22 	bl	800537a <vListInsert>
 8007536:	e012      	b.n	800755e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	429a      	cmp	r2, r3
 800753e:	d206      	bcs.n	800754e <prvInsertTimerInActiveList+0x62>
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	429a      	cmp	r2, r3
 8007546:	d302      	bcc.n	800754e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007548:	2301      	movs	r3, #1
 800754a:	617b      	str	r3, [r7, #20]
 800754c:	e007      	b.n	800755e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800754e:	4b07      	ldr	r3, [pc, #28]	@ (800756c <prvInsertTimerInActiveList+0x80>)
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	3304      	adds	r3, #4
 8007556:	4619      	mov	r1, r3
 8007558:	4610      	mov	r0, r2
 800755a:	f7fd ff0e 	bl	800537a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800755e:	697b      	ldr	r3, [r7, #20]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3718      	adds	r7, #24
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	20001334 	.word	0x20001334
 800756c:	20001330 	.word	0x20001330

08007570 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b08e      	sub	sp, #56	@ 0x38
 8007574:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007576:	e0ce      	b.n	8007716 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2b00      	cmp	r3, #0
 800757c:	da19      	bge.n	80075b2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800757e:	1d3b      	adds	r3, r7, #4
 8007580:	3304      	adds	r3, #4
 8007582:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007586:	2b00      	cmp	r3, #0
 8007588:	d10b      	bne.n	80075a2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800758a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758e:	f383 8811 	msr	BASEPRI, r3
 8007592:	f3bf 8f6f 	isb	sy
 8007596:	f3bf 8f4f 	dsb	sy
 800759a:	61fb      	str	r3, [r7, #28]
}
 800759c:	bf00      	nop
 800759e:	bf00      	nop
 80075a0:	e7fd      	b.n	800759e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80075a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075a8:	6850      	ldr	r0, [r2, #4]
 80075aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075ac:	6892      	ldr	r2, [r2, #8]
 80075ae:	4611      	mov	r1, r2
 80075b0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f2c0 80ae 	blt.w	8007716 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80075be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d004      	beq.n	80075d0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c8:	3304      	adds	r3, #4
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7fd ff0e 	bl	80053ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075d0:	463b      	mov	r3, r7
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7ff ff6a 	bl	80074ac <prvSampleTimeNow>
 80075d8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2b09      	cmp	r3, #9
 80075de:	f200 8097 	bhi.w	8007710 <prvProcessReceivedCommands+0x1a0>
 80075e2:	a201      	add	r2, pc, #4	@ (adr r2, 80075e8 <prvProcessReceivedCommands+0x78>)
 80075e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e8:	08007611 	.word	0x08007611
 80075ec:	08007611 	.word	0x08007611
 80075f0:	08007611 	.word	0x08007611
 80075f4:	08007687 	.word	0x08007687
 80075f8:	0800769b 	.word	0x0800769b
 80075fc:	080076e7 	.word	0x080076e7
 8007600:	08007611 	.word	0x08007611
 8007604:	08007611 	.word	0x08007611
 8007608:	08007687 	.word	0x08007687
 800760c:	0800769b 	.word	0x0800769b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007612:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007616:	f043 0301 	orr.w	r3, r3, #1
 800761a:	b2da      	uxtb	r2, r3
 800761c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007622:	68ba      	ldr	r2, [r7, #8]
 8007624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	18d1      	adds	r1, r2, r3
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800762e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007630:	f7ff ff5c 	bl	80074ec <prvInsertTimerInActiveList>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d06c      	beq.n	8007714 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800763a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007640:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007644:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007648:	f003 0304 	and.w	r3, r3, #4
 800764c:	2b00      	cmp	r3, #0
 800764e:	d061      	beq.n	8007714 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	441a      	add	r2, r3
 8007658:	2300      	movs	r3, #0
 800765a:	9300      	str	r3, [sp, #0]
 800765c:	2300      	movs	r3, #0
 800765e:	2100      	movs	r1, #0
 8007660:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007662:	f7ff fe01 	bl	8007268 <xTimerGenericCommand>
 8007666:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007668:	6a3b      	ldr	r3, [r7, #32]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d152      	bne.n	8007714 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	61bb      	str	r3, [r7, #24]
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	e7fd      	b.n	8007682 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007688:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800768c:	f023 0301 	bic.w	r3, r3, #1
 8007690:	b2da      	uxtb	r2, r3
 8007692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007694:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007698:	e03d      	b.n	8007716 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800769a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076a0:	f043 0301 	orr.w	r3, r3, #1
 80076a4:	b2da      	uxtb	r2, r3
 80076a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80076ac:	68ba      	ldr	r2, [r7, #8]
 80076ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80076b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d10b      	bne.n	80076d2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80076ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076be:	f383 8811 	msr	BASEPRI, r3
 80076c2:	f3bf 8f6f 	isb	sy
 80076c6:	f3bf 8f4f 	dsb	sy
 80076ca:	617b      	str	r3, [r7, #20]
}
 80076cc:	bf00      	nop
 80076ce:	bf00      	nop
 80076d0:	e7fd      	b.n	80076ce <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80076d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d4:	699a      	ldr	r2, [r3, #24]
 80076d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d8:	18d1      	adds	r1, r2, r3
 80076da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076e0:	f7ff ff04 	bl	80074ec <prvInsertTimerInActiveList>
					break;
 80076e4:	e017      	b.n	8007716 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80076e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d103      	bne.n	80076fc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80076f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076f6:	f000 fbe7 	bl	8007ec8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80076fa:	e00c      	b.n	8007716 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007702:	f023 0301 	bic.w	r3, r3, #1
 8007706:	b2da      	uxtb	r2, r3
 8007708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800770e:	e002      	b.n	8007716 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007710:	bf00      	nop
 8007712:	e000      	b.n	8007716 <prvProcessReceivedCommands+0x1a6>
					break;
 8007714:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007716:	4b08      	ldr	r3, [pc, #32]	@ (8007738 <prvProcessReceivedCommands+0x1c8>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	1d39      	adds	r1, r7, #4
 800771c:	2200      	movs	r2, #0
 800771e:	4618      	mov	r0, r3
 8007720:	f7fe f9a6 	bl	8005a70 <xQueueReceive>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	f47f af26 	bne.w	8007578 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800772c:	bf00      	nop
 800772e:	bf00      	nop
 8007730:	3730      	adds	r7, #48	@ 0x30
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	20001338 	.word	0x20001338

0800773c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b088      	sub	sp, #32
 8007740:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007742:	e049      	b.n	80077d8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007744:	4b2e      	ldr	r3, [pc, #184]	@ (8007800 <prvSwitchTimerLists+0xc4>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800774e:	4b2c      	ldr	r3, [pc, #176]	@ (8007800 <prvSwitchTimerLists+0xc4>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	3304      	adds	r3, #4
 800775c:	4618      	mov	r0, r3
 800775e:	f7fd fe45 	bl	80053ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007770:	f003 0304 	and.w	r3, r3, #4
 8007774:	2b00      	cmp	r3, #0
 8007776:	d02f      	beq.n	80077d8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	693a      	ldr	r2, [r7, #16]
 800777e:	4413      	add	r3, r2
 8007780:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007782:	68ba      	ldr	r2, [r7, #8]
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	429a      	cmp	r2, r3
 8007788:	d90e      	bls.n	80077a8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	68ba      	ldr	r2, [r7, #8]
 800778e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007796:	4b1a      	ldr	r3, [pc, #104]	@ (8007800 <prvSwitchTimerLists+0xc4>)
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	3304      	adds	r3, #4
 800779e:	4619      	mov	r1, r3
 80077a0:	4610      	mov	r0, r2
 80077a2:	f7fd fdea 	bl	800537a <vListInsert>
 80077a6:	e017      	b.n	80077d8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077a8:	2300      	movs	r3, #0
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	2300      	movs	r3, #0
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	2100      	movs	r1, #0
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f7ff fd58 	bl	8007268 <xTimerGenericCommand>
 80077b8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10b      	bne.n	80077d8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80077c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	603b      	str	r3, [r7, #0]
}
 80077d2:	bf00      	nop
 80077d4:	bf00      	nop
 80077d6:	e7fd      	b.n	80077d4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80077d8:	4b09      	ldr	r3, [pc, #36]	@ (8007800 <prvSwitchTimerLists+0xc4>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1b0      	bne.n	8007744 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80077e2:	4b07      	ldr	r3, [pc, #28]	@ (8007800 <prvSwitchTimerLists+0xc4>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80077e8:	4b06      	ldr	r3, [pc, #24]	@ (8007804 <prvSwitchTimerLists+0xc8>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a04      	ldr	r2, [pc, #16]	@ (8007800 <prvSwitchTimerLists+0xc4>)
 80077ee:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80077f0:	4a04      	ldr	r2, [pc, #16]	@ (8007804 <prvSwitchTimerLists+0xc8>)
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	6013      	str	r3, [r2, #0]
}
 80077f6:	bf00      	nop
 80077f8:	3718      	adds	r7, #24
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	20001330 	.word	0x20001330
 8007804:	20001334 	.word	0x20001334

08007808 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800780e:	f000 f96b 	bl	8007ae8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007812:	4b15      	ldr	r3, [pc, #84]	@ (8007868 <prvCheckForValidListAndQueue+0x60>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d120      	bne.n	800785c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800781a:	4814      	ldr	r0, [pc, #80]	@ (800786c <prvCheckForValidListAndQueue+0x64>)
 800781c:	f7fd fd5c 	bl	80052d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007820:	4813      	ldr	r0, [pc, #76]	@ (8007870 <prvCheckForValidListAndQueue+0x68>)
 8007822:	f7fd fd59 	bl	80052d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007826:	4b13      	ldr	r3, [pc, #76]	@ (8007874 <prvCheckForValidListAndQueue+0x6c>)
 8007828:	4a10      	ldr	r2, [pc, #64]	@ (800786c <prvCheckForValidListAndQueue+0x64>)
 800782a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800782c:	4b12      	ldr	r3, [pc, #72]	@ (8007878 <prvCheckForValidListAndQueue+0x70>)
 800782e:	4a10      	ldr	r2, [pc, #64]	@ (8007870 <prvCheckForValidListAndQueue+0x68>)
 8007830:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007832:	2300      	movs	r3, #0
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	4b11      	ldr	r3, [pc, #68]	@ (800787c <prvCheckForValidListAndQueue+0x74>)
 8007838:	4a11      	ldr	r2, [pc, #68]	@ (8007880 <prvCheckForValidListAndQueue+0x78>)
 800783a:	2110      	movs	r1, #16
 800783c:	200a      	movs	r0, #10
 800783e:	f7fd fe69 	bl	8005514 <xQueueGenericCreateStatic>
 8007842:	4603      	mov	r3, r0
 8007844:	4a08      	ldr	r2, [pc, #32]	@ (8007868 <prvCheckForValidListAndQueue+0x60>)
 8007846:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007848:	4b07      	ldr	r3, [pc, #28]	@ (8007868 <prvCheckForValidListAndQueue+0x60>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d005      	beq.n	800785c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007850:	4b05      	ldr	r3, [pc, #20]	@ (8007868 <prvCheckForValidListAndQueue+0x60>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	490b      	ldr	r1, [pc, #44]	@ (8007884 <prvCheckForValidListAndQueue+0x7c>)
 8007856:	4618      	mov	r0, r3
 8007858:	f7fe fc24 	bl	80060a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800785c:	f000 f976 	bl	8007b4c <vPortExitCritical>
}
 8007860:	bf00      	nop
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	20001338 	.word	0x20001338
 800786c:	20001308 	.word	0x20001308
 8007870:	2000131c 	.word	0x2000131c
 8007874:	20001330 	.word	0x20001330
 8007878:	20001334 	.word	0x20001334
 800787c:	200013e4 	.word	0x200013e4
 8007880:	20001344 	.word	0x20001344
 8007884:	0800836c 	.word	0x0800836c

08007888 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3b04      	subs	r3, #4
 8007898:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80078a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	3b04      	subs	r3, #4
 80078a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	f023 0201 	bic.w	r2, r3, #1
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	3b04      	subs	r3, #4
 80078b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80078b8:	4a0c      	ldr	r2, [pc, #48]	@ (80078ec <pxPortInitialiseStack+0x64>)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	3b14      	subs	r3, #20
 80078c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	3b04      	subs	r3, #4
 80078ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f06f 0202 	mvn.w	r2, #2
 80078d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	3b20      	subs	r3, #32
 80078dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80078de:	68fb      	ldr	r3, [r7, #12]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3714      	adds	r7, #20
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr
 80078ec:	080078f1 	.word	0x080078f1

080078f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80078f6:	2300      	movs	r3, #0
 80078f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80078fa:	4b13      	ldr	r3, [pc, #76]	@ (8007948 <prvTaskExitError+0x58>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007902:	d00b      	beq.n	800791c <prvTaskExitError+0x2c>
	__asm volatile
 8007904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007908:	f383 8811 	msr	BASEPRI, r3
 800790c:	f3bf 8f6f 	isb	sy
 8007910:	f3bf 8f4f 	dsb	sy
 8007914:	60fb      	str	r3, [r7, #12]
}
 8007916:	bf00      	nop
 8007918:	bf00      	nop
 800791a:	e7fd      	b.n	8007918 <prvTaskExitError+0x28>
	__asm volatile
 800791c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007920:	f383 8811 	msr	BASEPRI, r3
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	f3bf 8f4f 	dsb	sy
 800792c:	60bb      	str	r3, [r7, #8]
}
 800792e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007930:	bf00      	nop
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d0fc      	beq.n	8007932 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007938:	bf00      	nop
 800793a:	bf00      	nop
 800793c:	3714      	adds	r7, #20
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	20000010 	.word	0x20000010
 800794c:	00000000 	.word	0x00000000

08007950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007950:	4b07      	ldr	r3, [pc, #28]	@ (8007970 <pxCurrentTCBConst2>)
 8007952:	6819      	ldr	r1, [r3, #0]
 8007954:	6808      	ldr	r0, [r1, #0]
 8007956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800795a:	f380 8809 	msr	PSP, r0
 800795e:	f3bf 8f6f 	isb	sy
 8007962:	f04f 0000 	mov.w	r0, #0
 8007966:	f380 8811 	msr	BASEPRI, r0
 800796a:	4770      	bx	lr
 800796c:	f3af 8000 	nop.w

08007970 <pxCurrentTCBConst2>:
 8007970:	20000e08 	.word	0x20000e08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007974:	bf00      	nop
 8007976:	bf00      	nop

08007978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007978:	4808      	ldr	r0, [pc, #32]	@ (800799c <prvPortStartFirstTask+0x24>)
 800797a:	6800      	ldr	r0, [r0, #0]
 800797c:	6800      	ldr	r0, [r0, #0]
 800797e:	f380 8808 	msr	MSP, r0
 8007982:	f04f 0000 	mov.w	r0, #0
 8007986:	f380 8814 	msr	CONTROL, r0
 800798a:	b662      	cpsie	i
 800798c:	b661      	cpsie	f
 800798e:	f3bf 8f4f 	dsb	sy
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	df00      	svc	0
 8007998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800799a:	bf00      	nop
 800799c:	e000ed08 	.word	0xe000ed08

080079a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b086      	sub	sp, #24
 80079a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80079a6:	4b47      	ldr	r3, [pc, #284]	@ (8007ac4 <xPortStartScheduler+0x124>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a47      	ldr	r2, [pc, #284]	@ (8007ac8 <xPortStartScheduler+0x128>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d10b      	bne.n	80079c8 <xPortStartScheduler+0x28>
	__asm volatile
 80079b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b4:	f383 8811 	msr	BASEPRI, r3
 80079b8:	f3bf 8f6f 	isb	sy
 80079bc:	f3bf 8f4f 	dsb	sy
 80079c0:	60fb      	str	r3, [r7, #12]
}
 80079c2:	bf00      	nop
 80079c4:	bf00      	nop
 80079c6:	e7fd      	b.n	80079c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80079c8:	4b3e      	ldr	r3, [pc, #248]	@ (8007ac4 <xPortStartScheduler+0x124>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a3f      	ldr	r2, [pc, #252]	@ (8007acc <xPortStartScheduler+0x12c>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d10b      	bne.n	80079ea <xPortStartScheduler+0x4a>
	__asm volatile
 80079d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d6:	f383 8811 	msr	BASEPRI, r3
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	613b      	str	r3, [r7, #16]
}
 80079e4:	bf00      	nop
 80079e6:	bf00      	nop
 80079e8:	e7fd      	b.n	80079e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80079ea:	4b39      	ldr	r3, [pc, #228]	@ (8007ad0 <xPortStartScheduler+0x130>)
 80079ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	22ff      	movs	r2, #255	@ 0xff
 80079fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	781b      	ldrb	r3, [r3, #0]
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007a04:	78fb      	ldrb	r3, [r7, #3]
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007a0c:	b2da      	uxtb	r2, r3
 8007a0e:	4b31      	ldr	r3, [pc, #196]	@ (8007ad4 <xPortStartScheduler+0x134>)
 8007a10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007a12:	4b31      	ldr	r3, [pc, #196]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a14:	2207      	movs	r2, #7
 8007a16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007a18:	e009      	b.n	8007a2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	4a2d      	ldr	r2, [pc, #180]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007a24:	78fb      	ldrb	r3, [r7, #3]
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	005b      	lsls	r3, r3, #1
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007a2e:	78fb      	ldrb	r3, [r7, #3]
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a36:	2b80      	cmp	r3, #128	@ 0x80
 8007a38:	d0ef      	beq.n	8007a1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007a3a:	4b27      	ldr	r3, [pc, #156]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f1c3 0307 	rsb	r3, r3, #7
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	d00b      	beq.n	8007a5e <xPortStartScheduler+0xbe>
	__asm volatile
 8007a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a4a:	f383 8811 	msr	BASEPRI, r3
 8007a4e:	f3bf 8f6f 	isb	sy
 8007a52:	f3bf 8f4f 	dsb	sy
 8007a56:	60bb      	str	r3, [r7, #8]
}
 8007a58:	bf00      	nop
 8007a5a:	bf00      	nop
 8007a5c:	e7fd      	b.n	8007a5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	021b      	lsls	r3, r3, #8
 8007a64:	4a1c      	ldr	r2, [pc, #112]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007a68:	4b1b      	ldr	r3, [pc, #108]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a70:	4a19      	ldr	r2, [pc, #100]	@ (8007ad8 <xPortStartScheduler+0x138>)
 8007a72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	b2da      	uxtb	r2, r3
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007a7c:	4b17      	ldr	r3, [pc, #92]	@ (8007adc <xPortStartScheduler+0x13c>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a16      	ldr	r2, [pc, #88]	@ (8007adc <xPortStartScheduler+0x13c>)
 8007a82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a88:	4b14      	ldr	r3, [pc, #80]	@ (8007adc <xPortStartScheduler+0x13c>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a13      	ldr	r2, [pc, #76]	@ (8007adc <xPortStartScheduler+0x13c>)
 8007a8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007a92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a94:	f000 f8da 	bl	8007c4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a98:	4b11      	ldr	r3, [pc, #68]	@ (8007ae0 <xPortStartScheduler+0x140>)
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007a9e:	f000 f8f9 	bl	8007c94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007aa2:	4b10      	ldr	r3, [pc, #64]	@ (8007ae4 <xPortStartScheduler+0x144>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8007ae4 <xPortStartScheduler+0x144>)
 8007aa8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007aac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007aae:	f7ff ff63 	bl	8007978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ab2:	f7fe ff2f 	bl	8006914 <vTaskSwitchContext>
	prvTaskExitError();
 8007ab6:	f7ff ff1b 	bl	80078f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007aba:	2300      	movs	r3, #0
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3718      	adds	r7, #24
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	e000ed00 	.word	0xe000ed00
 8007ac8:	410fc271 	.word	0x410fc271
 8007acc:	410fc270 	.word	0x410fc270
 8007ad0:	e000e400 	.word	0xe000e400
 8007ad4:	20001434 	.word	0x20001434
 8007ad8:	20001438 	.word	0x20001438
 8007adc:	e000ed20 	.word	0xe000ed20
 8007ae0:	20000010 	.word	0x20000010
 8007ae4:	e000ef34 	.word	0xe000ef34

08007ae8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	607b      	str	r3, [r7, #4]
}
 8007b00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007b02:	4b10      	ldr	r3, [pc, #64]	@ (8007b44 <vPortEnterCritical+0x5c>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	3301      	adds	r3, #1
 8007b08:	4a0e      	ldr	r2, [pc, #56]	@ (8007b44 <vPortEnterCritical+0x5c>)
 8007b0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007b44 <vPortEnterCritical+0x5c>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d110      	bne.n	8007b36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007b14:	4b0c      	ldr	r3, [pc, #48]	@ (8007b48 <vPortEnterCritical+0x60>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00b      	beq.n	8007b36 <vPortEnterCritical+0x4e>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	603b      	str	r3, [r7, #0]
}
 8007b30:	bf00      	nop
 8007b32:	bf00      	nop
 8007b34:	e7fd      	b.n	8007b32 <vPortEnterCritical+0x4a>
	}
}
 8007b36:	bf00      	nop
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	20000010 	.word	0x20000010
 8007b48:	e000ed04 	.word	0xe000ed04

08007b4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007b52:	4b12      	ldr	r3, [pc, #72]	@ (8007b9c <vPortExitCritical+0x50>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d10b      	bne.n	8007b72 <vPortExitCritical+0x26>
	__asm volatile
 8007b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b5e:	f383 8811 	msr	BASEPRI, r3
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	f3bf 8f4f 	dsb	sy
 8007b6a:	607b      	str	r3, [r7, #4]
}
 8007b6c:	bf00      	nop
 8007b6e:	bf00      	nop
 8007b70:	e7fd      	b.n	8007b6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007b72:	4b0a      	ldr	r3, [pc, #40]	@ (8007b9c <vPortExitCritical+0x50>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3b01      	subs	r3, #1
 8007b78:	4a08      	ldr	r2, [pc, #32]	@ (8007b9c <vPortExitCritical+0x50>)
 8007b7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007b7c:	4b07      	ldr	r3, [pc, #28]	@ (8007b9c <vPortExitCritical+0x50>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d105      	bne.n	8007b90 <vPortExitCritical+0x44>
 8007b84:	2300      	movs	r3, #0
 8007b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	f383 8811 	msr	BASEPRI, r3
}
 8007b8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b90:	bf00      	nop
 8007b92:	370c      	adds	r7, #12
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr
 8007b9c:	20000010 	.word	0x20000010

08007ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ba0:	f3ef 8009 	mrs	r0, PSP
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	4b15      	ldr	r3, [pc, #84]	@ (8007c00 <pxCurrentTCBConst>)
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	f01e 0f10 	tst.w	lr, #16
 8007bb0:	bf08      	it	eq
 8007bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bba:	6010      	str	r0, [r2, #0]
 8007bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007bc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007bc4:	f380 8811 	msr	BASEPRI, r0
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f7fe fea0 	bl	8006914 <vTaskSwitchContext>
 8007bd4:	f04f 0000 	mov.w	r0, #0
 8007bd8:	f380 8811 	msr	BASEPRI, r0
 8007bdc:	bc09      	pop	{r0, r3}
 8007bde:	6819      	ldr	r1, [r3, #0]
 8007be0:	6808      	ldr	r0, [r1, #0]
 8007be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be6:	f01e 0f10 	tst.w	lr, #16
 8007bea:	bf08      	it	eq
 8007bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007bf0:	f380 8809 	msr	PSP, r0
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	f3af 8000 	nop.w

08007c00 <pxCurrentTCBConst>:
 8007c00:	20000e08 	.word	0x20000e08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop

08007c08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	607b      	str	r3, [r7, #4]
}
 8007c20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007c22:	f7fe fdbd 	bl	80067a0 <xTaskIncrementTick>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d003      	beq.n	8007c34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c2c:	4b06      	ldr	r3, [pc, #24]	@ (8007c48 <xPortSysTickHandler+0x40>)
 8007c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c32:	601a      	str	r2, [r3, #0]
 8007c34:	2300      	movs	r3, #0
 8007c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	f383 8811 	msr	BASEPRI, r3
}
 8007c3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007c40:	bf00      	nop
 8007c42:	3708      	adds	r7, #8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	e000ed04 	.word	0xe000ed04

08007c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007c50:	4b0b      	ldr	r3, [pc, #44]	@ (8007c80 <vPortSetupTimerInterrupt+0x34>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007c56:	4b0b      	ldr	r3, [pc, #44]	@ (8007c84 <vPortSetupTimerInterrupt+0x38>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c88 <vPortSetupTimerInterrupt+0x3c>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a0a      	ldr	r2, [pc, #40]	@ (8007c8c <vPortSetupTimerInterrupt+0x40>)
 8007c62:	fba2 2303 	umull	r2, r3, r2, r3
 8007c66:	099b      	lsrs	r3, r3, #6
 8007c68:	4a09      	ldr	r2, [pc, #36]	@ (8007c90 <vPortSetupTimerInterrupt+0x44>)
 8007c6a:	3b01      	subs	r3, #1
 8007c6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007c6e:	4b04      	ldr	r3, [pc, #16]	@ (8007c80 <vPortSetupTimerInterrupt+0x34>)
 8007c70:	2207      	movs	r2, #7
 8007c72:	601a      	str	r2, [r3, #0]
}
 8007c74:	bf00      	nop
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop
 8007c80:	e000e010 	.word	0xe000e010
 8007c84:	e000e018 	.word	0xe000e018
 8007c88:	20000004 	.word	0x20000004
 8007c8c:	10624dd3 	.word	0x10624dd3
 8007c90:	e000e014 	.word	0xe000e014

08007c94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007c94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007ca4 <vPortEnableVFP+0x10>
 8007c98:	6801      	ldr	r1, [r0, #0]
 8007c9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007c9e:	6001      	str	r1, [r0, #0]
 8007ca0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ca2:	bf00      	nop
 8007ca4:	e000ed88 	.word	0xe000ed88

08007ca8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007cae:	f3ef 8305 	mrs	r3, IPSR
 8007cb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2b0f      	cmp	r3, #15
 8007cb8:	d915      	bls.n	8007ce6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007cba:	4a18      	ldr	r2, [pc, #96]	@ (8007d1c <vPortValidateInterruptPriority+0x74>)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007cc4:	4b16      	ldr	r3, [pc, #88]	@ (8007d20 <vPortValidateInterruptPriority+0x78>)
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	7afa      	ldrb	r2, [r7, #11]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d20b      	bcs.n	8007ce6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	607b      	str	r3, [r7, #4]
}
 8007ce0:	bf00      	nop
 8007ce2:	bf00      	nop
 8007ce4:	e7fd      	b.n	8007ce2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8007d24 <vPortValidateInterruptPriority+0x7c>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007cee:	4b0e      	ldr	r3, [pc, #56]	@ (8007d28 <vPortValidateInterruptPriority+0x80>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d90b      	bls.n	8007d0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfa:	f383 8811 	msr	BASEPRI, r3
 8007cfe:	f3bf 8f6f 	isb	sy
 8007d02:	f3bf 8f4f 	dsb	sy
 8007d06:	603b      	str	r3, [r7, #0]
}
 8007d08:	bf00      	nop
 8007d0a:	bf00      	nop
 8007d0c:	e7fd      	b.n	8007d0a <vPortValidateInterruptPriority+0x62>
	}
 8007d0e:	bf00      	nop
 8007d10:	3714      	adds	r7, #20
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	e000e3f0 	.word	0xe000e3f0
 8007d20:	20001434 	.word	0x20001434
 8007d24:	e000ed0c 	.word	0xe000ed0c
 8007d28:	20001438 	.word	0x20001438

08007d2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b08a      	sub	sp, #40	@ 0x28
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007d34:	2300      	movs	r3, #0
 8007d36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007d38:	f7fe fc76 	bl	8006628 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007d3c:	4b5c      	ldr	r3, [pc, #368]	@ (8007eb0 <pvPortMalloc+0x184>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007d44:	f000 f924 	bl	8007f90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007d48:	4b5a      	ldr	r3, [pc, #360]	@ (8007eb4 <pvPortMalloc+0x188>)
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	f040 8095 	bne.w	8007e80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d01e      	beq.n	8007d9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007d5c:	2208      	movs	r2, #8
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	4413      	add	r3, r2
 8007d62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f003 0307 	and.w	r3, r3, #7
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d015      	beq.n	8007d9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f023 0307 	bic.w	r3, r3, #7
 8007d74:	3308      	adds	r3, #8
 8007d76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f003 0307 	and.w	r3, r3, #7
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00b      	beq.n	8007d9a <pvPortMalloc+0x6e>
	__asm volatile
 8007d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d86:	f383 8811 	msr	BASEPRI, r3
 8007d8a:	f3bf 8f6f 	isb	sy
 8007d8e:	f3bf 8f4f 	dsb	sy
 8007d92:	617b      	str	r3, [r7, #20]
}
 8007d94:	bf00      	nop
 8007d96:	bf00      	nop
 8007d98:	e7fd      	b.n	8007d96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d06f      	beq.n	8007e80 <pvPortMalloc+0x154>
 8007da0:	4b45      	ldr	r3, [pc, #276]	@ (8007eb8 <pvPortMalloc+0x18c>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d86a      	bhi.n	8007e80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007daa:	4b44      	ldr	r3, [pc, #272]	@ (8007ebc <pvPortMalloc+0x190>)
 8007dac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007dae:	4b43      	ldr	r3, [pc, #268]	@ (8007ebc <pvPortMalloc+0x190>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007db4:	e004      	b.n	8007dc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d903      	bls.n	8007dd2 <pvPortMalloc+0xa6>
 8007dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1f1      	bne.n	8007db6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007dd2:	4b37      	ldr	r3, [pc, #220]	@ (8007eb0 <pvPortMalloc+0x184>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d051      	beq.n	8007e80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ddc:	6a3b      	ldr	r3, [r7, #32]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2208      	movs	r2, #8
 8007de2:	4413      	add	r3, r2
 8007de4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	6a3b      	ldr	r3, [r7, #32]
 8007dec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	1ad2      	subs	r2, r2, r3
 8007df6:	2308      	movs	r3, #8
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d920      	bls.n	8007e40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4413      	add	r3, r2
 8007e04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	f003 0307 	and.w	r3, r3, #7
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00b      	beq.n	8007e28 <pvPortMalloc+0xfc>
	__asm volatile
 8007e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e14:	f383 8811 	msr	BASEPRI, r3
 8007e18:	f3bf 8f6f 	isb	sy
 8007e1c:	f3bf 8f4f 	dsb	sy
 8007e20:	613b      	str	r3, [r7, #16]
}
 8007e22:	bf00      	nop
 8007e24:	bf00      	nop
 8007e26:	e7fd      	b.n	8007e24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	1ad2      	subs	r2, r2, r3
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e3a:	69b8      	ldr	r0, [r7, #24]
 8007e3c:	f000 f90a 	bl	8008054 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e40:	4b1d      	ldr	r3, [pc, #116]	@ (8007eb8 <pvPortMalloc+0x18c>)
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007eb8 <pvPortMalloc+0x18c>)
 8007e4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8007eb8 <pvPortMalloc+0x18c>)
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	4b1b      	ldr	r3, [pc, #108]	@ (8007ec0 <pvPortMalloc+0x194>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d203      	bcs.n	8007e62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007e5a:	4b17      	ldr	r3, [pc, #92]	@ (8007eb8 <pvPortMalloc+0x18c>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a18      	ldr	r2, [pc, #96]	@ (8007ec0 <pvPortMalloc+0x194>)
 8007e60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e64:	685a      	ldr	r2, [r3, #4]
 8007e66:	4b13      	ldr	r3, [pc, #76]	@ (8007eb4 <pvPortMalloc+0x188>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	431a      	orrs	r2, r3
 8007e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e72:	2200      	movs	r2, #0
 8007e74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007e76:	4b13      	ldr	r3, [pc, #76]	@ (8007ec4 <pvPortMalloc+0x198>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	4a11      	ldr	r2, [pc, #68]	@ (8007ec4 <pvPortMalloc+0x198>)
 8007e7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007e80:	f7fe fbe0 	bl	8006644 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	f003 0307 	and.w	r3, r3, #7
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00b      	beq.n	8007ea6 <pvPortMalloc+0x17a>
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	60fb      	str	r3, [r7, #12]
}
 8007ea0:	bf00      	nop
 8007ea2:	bf00      	nop
 8007ea4:	e7fd      	b.n	8007ea2 <pvPortMalloc+0x176>
	return pvReturn;
 8007ea6:	69fb      	ldr	r3, [r7, #28]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3728      	adds	r7, #40	@ 0x28
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}
 8007eb0:	200075ec 	.word	0x200075ec
 8007eb4:	20007600 	.word	0x20007600
 8007eb8:	200075f0 	.word	0x200075f0
 8007ebc:	200075e4 	.word	0x200075e4
 8007ec0:	200075f4 	.word	0x200075f4
 8007ec4:	200075f8 	.word	0x200075f8

08007ec8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b086      	sub	sp, #24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d04f      	beq.n	8007f7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007eda:	2308      	movs	r3, #8
 8007edc:	425b      	negs	r3, r3
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	685a      	ldr	r2, [r3, #4]
 8007eec:	4b25      	ldr	r3, [pc, #148]	@ (8007f84 <vPortFree+0xbc>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d10b      	bne.n	8007f0e <vPortFree+0x46>
	__asm volatile
 8007ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efa:	f383 8811 	msr	BASEPRI, r3
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f3bf 8f4f 	dsb	sy
 8007f06:	60fb      	str	r3, [r7, #12]
}
 8007f08:	bf00      	nop
 8007f0a:	bf00      	nop
 8007f0c:	e7fd      	b.n	8007f0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00b      	beq.n	8007f2e <vPortFree+0x66>
	__asm volatile
 8007f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f1a:	f383 8811 	msr	BASEPRI, r3
 8007f1e:	f3bf 8f6f 	isb	sy
 8007f22:	f3bf 8f4f 	dsb	sy
 8007f26:	60bb      	str	r3, [r7, #8]
}
 8007f28:	bf00      	nop
 8007f2a:	bf00      	nop
 8007f2c:	e7fd      	b.n	8007f2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	685a      	ldr	r2, [r3, #4]
 8007f32:	4b14      	ldr	r3, [pc, #80]	@ (8007f84 <vPortFree+0xbc>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4013      	ands	r3, r2
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d01e      	beq.n	8007f7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d11a      	bne.n	8007f7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	685a      	ldr	r2, [r3, #4]
 8007f48:	4b0e      	ldr	r3, [pc, #56]	@ (8007f84 <vPortFree+0xbc>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	43db      	mvns	r3, r3
 8007f4e:	401a      	ands	r2, r3
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007f54:	f7fe fb68 	bl	8006628 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	685a      	ldr	r2, [r3, #4]
 8007f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f88 <vPortFree+0xc0>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4413      	add	r3, r2
 8007f62:	4a09      	ldr	r2, [pc, #36]	@ (8007f88 <vPortFree+0xc0>)
 8007f64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007f66:	6938      	ldr	r0, [r7, #16]
 8007f68:	f000 f874 	bl	8008054 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007f6c:	4b07      	ldr	r3, [pc, #28]	@ (8007f8c <vPortFree+0xc4>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3301      	adds	r3, #1
 8007f72:	4a06      	ldr	r2, [pc, #24]	@ (8007f8c <vPortFree+0xc4>)
 8007f74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007f76:	f7fe fb65 	bl	8006644 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007f7a:	bf00      	nop
 8007f7c:	3718      	adds	r7, #24
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	bf00      	nop
 8007f84:	20007600 	.word	0x20007600
 8007f88:	200075f0 	.word	0x200075f0
 8007f8c:	200075fc 	.word	0x200075fc

08007f90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007f90:	b480      	push	{r7}
 8007f92:	b085      	sub	sp, #20
 8007f94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f96:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8007f9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007f9c:	4b27      	ldr	r3, [pc, #156]	@ (800803c <prvHeapInit+0xac>)
 8007f9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f003 0307 	and.w	r3, r3, #7
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00c      	beq.n	8007fc4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	3307      	adds	r3, #7
 8007fae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f023 0307 	bic.w	r3, r3, #7
 8007fb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007fb8:	68ba      	ldr	r2, [r7, #8]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800803c <prvHeapInit+0xac>)
 8007fc0:	4413      	add	r3, r2
 8007fc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8008040 <prvHeapInit+0xb0>)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007fce:	4b1c      	ldr	r3, [pc, #112]	@ (8008040 <prvHeapInit+0xb0>)
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	68ba      	ldr	r2, [r7, #8]
 8007fd8:	4413      	add	r3, r2
 8007fda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007fdc:	2208      	movs	r2, #8
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	1a9b      	subs	r3, r3, r2
 8007fe2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f023 0307 	bic.w	r3, r3, #7
 8007fea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4a15      	ldr	r2, [pc, #84]	@ (8008044 <prvHeapInit+0xb4>)
 8007ff0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ff2:	4b14      	ldr	r3, [pc, #80]	@ (8008044 <prvHeapInit+0xb4>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007ffa:	4b12      	ldr	r3, [pc, #72]	@ (8008044 <prvHeapInit+0xb4>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2200      	movs	r2, #0
 8008000:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	1ad2      	subs	r2, r2, r3
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008010:	4b0c      	ldr	r3, [pc, #48]	@ (8008044 <prvHeapInit+0xb4>)
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	4a0a      	ldr	r2, [pc, #40]	@ (8008048 <prvHeapInit+0xb8>)
 800801e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	4a09      	ldr	r2, [pc, #36]	@ (800804c <prvHeapInit+0xbc>)
 8008026:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008028:	4b09      	ldr	r3, [pc, #36]	@ (8008050 <prvHeapInit+0xc0>)
 800802a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800802e:	601a      	str	r2, [r3, #0]
}
 8008030:	bf00      	nop
 8008032:	3714      	adds	r7, #20
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr
 800803c:	2000143c 	.word	0x2000143c
 8008040:	200075e4 	.word	0x200075e4
 8008044:	200075ec 	.word	0x200075ec
 8008048:	200075f4 	.word	0x200075f4
 800804c:	200075f0 	.word	0x200075f0
 8008050:	20007600 	.word	0x20007600

08008054 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008054:	b480      	push	{r7}
 8008056:	b085      	sub	sp, #20
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800805c:	4b28      	ldr	r3, [pc, #160]	@ (8008100 <prvInsertBlockIntoFreeList+0xac>)
 800805e:	60fb      	str	r3, [r7, #12]
 8008060:	e002      	b.n	8008068 <prvInsertBlockIntoFreeList+0x14>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	60fb      	str	r3, [r7, #12]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	429a      	cmp	r2, r3
 8008070:	d8f7      	bhi.n	8008062 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	68ba      	ldr	r2, [r7, #8]
 800807c:	4413      	add	r3, r2
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	429a      	cmp	r2, r3
 8008082:	d108      	bne.n	8008096 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	685a      	ldr	r2, [r3, #4]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	441a      	add	r2, r3
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	441a      	add	r2, r3
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d118      	bne.n	80080dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	4b15      	ldr	r3, [pc, #84]	@ (8008104 <prvInsertBlockIntoFreeList+0xb0>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d00d      	beq.n	80080d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	685a      	ldr	r2, [r3, #4]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	441a      	add	r2, r3
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	601a      	str	r2, [r3, #0]
 80080d0:	e008      	b.n	80080e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80080d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008104 <prvInsertBlockIntoFreeList+0xb0>)
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	601a      	str	r2, [r3, #0]
 80080da:	e003      	b.n	80080e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d002      	beq.n	80080f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080f2:	bf00      	nop
 80080f4:	3714      	adds	r7, #20
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	200075e4 	.word	0x200075e4
 8008104:	200075ec 	.word	0x200075ec

08008108 <memset>:
 8008108:	4402      	add	r2, r0
 800810a:	4603      	mov	r3, r0
 800810c:	4293      	cmp	r3, r2
 800810e:	d100      	bne.n	8008112 <memset+0xa>
 8008110:	4770      	bx	lr
 8008112:	f803 1b01 	strb.w	r1, [r3], #1
 8008116:	e7f9      	b.n	800810c <memset+0x4>

08008118 <_reclaim_reent>:
 8008118:	4b2d      	ldr	r3, [pc, #180]	@ (80081d0 <_reclaim_reent+0xb8>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4283      	cmp	r3, r0
 800811e:	b570      	push	{r4, r5, r6, lr}
 8008120:	4604      	mov	r4, r0
 8008122:	d053      	beq.n	80081cc <_reclaim_reent+0xb4>
 8008124:	69c3      	ldr	r3, [r0, #28]
 8008126:	b31b      	cbz	r3, 8008170 <_reclaim_reent+0x58>
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	b163      	cbz	r3, 8008146 <_reclaim_reent+0x2e>
 800812c:	2500      	movs	r5, #0
 800812e:	69e3      	ldr	r3, [r4, #28]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	5959      	ldr	r1, [r3, r5]
 8008134:	b9b1      	cbnz	r1, 8008164 <_reclaim_reent+0x4c>
 8008136:	3504      	adds	r5, #4
 8008138:	2d80      	cmp	r5, #128	@ 0x80
 800813a:	d1f8      	bne.n	800812e <_reclaim_reent+0x16>
 800813c:	69e3      	ldr	r3, [r4, #28]
 800813e:	4620      	mov	r0, r4
 8008140:	68d9      	ldr	r1, [r3, #12]
 8008142:	f000 f87b 	bl	800823c <_free_r>
 8008146:	69e3      	ldr	r3, [r4, #28]
 8008148:	6819      	ldr	r1, [r3, #0]
 800814a:	b111      	cbz	r1, 8008152 <_reclaim_reent+0x3a>
 800814c:	4620      	mov	r0, r4
 800814e:	f000 f875 	bl	800823c <_free_r>
 8008152:	69e3      	ldr	r3, [r4, #28]
 8008154:	689d      	ldr	r5, [r3, #8]
 8008156:	b15d      	cbz	r5, 8008170 <_reclaim_reent+0x58>
 8008158:	4629      	mov	r1, r5
 800815a:	4620      	mov	r0, r4
 800815c:	682d      	ldr	r5, [r5, #0]
 800815e:	f000 f86d 	bl	800823c <_free_r>
 8008162:	e7f8      	b.n	8008156 <_reclaim_reent+0x3e>
 8008164:	680e      	ldr	r6, [r1, #0]
 8008166:	4620      	mov	r0, r4
 8008168:	f000 f868 	bl	800823c <_free_r>
 800816c:	4631      	mov	r1, r6
 800816e:	e7e1      	b.n	8008134 <_reclaim_reent+0x1c>
 8008170:	6961      	ldr	r1, [r4, #20]
 8008172:	b111      	cbz	r1, 800817a <_reclaim_reent+0x62>
 8008174:	4620      	mov	r0, r4
 8008176:	f000 f861 	bl	800823c <_free_r>
 800817a:	69e1      	ldr	r1, [r4, #28]
 800817c:	b111      	cbz	r1, 8008184 <_reclaim_reent+0x6c>
 800817e:	4620      	mov	r0, r4
 8008180:	f000 f85c 	bl	800823c <_free_r>
 8008184:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008186:	b111      	cbz	r1, 800818e <_reclaim_reent+0x76>
 8008188:	4620      	mov	r0, r4
 800818a:	f000 f857 	bl	800823c <_free_r>
 800818e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008190:	b111      	cbz	r1, 8008198 <_reclaim_reent+0x80>
 8008192:	4620      	mov	r0, r4
 8008194:	f000 f852 	bl	800823c <_free_r>
 8008198:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800819a:	b111      	cbz	r1, 80081a2 <_reclaim_reent+0x8a>
 800819c:	4620      	mov	r0, r4
 800819e:	f000 f84d 	bl	800823c <_free_r>
 80081a2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80081a4:	b111      	cbz	r1, 80081ac <_reclaim_reent+0x94>
 80081a6:	4620      	mov	r0, r4
 80081a8:	f000 f848 	bl	800823c <_free_r>
 80081ac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80081ae:	b111      	cbz	r1, 80081b6 <_reclaim_reent+0x9e>
 80081b0:	4620      	mov	r0, r4
 80081b2:	f000 f843 	bl	800823c <_free_r>
 80081b6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80081b8:	b111      	cbz	r1, 80081c0 <_reclaim_reent+0xa8>
 80081ba:	4620      	mov	r0, r4
 80081bc:	f000 f83e 	bl	800823c <_free_r>
 80081c0:	6a23      	ldr	r3, [r4, #32]
 80081c2:	b11b      	cbz	r3, 80081cc <_reclaim_reent+0xb4>
 80081c4:	4620      	mov	r0, r4
 80081c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80081ca:	4718      	bx	r3
 80081cc:	bd70      	pop	{r4, r5, r6, pc}
 80081ce:	bf00      	nop
 80081d0:	20000014 	.word	0x20000014

080081d4 <__libc_init_array>:
 80081d4:	b570      	push	{r4, r5, r6, lr}
 80081d6:	4d0d      	ldr	r5, [pc, #52]	@ (800820c <__libc_init_array+0x38>)
 80081d8:	4c0d      	ldr	r4, [pc, #52]	@ (8008210 <__libc_init_array+0x3c>)
 80081da:	1b64      	subs	r4, r4, r5
 80081dc:	10a4      	asrs	r4, r4, #2
 80081de:	2600      	movs	r6, #0
 80081e0:	42a6      	cmp	r6, r4
 80081e2:	d109      	bne.n	80081f8 <__libc_init_array+0x24>
 80081e4:	4d0b      	ldr	r5, [pc, #44]	@ (8008214 <__libc_init_array+0x40>)
 80081e6:	4c0c      	ldr	r4, [pc, #48]	@ (8008218 <__libc_init_array+0x44>)
 80081e8:	f000 f87e 	bl	80082e8 <_init>
 80081ec:	1b64      	subs	r4, r4, r5
 80081ee:	10a4      	asrs	r4, r4, #2
 80081f0:	2600      	movs	r6, #0
 80081f2:	42a6      	cmp	r6, r4
 80081f4:	d105      	bne.n	8008202 <__libc_init_array+0x2e>
 80081f6:	bd70      	pop	{r4, r5, r6, pc}
 80081f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80081fc:	4798      	blx	r3
 80081fe:	3601      	adds	r6, #1
 8008200:	e7ee      	b.n	80081e0 <__libc_init_array+0xc>
 8008202:	f855 3b04 	ldr.w	r3, [r5], #4
 8008206:	4798      	blx	r3
 8008208:	3601      	adds	r6, #1
 800820a:	e7f2      	b.n	80081f2 <__libc_init_array+0x1e>
 800820c:	08008bf0 	.word	0x08008bf0
 8008210:	08008bf0 	.word	0x08008bf0
 8008214:	08008bf0 	.word	0x08008bf0
 8008218:	08008bf4 	.word	0x08008bf4

0800821c <__retarget_lock_acquire_recursive>:
 800821c:	4770      	bx	lr

0800821e <__retarget_lock_release_recursive>:
 800821e:	4770      	bx	lr

08008220 <memcpy>:
 8008220:	440a      	add	r2, r1
 8008222:	4291      	cmp	r1, r2
 8008224:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008228:	d100      	bne.n	800822c <memcpy+0xc>
 800822a:	4770      	bx	lr
 800822c:	b510      	push	{r4, lr}
 800822e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008232:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008236:	4291      	cmp	r1, r2
 8008238:	d1f9      	bne.n	800822e <memcpy+0xe>
 800823a:	bd10      	pop	{r4, pc}

0800823c <_free_r>:
 800823c:	b538      	push	{r3, r4, r5, lr}
 800823e:	4605      	mov	r5, r0
 8008240:	2900      	cmp	r1, #0
 8008242:	d041      	beq.n	80082c8 <_free_r+0x8c>
 8008244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008248:	1f0c      	subs	r4, r1, #4
 800824a:	2b00      	cmp	r3, #0
 800824c:	bfb8      	it	lt
 800824e:	18e4      	addlt	r4, r4, r3
 8008250:	f000 f83e 	bl	80082d0 <__malloc_lock>
 8008254:	4a1d      	ldr	r2, [pc, #116]	@ (80082cc <_free_r+0x90>)
 8008256:	6813      	ldr	r3, [r2, #0]
 8008258:	b933      	cbnz	r3, 8008268 <_free_r+0x2c>
 800825a:	6063      	str	r3, [r4, #4]
 800825c:	6014      	str	r4, [r2, #0]
 800825e:	4628      	mov	r0, r5
 8008260:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008264:	f000 b83a 	b.w	80082dc <__malloc_unlock>
 8008268:	42a3      	cmp	r3, r4
 800826a:	d908      	bls.n	800827e <_free_r+0x42>
 800826c:	6820      	ldr	r0, [r4, #0]
 800826e:	1821      	adds	r1, r4, r0
 8008270:	428b      	cmp	r3, r1
 8008272:	bf01      	itttt	eq
 8008274:	6819      	ldreq	r1, [r3, #0]
 8008276:	685b      	ldreq	r3, [r3, #4]
 8008278:	1809      	addeq	r1, r1, r0
 800827a:	6021      	streq	r1, [r4, #0]
 800827c:	e7ed      	b.n	800825a <_free_r+0x1e>
 800827e:	461a      	mov	r2, r3
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	b10b      	cbz	r3, 8008288 <_free_r+0x4c>
 8008284:	42a3      	cmp	r3, r4
 8008286:	d9fa      	bls.n	800827e <_free_r+0x42>
 8008288:	6811      	ldr	r1, [r2, #0]
 800828a:	1850      	adds	r0, r2, r1
 800828c:	42a0      	cmp	r0, r4
 800828e:	d10b      	bne.n	80082a8 <_free_r+0x6c>
 8008290:	6820      	ldr	r0, [r4, #0]
 8008292:	4401      	add	r1, r0
 8008294:	1850      	adds	r0, r2, r1
 8008296:	4283      	cmp	r3, r0
 8008298:	6011      	str	r1, [r2, #0]
 800829a:	d1e0      	bne.n	800825e <_free_r+0x22>
 800829c:	6818      	ldr	r0, [r3, #0]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	6053      	str	r3, [r2, #4]
 80082a2:	4408      	add	r0, r1
 80082a4:	6010      	str	r0, [r2, #0]
 80082a6:	e7da      	b.n	800825e <_free_r+0x22>
 80082a8:	d902      	bls.n	80082b0 <_free_r+0x74>
 80082aa:	230c      	movs	r3, #12
 80082ac:	602b      	str	r3, [r5, #0]
 80082ae:	e7d6      	b.n	800825e <_free_r+0x22>
 80082b0:	6820      	ldr	r0, [r4, #0]
 80082b2:	1821      	adds	r1, r4, r0
 80082b4:	428b      	cmp	r3, r1
 80082b6:	bf04      	itt	eq
 80082b8:	6819      	ldreq	r1, [r3, #0]
 80082ba:	685b      	ldreq	r3, [r3, #4]
 80082bc:	6063      	str	r3, [r4, #4]
 80082be:	bf04      	itt	eq
 80082c0:	1809      	addeq	r1, r1, r0
 80082c2:	6021      	streq	r1, [r4, #0]
 80082c4:	6054      	str	r4, [r2, #4]
 80082c6:	e7ca      	b.n	800825e <_free_r+0x22>
 80082c8:	bd38      	pop	{r3, r4, r5, pc}
 80082ca:	bf00      	nop
 80082cc:	20007740 	.word	0x20007740

080082d0 <__malloc_lock>:
 80082d0:	4801      	ldr	r0, [pc, #4]	@ (80082d8 <__malloc_lock+0x8>)
 80082d2:	f7ff bfa3 	b.w	800821c <__retarget_lock_acquire_recursive>
 80082d6:	bf00      	nop
 80082d8:	2000773c 	.word	0x2000773c

080082dc <__malloc_unlock>:
 80082dc:	4801      	ldr	r0, [pc, #4]	@ (80082e4 <__malloc_unlock+0x8>)
 80082de:	f7ff bf9e 	b.w	800821e <__retarget_lock_release_recursive>
 80082e2:	bf00      	nop
 80082e4:	2000773c 	.word	0x2000773c

080082e8 <_init>:
 80082e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ea:	bf00      	nop
 80082ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ee:	bc08      	pop	{r3}
 80082f0:	469e      	mov	lr, r3
 80082f2:	4770      	bx	lr

080082f4 <_fini>:
 80082f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f6:	bf00      	nop
 80082f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082fa:	bc08      	pop	{r3}
 80082fc:	469e      	mov	lr, r3
 80082fe:	4770      	bx	lr
