Startpoint: _19446_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19445_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.70    0.70   clock network delay (propagated)
                  0.08    0.00    0.70 ^ _19446_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.03    0.22    0.91 ^ _19446_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.00                           CPU_valid_taken_br_a4 (net)
                  0.03    0.00    0.91 ^ _19445_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.74    0.74   clock network delay (propagated)
                          0.00    0.74   clock reconvergence pessimism
                                  0.74 ^ _19445_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.01    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


