tst r0, r1
subcs r3, r1, r2
mvn r2, r3
add r2, r3, r2, lsl 1
sub r3, r3, r2, asr 1
