--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 252309 paths analyzed, 35715 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.976ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk00000194 (SLICE_X48Y90.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000194 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.250ns (1.702 - 1.952)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk00000194
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y115.YQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y70.G3      net (fanout=2)        2.157   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y70.Y       Tilo                  0.195   tfm_inst/CalculatePixOsCPSP_divfpb<5>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_MUX_fi2fl_ce/I_36_8
    SLICE_X55Y61.F2      net (fanout=1)        1.213   tfm_inst/CalculatePixOsCPSP_fixed2floatce
    SLICE_X55Y61.X       Tilo                  0.194   tfm_inst/fixed2floatce48_SW0
                                                       tfm_inst/fixed2floatce48_SW01
    SLICE_X62Y55.G4      net (fanout=1)        0.833   tfm_inst/fixed2floatce48_SW0
    SLICE_X62Y55.XMUX    Tif5x                 0.560   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48_F
                                                       tfm_inst/fixed2floatce48
    SLICE_X48Y90.CE      net (fanout=99)       3.660   tfm_inst/fixed2floatce
    SLICE_X48Y90.CLK     Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig0000003a
                                                       tfm_inst/b0.inst_fixed2float/blk00000194
    -------------------------------------------------  ---------------------------
    Total                                      9.726ns (1.863ns logic, 7.863ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000194 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/b0.inst_fixed2float/blk00000194
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y101.YQ     Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X73Y53.F1      net (fanout=689)      3.579   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X73Y53.X       Tilo                  0.194   tfm_inst/fixed2floatce5_SW0/O
                                                       tfm_inst/fixed2floatce5_SW0
    SLICE_X62Y55.G3      net (fanout=2)        0.984   tfm_inst/fixed2floatce5_SW0/O
    SLICE_X62Y55.XMUX    Tif5x                 0.560   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48_F
                                                       tfm_inst/fixed2floatce48
    SLICE_X48Y90.CE      net (fanout=99)       3.660   tfm_inst/fixed2floatce
    SLICE_X48Y90.CLK     Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig0000003a
                                                       tfm_inst/b0.inst_fixed2float/blk00000194
    -------------------------------------------------  ---------------------------
    Total                                      9.871ns (1.648ns logic, 8.223ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000194 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/b0.inst_fixed2float/blk00000194
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y101.YQ     Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X73Y53.F1      net (fanout=689)      3.579   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X73Y53.X       Tilo                  0.194   tfm_inst/fixed2floatce5_SW0/O
                                                       tfm_inst/fixed2floatce5_SW0
    SLICE_X62Y55.F3      net (fanout=2)        0.963   tfm_inst/fixed2floatce5_SW0/O
    SLICE_X62Y55.XMUX    Tif5x                 0.555   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48_G
                                                       tfm_inst/fixed2floatce48
    SLICE_X48Y90.CE      net (fanout=99)       3.660   tfm_inst/fixed2floatce
    SLICE_X48Y90.CLK     Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig0000003a
                                                       tfm_inst/b0.inst_fixed2float/blk00000194
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (1.643ns logic, 8.202ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X4Y9.ADDRA12), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.750ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (1.578 - 1.725)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.YQ      Tcko                  0.360   tfm_inst/calculateVdd_run
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X59Y45.G2      net (fanout=585)      4.204   tfm_inst/CalculateVdd_mux
    SLICE_X59Y45.Y       Tilo                  0.194   tfm_inst/i2c_mem_addra<6>86
                                                       tfm_inst/i2c_mem_addra<0>121
    SLICE_X56Y42.G1      net (fanout=8)        0.629   tfm_inst/N291
    SLICE_X56Y42.Y       Tilo                  0.195   tfm_inst/i2c_mem_addra<10>71
                                                       tfm_inst/i2c_mem_addra<10>63
    SLICE_X56Y42.F4      net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<10>63/O
    SLICE_X56Y42.X       Tilo                  0.195   tfm_inst/i2c_mem_addra<10>71
                                                       tfm_inst/i2c_mem_addra<10>71
    SLICE_X51Y61.G1      net (fanout=2)        1.413   tfm_inst/i2c_mem_addra<10>71
    SLICE_X51Y61.XMUX    Tif5x                 0.574   test_fixed_melexis_i2c_mem_addra<10>
                                                       tfm_inst/i2c_mem_addra<10>77_F
                                                       tfm_inst/i2c_mem_addra<10>77
    RAMB16_X4Y9.ADDRA12  net (fanout=2)        1.401   test_fixed_melexis_i2c_mem_addra<10>
    RAMB16_X4Y9.CLKA     Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      9.750ns (1.944ns logic, 7.806ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (1.578 - 1.725)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.YQ      Tcko                  0.360   tfm_inst/calculateVdd_run
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X59Y45.G2      net (fanout=585)      4.204   tfm_inst/CalculateVdd_mux
    SLICE_X59Y45.Y       Tilo                  0.194   tfm_inst/i2c_mem_addra<6>86
                                                       tfm_inst/i2c_mem_addra<0>121
    SLICE_X56Y42.G1      net (fanout=8)        0.629   tfm_inst/N291
    SLICE_X56Y42.Y       Tilo                  0.195   tfm_inst/i2c_mem_addra<10>71
                                                       tfm_inst/i2c_mem_addra<10>63
    SLICE_X56Y42.F4      net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<10>63/O
    SLICE_X56Y42.X       Tilo                  0.195   tfm_inst/i2c_mem_addra<10>71
                                                       tfm_inst/i2c_mem_addra<10>71
    SLICE_X51Y61.F1      net (fanout=2)        1.413   tfm_inst/i2c_mem_addra<10>71
    SLICE_X51Y61.XMUX    Tif5x                 0.566   test_fixed_melexis_i2c_mem_addra<10>
                                                       tfm_inst/i2c_mem_addra<10>77_G
                                                       tfm_inst/i2c_mem_addra<10>77
    RAMB16_X4Y9.ADDRA12  net (fanout=2)        1.401   test_fixed_melexis_i2c_mem_addra<10>
    RAMB16_X4Y9.CLKA     Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      9.742ns (1.936ns logic, 7.806ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.578 - 1.722)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y90.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X42Y89.F1      net (fanout=616)      1.451   tfm_inst/CalculateTa_mux
    SLICE_X42Y89.X       Tilo                  0.195   tfm_inst/N285
                                                       tfm_inst/i2c_mem_addra<0>112
    SLICE_X56Y42.F1      net (fanout=8)        2.596   tfm_inst/N285
    SLICE_X56Y42.X       Tilo                  0.195   tfm_inst/i2c_mem_addra<10>71
                                                       tfm_inst/i2c_mem_addra<10>71
    SLICE_X51Y61.G1      net (fanout=2)        1.413   tfm_inst/i2c_mem_addra<10>71
    SLICE_X51Y61.XMUX    Tif5x                 0.574   test_fixed_melexis_i2c_mem_addra<10>
                                                       tfm_inst/i2c_mem_addra<10>77_F
                                                       tfm_inst/i2c_mem_addra<10>77
    RAMB16_X4Y9.ADDRA12  net (fanout=2)        1.401   test_fixed_melexis_i2c_mem_addra<10>
    RAMB16_X4Y9.CLKA     Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (1.730ns logic, 6.861ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000017 (SLICE_X50Y159.BY), 306 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000017 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.893ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/inst_mulfp/blk00000017
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_mux
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X26Y147.F4     net (fanout=589)      3.664   tfm_inst/CalculatePixOS_mux
    SLICE_X26Y147.X      Tilo                  0.195   tfm_inst/mulfpa<28>85_SW0
                                                       tfm_inst/mulfpa<28>85_SW01
    SLICE_X28Y145.G2     net (fanout=1)        0.770   tfm_inst/mulfpa<28>85_SW0
    SLICE_X28Y145.Y      Tilo                  0.195   tfm_inst/mulfpa<28>85
                                                       tfm_inst/mulfpa<28>85_SW0_f51
    SLICE_X28Y145.F3     net (fanout=1)        0.213   N3745
    SLICE_X28Y145.X      Tilo                  0.195   tfm_inst/mulfpa<28>85
                                                       tfm_inst/mulfpa<28>85
    SLICE_X42Y156.F2     net (fanout=2)        1.771   tfm_inst/mulfpa<28>85
    SLICE_X42Y156.X      Tilo                  0.195   tfm_inst/mulfpa<28>
                                                       tfm_inst/mulfpa<28>201
    SLICE_X41Y159.G2     net (fanout=2)        0.547   tfm_inst/mulfpa<28>
    SLICE_X41Y159.COUT   Topcyg                0.559   tfm_inst/inst_mulfp/sig0000000f
                                                       tfm_inst/inst_mulfp/blk00000158
                                                       tfm_inst/inst_mulfp/blk0000001d
    SLICE_X50Y159.BY     net (fanout=1)        0.949   tfm_inst/inst_mulfp/sig0000000f
    SLICE_X50Y159.CLK    Tdick                 0.280   tfm_inst/inst_mulfp/sig00000080
                                                       tfm_inst/inst_mulfp/blk00000017
    -------------------------------------------------  ---------------------------
    Total                                      9.893ns (1.979ns logic, 7.914ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000017 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.605ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/inst_mulfp/blk00000017
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_mux
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X27Y145.F3     net (fanout=589)      3.520   tfm_inst/CalculatePixOS_mux
    SLICE_X27Y145.X      Tilo                  0.194   tfm_inst/mulfpa<28>85_SW01
                                                       tfm_inst/mulfpa<28>85_SW02
    SLICE_X28Y145.G1     net (fanout=1)        0.627   tfm_inst/mulfpa<28>85_SW01
    SLICE_X28Y145.Y      Tilo                  0.195   tfm_inst/mulfpa<28>85
                                                       tfm_inst/mulfpa<28>85_SW0_f51
    SLICE_X28Y145.F3     net (fanout=1)        0.213   N3745
    SLICE_X28Y145.X      Tilo                  0.195   tfm_inst/mulfpa<28>85
                                                       tfm_inst/mulfpa<28>85
    SLICE_X42Y156.F2     net (fanout=2)        1.771   tfm_inst/mulfpa<28>85
    SLICE_X42Y156.X      Tilo                  0.195   tfm_inst/mulfpa<28>
                                                       tfm_inst/mulfpa<28>201
    SLICE_X41Y159.G2     net (fanout=2)        0.547   tfm_inst/mulfpa<28>
    SLICE_X41Y159.COUT   Topcyg                0.559   tfm_inst/inst_mulfp/sig0000000f
                                                       tfm_inst/inst_mulfp/blk00000158
                                                       tfm_inst/inst_mulfp/blk0000001d
    SLICE_X50Y159.BY     net (fanout=1)        0.949   tfm_inst/inst_mulfp/sig0000000f
    SLICE_X50Y159.CLK    Tdick                 0.280   tfm_inst/inst_mulfp/sig00000080
                                                       tfm_inst/inst_mulfp/blk00000017
    -------------------------------------------------  ---------------------------
    Total                                      9.605ns (1.978ns logic, 7.627ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000017 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.558ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_mulfp/blk00000017
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y90.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X42Y142.F1     net (fanout=616)      3.398   tfm_inst/CalculateTa_mux
    SLICE_X42Y142.X      Tilo                  0.195   tfm_inst/mulfpa<23>1
                                                       tfm_inst/mulfpa<23>1
    SLICE_X38Y149.F1     net (fanout=1)        1.487   tfm_inst/mulfpa<23>1
    SLICE_X38Y149.X      Tilo                  0.195   tfm_inst/mulfpa<23>85
                                                       tfm_inst/mulfpa<23>85
    SLICE_X41Y148.F2     net (fanout=1)        1.033   tfm_inst/mulfpa<23>85
    SLICE_X41Y148.X      Tilo                  0.194   tfm_inst/mulfpa<23>
                                                       tfm_inst/mulfpa<23>201
    SLICE_X41Y159.F4     net (fanout=3)        0.914   tfm_inst/mulfpa<23>
    SLICE_X41Y159.COUT   Topcyf                0.573   tfm_inst/inst_mulfp/sig0000000f
                                                       tfm_inst/inst_mulfp/blk0000015e
                                                       tfm_inst/inst_mulfp/blk0000001e
                                                       tfm_inst/inst_mulfp/blk0000001d
    SLICE_X50Y159.BY     net (fanout=1)        0.949   tfm_inst/inst_mulfp/sig0000000f
    SLICE_X50Y159.CLK    Tdick                 0.280   tfm_inst/inst_mulfp/sig00000080
                                                       tfm_inst/inst_mulfp/blk00000017
    -------------------------------------------------  ---------------------------
    Total                                      9.558ns (1.777ns logic, 7.781ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y14.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.131 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y13.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y14.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000124
    DSP48_X1Y14.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y14.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.131 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y13.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y14.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig0000012d
    DSP48_X1Y14.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y14.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.131 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y13.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y14.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000125
    DSP48_X1Y14.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X3Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y21.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.976|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 252309 paths, 0 nets, and 61600 connections

Design statistics:
   Minimum period:   9.976ns{1}   (Maximum frequency: 100.241MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 17 18:22:03 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 713 MB



