/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2023 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              example_sram
 *       Words:                      4096
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  Off
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Thu Aug 31 11:23:14 2023
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(example_sram_nldm_ff_1p10v_1p10v_0c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Thu Aug 31 11:23:14 2023";
  comment             : "Copyright (c) 1993 - 2023 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 0.000;
  nom_voltage         : 1.100;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.1);
  voltage_map (VDDPE, 1.1);
  voltage_map (VSSE, 0);
  operating_conditions(ff_1p10v_1p10v_0c) {
    process      : 1;
    temperature  : 0.000;
    voltage      : 1.100;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ff_1p10v_1p10v_0c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(example_sram_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (example_sram_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 12;
    bit_from : 11;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(example_sram) {
    area : 116470.377450;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 12;
      word_width : 32;
    }
    bus(Q) {
      bus_type : example_sram_DATA;
      memory_read() {
        address : A;
      }
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.212335, 0.216862, 0.224105, 0.237685, 0.267865, 0.322187, 0.436869", \
             "0.211753, 0.216280, 0.223523, 0.237103, 0.267283, 0.321606, 0.436287", \
             "0.211104, 0.215631, 0.222874, 0.236454, 0.266634, 0.320956, 0.435638", \
             "0.209783, 0.214310, 0.221553, 0.235134, 0.265313, 0.319636, 0.434317", \
             "0.205888, 0.210415, 0.217658, 0.231239, 0.261418, 0.315741, 0.430423", \
             "0.199397, 0.203924, 0.211167, 0.224748, 0.254927, 0.309250, 0.423932", \
             "0.190869, 0.195396, 0.202639, 0.216220, 0.246399, 0.300722, 0.415404" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.209947, 0.212840, 0.217468, 0.226147, 0.245432, 0.280147, 0.353432", \
             "0.209365, 0.212258, 0.216886, 0.225565, 0.244850, 0.279565, 0.352850", \
             "0.208716, 0.211609, 0.216237, 0.224916, 0.244201, 0.278916, 0.352201", \
             "0.207395, 0.210288, 0.214916, 0.223595, 0.242881, 0.277595, 0.350881", \
             "0.203500, 0.206393, 0.211022, 0.219700, 0.238986, 0.273700, 0.346986", \
             "0.197009, 0.199902, 0.204531, 0.213209, 0.232495, 0.267209, 0.340495", \
             "0.188481, 0.191374, 0.196003, 0.204681, 0.223967, 0.258681, 0.331967" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.253912, 0.258439, 0.265682, 0.279263, 0.309442, 0.363765, 0.478446", \
             "0.253330, 0.257857, 0.265100, 0.278681, 0.308860, 0.363183, 0.477864", \
             "0.252681, 0.257208, 0.264451, 0.278032, 0.308211, 0.362534, 0.477215", \
             "0.251360, 0.255887, 0.263130, 0.276711, 0.306890, 0.361213, 0.475895", \
             "0.247466, 0.251993, 0.259236, 0.272816, 0.302996, 0.357318, 0.472000", \
             "0.240975, 0.245501, 0.252745, 0.266325, 0.296505, 0.350827, 0.465509", \
             "0.232447, 0.236974, 0.244217, 0.257797, 0.287977, 0.342299, 0.456981" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.251524, 0.254417, 0.259045, 0.267724, 0.287010, 0.321724, 0.395010", \
             "0.250942, 0.253835, 0.258463, 0.267142, 0.286428, 0.321142, 0.394428", \
             "0.250293, 0.253186, 0.257814, 0.266493, 0.285779, 0.320493, 0.393778", \
             "0.248972, 0.251865, 0.256494, 0.265172, 0.284458, 0.319172, 0.392458", \
             "0.245078, 0.247971, 0.252599, 0.261278, 0.280563, 0.315278, 0.388563", \
             "0.238587, 0.241479, 0.246108, 0.254787, 0.274072, 0.308787, 0.382072", \
             "0.230059, 0.232952, 0.237580, 0.246259, 0.265544, 0.300259, 0.373544" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.302540, 0.307067, 0.314310, 0.327891, 0.358070, 0.412393, 0.527074", \
             "0.301958, 0.306485, 0.313728, 0.327309, 0.357488, 0.411811, 0.526492", \
             "0.301309, 0.305836, 0.313079, 0.326660, 0.356839, 0.411162, 0.525843", \
             "0.299989, 0.304515, 0.311758, 0.325339, 0.355519, 0.409841, 0.524523", \
             "0.296094, 0.300621, 0.307864, 0.321445, 0.351624, 0.405947, 0.520628", \
             "0.289603, 0.294130, 0.301373, 0.314953, 0.345133, 0.399456, 0.514137", \
             "0.281075, 0.285602, 0.292845, 0.306426, 0.336605, 0.390928, 0.505609" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.300152, 0.303045, 0.307674, 0.316352, 0.335638, 0.370352, 0.443638", \
             "0.299570, 0.302463, 0.307092, 0.315770, 0.335056, 0.369770, 0.443056", \
             "0.298921, 0.301814, 0.306443, 0.315121, 0.334407, 0.369121, 0.442407", \
             "0.297601, 0.300493, 0.305122, 0.313801, 0.333086, 0.367800, 0.441086", \
             "0.293706, 0.296599, 0.301227, 0.309906, 0.329192, 0.363906, 0.437192", \
             "0.287215, 0.290108, 0.294736, 0.303415, 0.322701, 0.357415, 0.430700", \
             "0.278687, 0.281580, 0.286208, 0.294887, 0.314173, 0.348887, 0.422173" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.318749, 0.323276, 0.330519, 0.344100, 0.374279, 0.428602, 0.543283", \
             "0.318167, 0.322694, 0.329937, 0.343518, 0.373697, 0.428020, 0.542701", \
             "0.317518, 0.322045, 0.329288, 0.342869, 0.373048, 0.427371, 0.542052", \
             "0.316197, 0.320724, 0.327967, 0.341548, 0.371727, 0.426050, 0.540732", \
             "0.312303, 0.316830, 0.324073, 0.337653, 0.367833, 0.422155, 0.536837", \
             "0.305812, 0.310339, 0.317582, 0.331162, 0.361342, 0.415664, 0.530346", \
             "0.297284, 0.301811, 0.309054, 0.322634, 0.352814, 0.407136, 0.521818" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.316361, 0.319254, 0.323882, 0.332561, 0.351847, 0.386561, 0.459847", \
             "0.315779, 0.318672, 0.323301, 0.331979, 0.351265, 0.385979, 0.459265", \
             "0.315130, 0.318023, 0.322651, 0.331330, 0.350616, 0.385330, 0.458616", \
             "0.313809, 0.316702, 0.321331, 0.330009, 0.349295, 0.384009, 0.457295", \
             "0.309915, 0.312808, 0.317436, 0.326115, 0.345400, 0.380115, 0.453400", \
             "0.303424, 0.306317, 0.310945, 0.319624, 0.338909, 0.373624, 0.446909", \
             "0.294896, 0.297789, 0.302417, 0.311096, 0.330381, 0.365096, 0.438381" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.014543, 0.024436, 0.040240, 0.070875, 0.140916, 0.267884, 0.537884", \
             "0.014495, 0.024310, 0.040311, 0.070869, 0.140913, 0.268069, 0.539896", \
             "0.014549, 0.024311, 0.040373, 0.070989, 0.140755, 0.268272, 0.536463", \
             "0.014343, 0.024232, 0.040377, 0.070997, 0.140798, 0.268021, 0.539496", \
             "0.014463, 0.024380, 0.040354, 0.070954, 0.141015, 0.268317, 0.538798", \
             "0.014532, 0.024341, 0.040349, 0.070810, 0.140903, 0.268368, 0.539409", \
             "0.014419, 0.024427, 0.040267, 0.071068, 0.140642, 0.268042, 0.540219" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.011877, 0.017862, 0.027006, 0.043517, 0.081721, 0.151730, 0.301115", \
             "0.011869, 0.017924, 0.026913, 0.043570, 0.081432, 0.151512, 0.301453", \
             "0.011929, 0.017954, 0.026877, 0.043678, 0.081571, 0.151835, 0.302209", \
             "0.011916, 0.017862, 0.027010, 0.043668, 0.081559, 0.151944, 0.302127", \
             "0.011882, 0.017943, 0.026913, 0.043644, 0.081492, 0.151509, 0.301378", \
             "0.011883, 0.017948, 0.026922, 0.043610, 0.081477, 0.151706, 0.302115", \
             "0.011921, 0.017871, 0.026886, 0.043598, 0.081586, 0.151614, 0.302023" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(example_sram_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.200992, 0.206037, 0.214110, 0.229247, 0.262884, 0.323430, 0.451251", \
              "0.203589, 0.208635, 0.216708, 0.231844, 0.265481, 0.326028, 0.453848", \
              "0.206486, 0.211532, 0.219605, 0.234742, 0.268378, 0.328925, 0.456745", \
              "0.212381, 0.217426, 0.225499, 0.240636, 0.274273, 0.334819, 0.462640", \
              "0.229764, 0.234810, 0.242883, 0.258019, 0.291656, 0.352203, 0.480023", \
              "0.258737, 0.263782, 0.271855, 0.286992, 0.320629, 0.381175, 0.508996", \
              "0.296801, 0.301846, 0.309919, 0.325056, 0.358693, 0.419239, 0.547060" \
            );
          }
          fall_transition(example_sram_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.025467, 0.031089, 0.038960, 0.053995, 0.087040, 0.150566, 0.290576", \
              "0.025187, 0.030710, 0.038813, 0.053507, 0.087370, 0.150691, 0.290168", \
              "0.025250, 0.030793, 0.039096, 0.054003, 0.087152, 0.150522, 0.290514", \
              "0.025161, 0.031056, 0.039014, 0.053535, 0.087287, 0.150657, 0.290381", \
              "0.025102, 0.030737, 0.038951, 0.053414, 0.087309, 0.150767, 0.289747", \
              "0.025121, 0.030832, 0.038984, 0.053849, 0.087182, 0.150890, 0.290329", \
              "0.025102, 0.030823, 0.039249, 0.053663, 0.087412, 0.150987, 0.290066" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(example_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.038617, 0.060438, 0.095351, 0.160812, 0.306283, 0.568130, 1.120918");
        }
        fall_power(example_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.030703, 0.030703, 0.030703, 0.030703, 0.030703, 0.030703, 0.030703");
        }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.031615;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.025;
      min_pulse_width_low : 0.037;
      min_period : 0.726;
      minimum_period() {
        constraint : 0.726;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.768;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 0.816;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.832;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.519468, 21.519468, 21.519468, 21.519468, 21.519468, 21.519468, 21.519468");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.216361, 22.216361, 22.216361, 22.216361, 22.216361, 22.216361, 22.216361");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.058866, 23.058866, 23.058866, 23.058866, 23.058866, 23.058866, 23.058866");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.240463, 23.240463, 23.240463, 23.240463, 23.240463, 23.240463, 23.240463");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433, 0.154433");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("24.103677, 24.103677, 24.103677, 24.103677, 24.103677, 24.103677, 24.103677");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153268, 0.153268, 0.153268, 0.153268, 0.153268, 0.153268, 0.153268");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("24.370224, 24.370224, 24.370224, 24.370224, 24.370224, 24.370224, 24.370224");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.152856, 0.152856, 0.152856, 0.152856, 0.152856, 0.152856, 0.152856");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("24.471096, 24.471096, 24.471096, 24.471096, 24.471096, 24.471096, 24.471096");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.156097, 0.156097, 0.156097, 0.156097, 0.156097, 0.156097, 0.156097");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("24.638665, 24.638665, 24.638665, 24.638665, 24.638665, 24.638665, 24.638665");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153826, 0.153826, 0.153826, 0.153826, 0.153826, 0.153826, 0.153826");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("31.497010, 31.497010, 31.497010, 31.497010, 31.497010, 31.497010, 31.497010");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("32.210398, 32.210398, 32.210398, 32.210398, 32.210398, 32.210398, 32.210398");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("33.517344, 33.517344, 33.517344, 33.517344, 33.517344, 33.517344, 33.517344");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("33.517344, 33.517344, 33.517344, 33.517344, 33.517344, 33.517344, 33.517344");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051, 0.156051");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("34.613821, 34.613821, 34.613821, 34.613821, 34.613821, 34.613821, 34.613821");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.152544, 0.152544, 0.152544, 0.152544, 0.152544, 0.152544, 0.152544");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("34.949932, 34.949932, 34.949932, 34.949932, 34.949932, 34.949932, 34.949932");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153204, 0.153204, 0.153204, 0.153204, 0.153204, 0.153204, 0.153204");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("35.120220, 35.120220, 35.120220, 35.120220, 35.120220, 35.120220, 35.120220");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153816, 0.153816, 0.153816, 0.153816, 0.153816, 0.153816, 0.153816");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("35.204643, 35.204643, 35.204643, 35.204643, 35.204643, 35.204643, 35.204643");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.152873, 0.152873, 0.152873, 0.152873, 0.152873, 0.152873, 0.152873");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & (CEN)";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.036147, 0.036147, 0.036147, 0.036147, 0.036147, 0.036147, 0.036147");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.125718, 0.125718, 0.125718, 0.125718, 0.125718, 0.125718, 0.125718");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001737;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.093405, 0.092372, 0.091219, 0.088874, 0.081957, 0.070430, 0.055285", \
          "0.094665, 0.093650, 0.092518, 0.090214, 0.083421, 0.072098, 0.057223", \
          "0.096070, 0.095076, 0.093966, 0.091709, 0.085053, 0.073959, 0.059384", \
          "0.098929, 0.097976, 0.096913, 0.094751, 0.088373, 0.077745, 0.063781", \
          "0.107360, 0.106530, 0.105604, 0.103721, 0.098166, 0.088909, 0.076747", \
          "0.121411, 0.120786, 0.120089, 0.118670, 0.114488, 0.107517, 0.098358", \
          "0.139871, 0.139515, 0.139118, 0.138311, 0.135931, 0.131963, 0.126751" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.103705, 0.107090, 0.110864, 0.118544, 0.141192, 0.178938, 0.228529", \
          "0.104965, 0.108368, 0.112163, 0.119884, 0.142655, 0.180606, 0.230466", \
          "0.106370, 0.109793, 0.113611, 0.121379, 0.144287, 0.182467, 0.232628", \
          "0.109229, 0.112694, 0.116558, 0.124421, 0.147608, 0.186253, 0.237024", \
          "0.117660, 0.121247, 0.125249, 0.133390, 0.157400, 0.197417, 0.249991", \
          "0.131711, 0.135503, 0.139734, 0.148340, 0.173722, 0.216025, 0.271602", \
          "0.150171, 0.154233, 0.158763, 0.167981, 0.195165, 0.240471, 0.299994" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.073948, 0.070564, 0.066789, 0.059109, 0.036462, 0.000000, 0.000000", \
          "0.075399, 0.072015, 0.068240, 0.060561, 0.037913, 0.002033, 0.002033", \
          "0.077018, 0.073634, 0.069859, 0.062180, 0.039532, 0.004301, 0.004301", \
          "0.080312, 0.076927, 0.073153, 0.065473, 0.042825, 0.008916, 0.008916", \
          "0.090025, 0.086641, 0.082866, 0.075187, 0.052539, 0.022523, 0.022523", \
          "0.106214, 0.102829, 0.099055, 0.091375, 0.068728, 0.045203, 0.045203", \
          "0.127482, 0.124098, 0.120324, 0.112644, 0.089996, 0.075000, 0.075000" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.084248, 0.085281, 0.086434, 0.088779, 0.095696, 0.107223, 0.122368", \
          "0.085699, 0.086733, 0.087885, 0.090231, 0.097147, 0.108675, 0.123819", \
          "0.087318, 0.088351, 0.089504, 0.091849, 0.098766, 0.110293, 0.125438", \
          "0.090612, 0.091645, 0.092798, 0.095143, 0.102060, 0.113587, 0.128732", \
          "0.100325, 0.101358, 0.102511, 0.104856, 0.111773, 0.123300, 0.138445", \
          "0.116514, 0.117547, 0.118700, 0.121045, 0.127962, 0.139489, 0.154634", \
          "0.137782, 0.138816, 0.139969, 0.142314, 0.149230, 0.160758, 0.175903" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.210826, 0.211306, 0.211841, 0.212930, 0.216140, 0.221490, 0.228520", \
          "0.210826, 0.211306, 0.211841, 0.212930, 0.216140, 0.221490, 0.228520", \
          "0.210826, 0.211306, 0.211841, 0.212930, 0.216140, 0.221490, 0.228520", \
          "0.210826, 0.211306, 0.211841, 0.212930, 0.216140, 0.221490, 0.228520", \
          "0.210826, 0.211306, 0.211841, 0.212930, 0.216140, 0.221490, 0.228520", \
          "0.210826, 0.211306, 0.211841, 0.212930, 0.216140, 0.221490, 0.228520", \
          "0.210826, 0.211306, 0.211841, 0.212930, 0.216140, 0.221490, 0.228520" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.040732, 0.040794, 0.040863, 0.041004, 0.041421, 0.042115, 0.043027");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.025700, 0.025917, 0.026159, 0.026651, 0.028104, 0.030524, 0.033704");
        }
      }
    }
    bus(WEN) {
      bus_type : example_sram_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.034185;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061040, 0.060167, 0.059194, 0.057213, 0.051372, 0.041637, 0.028846", \
          "0.061622, 0.060749, 0.059776, 0.057795, 0.051954, 0.042219, 0.029428", \
          "0.062271, 0.061398, 0.060425, 0.058444, 0.052603, 0.042868, 0.030078", \
          "0.063592, 0.062719, 0.061745, 0.059765, 0.053924, 0.044188, 0.031398", \
          "0.067486, 0.066614, 0.065640, 0.063659, 0.057818, 0.048083, 0.035293", \
          "0.073977, 0.073105, 0.072131, 0.070150, 0.064309, 0.054574, 0.041784", \
          "0.082505, 0.081633, 0.080659, 0.078678, 0.072837, 0.063102, 0.050312" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035755, 0.038135, 0.040789, 0.046190, 0.062118, 0.088665, 0.123542", \
          "0.036337, 0.038717, 0.041371, 0.046772, 0.062700, 0.089247, 0.124123", \
          "0.036986, 0.039366, 0.042020, 0.047421, 0.063349, 0.089896, 0.124773", \
          "0.038306, 0.040686, 0.043341, 0.048742, 0.064670, 0.091216, 0.126093", \
          "0.042201, 0.044581, 0.047236, 0.052637, 0.068564, 0.095111, 0.129988", \
          "0.048692, 0.051072, 0.053727, 0.059128, 0.075056, 0.101602, 0.136479", \
          "0.057220, 0.059600, 0.062255, 0.067656, 0.083583, 0.110130, 0.145007" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.099743, 0.100616, 0.101589, 0.103570, 0.109411, 0.119146, 0.131937", \
          "0.100517, 0.101353, 0.102285, 0.104182, 0.109778, 0.119103, 0.131355", \
          "0.101379, 0.102175, 0.103061, 0.104866, 0.110186, 0.119055, 0.130706", \
          "0.103135, 0.103847, 0.104640, 0.106255, 0.111018, 0.118956, 0.129385", \
          "0.108312, 0.108778, 0.109297, 0.110354, 0.113471, 0.118666, 0.125490", \
          "0.116941, 0.116997, 0.117059, 0.117186, 0.117559, 0.118182, 0.118999", \
          "0.128278, 0.127795, 0.127256, 0.126161, 0.122930, 0.117546, 0.110471" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.114835, 0.112455, 0.109801, 0.104400, 0.088472, 0.061925, 0.027049", \
          "0.115609, 0.113192, 0.110497, 0.105012, 0.088838, 0.061882, 0.026467", \
          "0.116472, 0.114014, 0.111273, 0.105696, 0.089247, 0.061834, 0.025818", \
          "0.118227, 0.115686, 0.112852, 0.107085, 0.090079, 0.061735, 0.024497", \
          "0.123405, 0.120618, 0.117509, 0.111184, 0.092532, 0.061445, 0.020602", \
          "0.132034, 0.128837, 0.125271, 0.118016, 0.096620, 0.060960, 0.014111", \
          "0.143370, 0.139635, 0.135468, 0.126991, 0.101991, 0.060324, 0.005583" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.241139, 1.241104, 1.241064, 1.240983, 1.240746, 1.240350, 1.239829");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.303612, 1.302824, 1.301944, 1.300156, 1.294880, 1.286089, 1.274538");
        }
      }
    }
    bus(A) {
      bus_type : example_sram_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005696;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.151302, 0.151332, 0.151366, 0.151434, 0.151636, 0.151973, 0.152415", \
          "0.151884, 0.151914, 0.151948, 0.152016, 0.152218, 0.152555, 0.152997", \
          "0.152533, 0.152563, 0.152597, 0.152666, 0.152867, 0.153204, 0.153646", \
          "0.153854, 0.153884, 0.153918, 0.153986, 0.154188, 0.154524, 0.154966", \
          "0.157749, 0.157779, 0.157812, 0.157881, 0.158083, 0.158419, 0.158861", \
          "0.164240, 0.164270, 0.164303, 0.164372, 0.164574, 0.164910, 0.165352", \
          "0.172768, 0.172798, 0.172831, 0.172900, 0.173102, 0.173438, 0.173880" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.160197, 0.161976, 0.163960, 0.167998, 0.179904, 0.199749, 0.225821", \
          "0.160779, 0.162558, 0.164542, 0.168580, 0.180486, 0.200331, 0.226403", \
          "0.161428, 0.163207, 0.165191, 0.169229, 0.181136, 0.200980, 0.227052", \
          "0.162748, 0.164527, 0.166512, 0.170549, 0.182456, 0.202301, 0.228373", \
          "0.166643, 0.168422, 0.170407, 0.174444, 0.186351, 0.206195, 0.232267", \
          "0.173134, 0.174913, 0.176898, 0.180935, 0.192842, 0.212687, 0.238758", \
          "0.181662, 0.183441, 0.185426, 0.189463, 0.201370, 0.221214, 0.247286" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.086813, 0.086783, 0.086749, 0.086680, 0.086479, 0.086142, 0.085700", \
          "0.086909, 0.086878, 0.086845, 0.086776, 0.086574, 0.086238, 0.085796", \
          "0.087015, 0.086985, 0.086952, 0.086883, 0.086681, 0.086345, 0.085903", \
          "0.087233, 0.087203, 0.087169, 0.087101, 0.086899, 0.086562, 0.086120", \
          "0.087874, 0.087844, 0.087810, 0.087742, 0.087540, 0.087204, 0.086762", \
          "0.088943, 0.088913, 0.088879, 0.088811, 0.088609, 0.088273, 0.087831", \
          "0.090347, 0.090317, 0.090284, 0.090215, 0.090013, 0.089677, 0.089235" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.094684, 0.092905, 0.090921, 0.086883, 0.074977, 0.055132, 0.029060", \
          "0.094780, 0.093001, 0.091017, 0.086979, 0.075072, 0.055228, 0.029156", \
          "0.094887, 0.093108, 0.091123, 0.087086, 0.075179, 0.055335, 0.029263", \
          "0.095105, 0.093325, 0.091341, 0.087304, 0.075397, 0.055552, 0.029480", \
          "0.095746, 0.093967, 0.091982, 0.087945, 0.076038, 0.056193, 0.030122", \
          "0.096815, 0.095036, 0.093051, 0.089014, 0.077107, 0.057262, 0.031190", \
          "0.098219, 0.096440, 0.094455, 0.090418, 0.078511, 0.058667, 0.032595" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.566104, 0.567529, 0.569118, 0.572351, 0.581886, 0.597777, 0.618654");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.594403, 0.596592, 0.599033, 0.604000, 0.618648, 0.643060, 0.675133");
        }
      }
    }
    bus(D) {
      bus_type : example_sram_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.001541;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.053252, 0.052722, 0.052132, 0.050931, 0.047389, 0.041486, 0.033731", \
          "0.053834, 0.053304, 0.052714, 0.051513, 0.047971, 0.042068, 0.034313", \
          "0.054483, 0.053953, 0.053363, 0.052162, 0.048620, 0.042717, 0.034962", \
          "0.055803, 0.055274, 0.054684, 0.053483, 0.049941, 0.044038, 0.036283", \
          "0.059698, 0.059169, 0.058578, 0.057377, 0.053836, 0.047933, 0.040177", \
          "0.066189, 0.065660, 0.065069, 0.063868, 0.060327, 0.054424, 0.046668", \
          "0.074717, 0.074188, 0.073597, 0.072396, 0.068855, 0.062952, 0.055196" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.052583, 0.055089, 0.057885, 0.063572, 0.080346, 0.108302, 0.145030", \
          "0.053164, 0.055671, 0.058466, 0.064154, 0.080928, 0.108884, 0.145612", \
          "0.053814, 0.056320, 0.059116, 0.064803, 0.081577, 0.109533, 0.146261", \
          "0.055134, 0.057641, 0.060436, 0.066124, 0.082897, 0.110853, 0.147582", \
          "0.059029, 0.061535, 0.064331, 0.070018, 0.086792, 0.114748, 0.151476", \
          "0.065520, 0.068026, 0.070822, 0.076510, 0.093283, 0.121239, 0.157968", \
          "0.074048, 0.076554, 0.079350, 0.085037, 0.101811, 0.129767, 0.166495" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.105821, 0.106350, 0.106940, 0.108141, 0.111683, 0.117586, 0.125341", \
          "0.106594, 0.107087, 0.107636, 0.108754, 0.112050, 0.117543, 0.124759", \
          "0.107457, 0.107909, 0.108412, 0.109437, 0.112458, 0.117494, 0.124110", \
          "0.109213, 0.109581, 0.109991, 0.110827, 0.113290, 0.117396, 0.122790", \
          "0.114390, 0.114512, 0.114648, 0.114926, 0.115743, 0.117105, 0.118895", \
          "0.123019, 0.122731, 0.122410, 0.121757, 0.119831, 0.116621, 0.112404", \
          "0.134355, 0.133529, 0.132607, 0.130732, 0.125202, 0.115985, 0.103876" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.084060, 0.081554, 0.078758, 0.073071, 0.056297, 0.028341, 0.000000", \
          "0.084834, 0.082291, 0.079454, 0.073683, 0.056664, 0.028298, 0.000000", \
          "0.085697, 0.083113, 0.080230, 0.074366, 0.057072, 0.028249, 0.000000", \
          "0.087452, 0.084785, 0.081809, 0.075756, 0.057904, 0.028151, 0.000000", \
          "0.092630, 0.089716, 0.086466, 0.079855, 0.060357, 0.027860, 0.000000", \
          "0.101258, 0.097935, 0.094228, 0.086687, 0.064445, 0.027376, 0.000000", \
          "0.112595, 0.108733, 0.104425, 0.095662, 0.069816, 0.026740, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (! \
                (GWEN) \
                   )";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.189784, 0.189769, 0.189752, 0.189718, 0.189617, 0.189449, 0.189228");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.186045, 0.186195, 0.186363, 0.186703, 0.187706, 0.189378, 0.191575");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ( \
                (GWEN) \
                   )";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.034055, 0.034040, 0.034023, 0.033989, 0.033888, 0.033720, 0.033500");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.039169, 0.039319, 0.039486, 0.039826, 0.040829, 0.042502, 0.044698");
        }
      }
    }
    bus(EMA) {
      bus_type : example_sram_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003582;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.745825, 0.782554", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.746407, 0.783136", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.747056, 0.783785", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.748377, 0.785105", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.752272, 0.789000", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.730807, 0.758763, 0.795491", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.739335, 0.767291, 0.804019" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.745825, 0.782554", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.746407, 0.783136", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.747056, 0.783785", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.748377, 0.785105", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.726009, 0.752272, 0.789000", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.730807, 0.758763, 0.795491", \
          "0.726009, 0.726009, 0.726009, 0.726009, 0.739335, 0.767291, 0.804019" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.852240, 0.888968", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.852822, 0.889550", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.853471, 0.890199", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.854791, 0.891520", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.858686, 0.895414", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.837221, 0.865177, 0.901905", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.845749, 0.873705, 0.910433" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.852240, 0.888968", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.852822, 0.889550", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.853471, 0.890199", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.854791, 0.891520", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.858686, 0.895414", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.837221, 0.865177, 0.901905", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.845749, 0.873705, 0.910433" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006281;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.079609, 0.078488, 0.077238, 0.074694, 0.067191, 0.054686, 0.038258", \
          "0.080191, 0.079070, 0.077820, 0.075276, 0.067773, 0.055268, 0.038840", \
          "0.080840, 0.079719, 0.078469, 0.075925, 0.068422, 0.055917, 0.039489", \
          "0.082161, 0.081040, 0.079789, 0.077245, 0.069742, 0.057238, 0.040809", \
          "0.086055, 0.084934, 0.083684, 0.081140, 0.073637, 0.061132, 0.044704", \
          "0.092547, 0.091425, 0.090175, 0.087631, 0.080128, 0.067623, 0.051195", \
          "0.101074, 0.099953, 0.098703, 0.096159, 0.088656, 0.076151, 0.059723" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075534, 0.077897, 0.080532, 0.085893, 0.101704, 0.128054, 0.162674", \
          "0.076116, 0.078479, 0.081114, 0.086475, 0.102286, 0.128636, 0.163256", \
          "0.076766, 0.079128, 0.081763, 0.087124, 0.102935, 0.129285, 0.163905", \
          "0.078086, 0.080449, 0.083084, 0.088445, 0.104255, 0.130606, 0.165226", \
          "0.081981, 0.084343, 0.086978, 0.092339, 0.108150, 0.134501, 0.169120", \
          "0.088472, 0.090834, 0.093469, 0.098830, 0.114641, 0.140992, 0.175611", \
          "0.097000, 0.099362, 0.101997, 0.107358, 0.123169, 0.149520, 0.184139" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.121617, 0.121383, 0.121121, 0.120589, 0.119020, 0.116405, 0.112969", \
          "0.121713, 0.121478, 0.121217, 0.120685, 0.119116, 0.116500, 0.113064", \
          "0.121820, 0.121585, 0.121324, 0.120792, 0.119223, 0.116607, 0.113171", \
          "0.122037, 0.121803, 0.121541, 0.121009, 0.119440, 0.116825, 0.113389", \
          "0.122679, 0.122444, 0.122183, 0.121651, 0.120081, 0.117466, 0.114030", \
          "0.123747, 0.123513, 0.123251, 0.122719, 0.121150, 0.118535, 0.115099", \
          "0.125152, 0.124917, 0.124656, 0.124124, 0.122555, 0.119939, 0.116503" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.137461, 0.133743, 0.129596, 0.121159, 0.096276, 0.054805, 0.000321", \
          "0.137557, 0.133839, 0.129692, 0.121255, 0.096372, 0.054901, 0.000678", \
          "0.137664, 0.133946, 0.129799, 0.121361, 0.096479, 0.055008, 0.001434", \
          "0.137881, 0.134163, 0.130016, 0.121579, 0.096696, 0.055226, 0.002972", \
          "0.138522, 0.134804, 0.130657, 0.122220, 0.097338, 0.055867, 0.007508", \
          "0.139591, 0.135873, 0.131726, 0.123289, 0.098407, 0.056936, 0.015068", \
          "0.140996, 0.137278, 0.133131, 0.124693, 0.099811, 0.058340, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("5.074886, 5.075884, 5.076997, 5.079262, 5.085942, 5.097075, 5.111702");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("4.914814, 4.916902, 4.919230, 4.923968, 4.937940, 4.961226, 4.991819");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.003663;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.094279, 0.092691, 0.090921, 0.087319, 0.076696, 0.058992, 0.035732", \
          "0.095539, 0.093970, 0.092220, 0.088659, 0.078160, 0.060660, 0.037669", \
          "0.096944, 0.095395, 0.093668, 0.090154, 0.079792, 0.062521, 0.039830", \
          "0.099802, 0.098296, 0.096615, 0.093196, 0.083112, 0.066307, 0.044227", \
          "0.108233, 0.106849, 0.105306, 0.102166, 0.092905, 0.077471, 0.057194", \
          "0.122284, 0.121105, 0.119790, 0.117115, 0.109227, 0.096079, 0.078805", \
          "0.140744, 0.139835, 0.138820, 0.136756, 0.130669, 0.120525, 0.107197" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.099609, 0.105591, 0.112263, 0.125837, 0.165868, 0.232587, 0.320242", \
          "0.100869, 0.106869, 0.113562, 0.127177, 0.167331, 0.234255, 0.322179", \
          "0.102274, 0.108295, 0.115010, 0.128672, 0.168964, 0.236116, 0.324340", \
          "0.105133, 0.111195, 0.117957, 0.131714, 0.172284, 0.239902, 0.328737", \
          "0.113563, 0.119749, 0.126648, 0.140683, 0.182077, 0.251066, 0.341704", \
          "0.127615, 0.134005, 0.141132, 0.155633, 0.198398, 0.269674, 0.363315", \
          "0.146075, 0.152734, 0.160162, 0.175274, 0.219841, 0.294120, 0.391707" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.074821, 0.070883, 0.066491, 0.057555, 0.031201, 0.000000, 0.000000", \
          "0.076272, 0.072334, 0.067942, 0.059006, 0.032652, 0.000000, 0.000000", \
          "0.077891, 0.073953, 0.069561, 0.060625, 0.034271, 0.000000, 0.000000", \
          "0.081185, 0.077247, 0.072855, 0.063918, 0.037564, 0.000000, 0.000000", \
          "0.090898, 0.086960, 0.082568, 0.073632, 0.047278, 0.011085, 0.002970", \
          "0.107087, 0.103149, 0.098757, 0.089821, 0.063466, 0.033765, 0.025650", \
          "0.128356, 0.124418, 0.120025, 0.111089, 0.084735, 0.063562, 0.055447" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.080152, 0.083783, 0.087833, 0.096072, 0.120372, 0.160872, 0.214081", \
          "0.081603, 0.085234, 0.089284, 0.097524, 0.121824, 0.162324, 0.215532", \
          "0.083222, 0.086853, 0.090903, 0.099143, 0.123443, 0.163942, 0.217151", \
          "0.086515, 0.090146, 0.094196, 0.102436, 0.126736, 0.167236, 0.220445", \
          "0.096229, 0.099860, 0.103910, 0.112149, 0.136449, 0.176949, 0.230158", \
          "0.112418, 0.116049, 0.120099, 0.128338, 0.152638, 0.193138, 0.246347", \
          "0.133686, 0.137317, 0.141367, 0.149607, 0.173907, 0.214407, 0.267615" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.852240, 0.888968", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.852822, 0.889550", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.853471, 0.890199", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.854791, 0.891520", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.832424, 0.858686, 0.895414", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.837221, 0.865177, 0.901905", \
          "0.832424, 0.832424, 0.832424, 0.832424, 0.845749, 0.873705, 0.910433" \
        );
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 1.139355;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.601434;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 1.107707;
    }
  }
}
